Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Oct 26 12:01:21 2019
| Host         : DESKTOP-MI6UCPP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file openmips_min_sopc_timing_summary_routed.rpt -pb openmips_min_sopc_timing_summary_routed.pb -rpx openmips_min_sopc_timing_summary_routed.rpx -warn_on_violation
| Design       : openmips_min_sopc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: gpio_top0/wb_ack_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/LLbit_reg0/LLbit_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/div0/ready_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/FSM_sequential_wishbone_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/FSM_sequential_wishbone_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/wishbone_addr_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/wishbone_addr_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/wishbone_addr_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/wishbone_addr_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/wishbone_addr_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/wishbone_addr_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/wishbone_addr_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/wishbone_addr_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/wishbone_stb_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/stallreq_for_madd_msub_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/cnt_o_reg[0]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/cnt_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[9]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[0]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[1]_rep/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/FSM_sequential_wishbone_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/FSM_sequential_wishbone_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/wishbone_addr_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/wishbone_addr_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/wishbone_addr_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/wishbone_addr_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/wishbone_addr_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/wishbone_addr_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/wishbone_addr_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/wishbone_addr_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/wishbone_stb_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_LLbit_value_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_LLbit_we_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[9]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_we_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[1]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[2]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[3]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/ce_reg/Q (HIGH)

 There are 261 register/latch pins with no clock driven by root clock pin: rst_n_in_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: seg80/clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_top0/wb_interface/wb_ack_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/m0/s15_cyc_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/m1/s15_cyc_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/rf/rf_ack_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s0/msel/arb0/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s0/msel/arb1/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s0/msel/arb2/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s0/msel/arb3/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s0/msel/pri_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s0/msel/pri_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s1/msel/arb0/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s1/msel/arb1/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s1/msel/arb2/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s1/msel/arb3/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s1/msel/pri_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s1/msel/pri_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/m0_cyc_r_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/m1_cyc_r_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/msel/arb0/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/msel/arb1/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/msel/arb2/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/msel/arb3/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/msel/pri_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/msel/pri_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s2/msel/arb0/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s2/msel/arb1/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s2/msel/arb2/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s2/msel/arb3/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s2/msel/pri_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s2/msel/pri_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s3/msel/arb0/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s3/msel/arb1/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s3/msel/arb2/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s3/msel/arb3/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s3/msel/pri_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s3/msel/pri_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_ram/wb_ack_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_rom0/wb_ack_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 702 pins that are not constrained for maximum delay. (HIGH)

 There are 4 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.932    -2476.538                   1837                 7801        0.014        0.000                      0                 7801        3.750        0.000                       0                  2488  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.932    -2461.002                   1770                 6890        0.014        0.000                      0                 6890        3.750        0.000                       0                  2488  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             -0.485      -15.537                     67                  911        1.806        0.000                      0                  911  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1770  Failing Endpoints,  Worst Slack       -4.932ns,  Total Violation    -2461.002ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.932ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.799ns  (logic 10.901ns (73.660%)  route 3.898ns (26.340%))
  Logic Levels:           25  (CARRY4=17 DSP48E1=2 LUT1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.623     5.226    openmips0/id_ex0/clk_IBUF_BUFG
    SLICE_X55Y90         FDRE                                         r  openmips0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 f  openmips0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=21, routed)          0.339     6.021    openmips0/id_ex0/ex_reg2_reg[31]_0[0]
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.145 r  openmips0/id_ex0/hilo_temp_i_69/O
                         net (fo=1, routed)           0.324     6.469    openmips0/id_ex0/hilo_temp_i_69_n_9
    SLICE_X55Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.049 r  openmips0/id_ex0/hilo_temp_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.049    openmips0/id_ex0/hilo_temp_i_40_n_9
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  openmips0/id_ex0/hilo_temp_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.163    openmips0/id_ex0/hilo_temp_i_39_n_9
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  openmips0/id_ex0/hilo_temp_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.277    openmips0/id_ex0/hilo_temp_i_38_n_9
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.516 r  openmips0/id_ex0/hilo_temp_i_37/O[2]
                         net (fo=2, routed)           0.618     8.134    openmips0/id_ex0/ex0/opdata2_mult0[15]
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.302     8.436 r  openmips0/id_ex0/hilo_temp_i_17/O
                         net (fo=2, routed)           0.555     8.991    openmips0/ex0/opdata2_mult[14]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.842 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.844    openmips0/ex0/hilo_temp__1_n_115
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.362 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.758    15.120    openmips0/ex0/p_1_in[17]
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    15.244 r  openmips0/ex0/mem_lo[16]_i_7/O
                         net (fo=1, routed)           0.000    15.244    openmips0/ex0/mem_lo[16]_i_7_n_9
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.794 r  openmips0/ex0/mem_lo_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.794    openmips0/ex0/mem_lo_reg[16]_i_2_n_9
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.908 r  openmips0/ex0/mem_lo_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.908    openmips0/ex0/mem_lo_reg[21]_i_2_n_9
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.022 r  openmips0/ex0/hilo_temp_o_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.022    openmips0/ex0/hilo_temp_o_reg[27]_i_3_n_9
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.136 r  openmips0/ex0/mem_lo_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.136    openmips0/ex0/mem_lo_reg[28]_i_2_n_9
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.250 r  openmips0/ex0/hilo_temp_o_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.250    openmips0/ex0/hilo_temp_o_reg[35]_i_3_n_9
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.364 r  openmips0/ex0/hilo_temp_o_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.364    openmips0/ex0/hilo_temp_o_reg[39]_i_3_n_9
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.478 r  openmips0/ex0/hilo_temp_o_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.478    openmips0/ex0/hilo_temp_o_reg[43]_i_3_n_9
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.592 r  openmips0/ex0/hilo_temp_o_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.592    openmips0/ex0/hilo_temp_o_reg[47]_i_3_n_9
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.706 r  openmips0/ex0/mem_hi_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.706    openmips0/ex0/mem_hi_reg[17]_i_2_n_9
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.820 r  openmips0/ex0/mem_hi_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.820    openmips0/ex0/mem_hi_reg[21]_i_2_n_9
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.154 f  openmips0/ex0/hilo_temp_o_reg[59]_i_3/O[1]
                         net (fo=3, routed)           0.626    17.781    openmips0/ex0/hilo_temp__3[57]
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.303    18.084 r  openmips0/ex0/hilo_temp_o_reg[60]_i_12/O
                         net (fo=1, routed)           0.000    18.084    openmips0/ex0/hilo_temp_o_reg[60]_i_12_n_9
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.597 r  openmips0/ex0/hilo_temp_o_reg[60]_i_8/CO[3]
                         net (fo=1, routed)           0.001    18.597    openmips0/ex0/hilo_temp_o_reg[60]_i_8_n_9
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.920 r  openmips0/ex0/hilo_temp_o_reg[63]_i_10/O[1]
                         net (fo=3, routed)           0.521    19.441    openmips0/ex0/mulres0[62]
    SLICE_X59Y100        LUT5 (Prop_lut5_I0_O)        0.306    19.747 r  openmips0/ex0/mem_hi[30]_i_2/O
                         net (fo=1, routed)           0.154    19.901    openmips0/id_ex0/mem_hi_reg[30]_0
    SLICE_X59Y100        LUT6 (Prop_lut6_I1_O)        0.124    20.025 r  openmips0/id_ex0/mem_hi[30]_i_1/O
                         net (fo=1, routed)           0.000    20.025    openmips0/ex_mem0/mem_hi_reg[31]_2[30]
    SLICE_X59Y100        FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.494    14.916    openmips0/ex_mem0/clk_IBUF_BUFG
    SLICE_X59Y100        FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[30]/C
                         clock pessimism              0.180    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X59Y100        FDRE (Setup_fdre_C_D)        0.032    15.093    openmips0/ex_mem0/mem_hi_reg[30]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -20.025    
  -------------------------------------------------------------------
                         slack                                 -4.932    

Slack (VIOLATED) :        -4.911ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.773ns  (logic 10.812ns (73.186%)  route 3.961ns (26.814%))
  Logic Levels:           25  (CARRY4=17 DSP48E1=2 LUT1=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.623     5.226    openmips0/id_ex0/clk_IBUF_BUFG
    SLICE_X55Y90         FDRE                                         r  openmips0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 f  openmips0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=21, routed)          0.339     6.021    openmips0/id_ex0/ex_reg2_reg[31]_0[0]
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.145 r  openmips0/id_ex0/hilo_temp_i_69/O
                         net (fo=1, routed)           0.324     6.469    openmips0/id_ex0/hilo_temp_i_69_n_9
    SLICE_X55Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.049 r  openmips0/id_ex0/hilo_temp_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.049    openmips0/id_ex0/hilo_temp_i_40_n_9
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  openmips0/id_ex0/hilo_temp_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.163    openmips0/id_ex0/hilo_temp_i_39_n_9
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  openmips0/id_ex0/hilo_temp_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.277    openmips0/id_ex0/hilo_temp_i_38_n_9
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.516 r  openmips0/id_ex0/hilo_temp_i_37/O[2]
                         net (fo=2, routed)           0.618     8.134    openmips0/id_ex0/ex0/opdata2_mult0[15]
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.302     8.436 r  openmips0/id_ex0/hilo_temp_i_17/O
                         net (fo=2, routed)           0.555     8.991    openmips0/ex0/opdata2_mult[14]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.842 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.844    openmips0/ex0/hilo_temp__1_n_115
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.362 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.758    15.120    openmips0/ex0/p_1_in[17]
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    15.244 r  openmips0/ex0/mem_lo[16]_i_7/O
                         net (fo=1, routed)           0.000    15.244    openmips0/ex0/mem_lo[16]_i_7_n_9
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.794 r  openmips0/ex0/mem_lo_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.794    openmips0/ex0/mem_lo_reg[16]_i_2_n_9
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.908 r  openmips0/ex0/mem_lo_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.908    openmips0/ex0/mem_lo_reg[21]_i_2_n_9
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.022 r  openmips0/ex0/hilo_temp_o_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.022    openmips0/ex0/hilo_temp_o_reg[27]_i_3_n_9
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.136 r  openmips0/ex0/mem_lo_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.136    openmips0/ex0/mem_lo_reg[28]_i_2_n_9
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.250 r  openmips0/ex0/hilo_temp_o_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.250    openmips0/ex0/hilo_temp_o_reg[35]_i_3_n_9
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.364 r  openmips0/ex0/hilo_temp_o_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.364    openmips0/ex0/hilo_temp_o_reg[39]_i_3_n_9
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.478 r  openmips0/ex0/hilo_temp_o_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.478    openmips0/ex0/hilo_temp_o_reg[43]_i_3_n_9
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.592 r  openmips0/ex0/hilo_temp_o_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.592    openmips0/ex0/hilo_temp_o_reg[47]_i_3_n_9
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.706 r  openmips0/ex0/mem_hi_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.706    openmips0/ex0/mem_hi_reg[17]_i_2_n_9
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.820 r  openmips0/ex0/mem_hi_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.820    openmips0/ex0/mem_hi_reg[21]_i_2_n_9
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.154 f  openmips0/ex0/hilo_temp_o_reg[59]_i_3/O[1]
                         net (fo=3, routed)           0.626    17.781    openmips0/ex0/hilo_temp__3[57]
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.303    18.084 r  openmips0/ex0/hilo_temp_o_reg[60]_i_12/O
                         net (fo=1, routed)           0.000    18.084    openmips0/ex0/hilo_temp_o_reg[60]_i_12_n_9
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.597 r  openmips0/ex0/hilo_temp_o_reg[60]_i_8/CO[3]
                         net (fo=1, routed)           0.001    18.597    openmips0/ex0/hilo_temp_o_reg[60]_i_8_n_9
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.836 r  openmips0/ex0/hilo_temp_o_reg[63]_i_10/O[2]
                         net (fo=2, routed)           0.323    19.159    openmips0/ex0/mulres0[63]
    SLICE_X55Y100        LUT4 (Prop_lut4_I3_O)        0.301    19.460 r  openmips0/ex0/hilo_temp_o_reg[63]_i_5/O
                         net (fo=2, routed)           0.415    19.875    openmips0/id_ex0/mem_hi_reg[31]_1
    SLICE_X55Y101        LUT6 (Prop_lut6_I3_O)        0.124    19.999 r  openmips0/id_ex0/mem_hi[31]_i_1/O
                         net (fo=1, routed)           0.000    19.999    openmips0/ex_mem0/mem_hi_reg[31]_2[31]
    SLICE_X55Y101        FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.489    14.911    openmips0/ex_mem0/clk_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[31]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y101        FDRE (Setup_fdre_C_D)        0.032    15.088    openmips0/ex_mem0/mem_hi_reg[31]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -19.999    
  -------------------------------------------------------------------
                         slack                                 -4.911    

Slack (VIOLATED) :        -4.772ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.633ns  (logic 10.786ns (73.711%)  route 3.847ns (26.289%))
  Logic Levels:           25  (CARRY4=17 DSP48E1=2 LUT1=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.623     5.226    openmips0/id_ex0/clk_IBUF_BUFG
    SLICE_X55Y90         FDRE                                         r  openmips0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 f  openmips0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=21, routed)          0.339     6.021    openmips0/id_ex0/ex_reg2_reg[31]_0[0]
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.145 r  openmips0/id_ex0/hilo_temp_i_69/O
                         net (fo=1, routed)           0.324     6.469    openmips0/id_ex0/hilo_temp_i_69_n_9
    SLICE_X55Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.049 r  openmips0/id_ex0/hilo_temp_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.049    openmips0/id_ex0/hilo_temp_i_40_n_9
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  openmips0/id_ex0/hilo_temp_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.163    openmips0/id_ex0/hilo_temp_i_39_n_9
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  openmips0/id_ex0/hilo_temp_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.277    openmips0/id_ex0/hilo_temp_i_38_n_9
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.516 r  openmips0/id_ex0/hilo_temp_i_37/O[2]
                         net (fo=2, routed)           0.618     8.134    openmips0/id_ex0/ex0/opdata2_mult0[15]
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.302     8.436 r  openmips0/id_ex0/hilo_temp_i_17/O
                         net (fo=2, routed)           0.555     8.991    openmips0/ex0/opdata2_mult[14]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.842 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.844    openmips0/ex0/hilo_temp__1_n_115
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.362 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.758    15.120    openmips0/ex0/p_1_in[17]
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    15.244 r  openmips0/ex0/mem_lo[16]_i_7/O
                         net (fo=1, routed)           0.000    15.244    openmips0/ex0/mem_lo[16]_i_7_n_9
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.794 r  openmips0/ex0/mem_lo_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.794    openmips0/ex0/mem_lo_reg[16]_i_2_n_9
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.908 r  openmips0/ex0/mem_lo_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.908    openmips0/ex0/mem_lo_reg[21]_i_2_n_9
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.022 r  openmips0/ex0/hilo_temp_o_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.022    openmips0/ex0/hilo_temp_o_reg[27]_i_3_n_9
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.136 r  openmips0/ex0/mem_lo_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.136    openmips0/ex0/mem_lo_reg[28]_i_2_n_9
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.250 r  openmips0/ex0/hilo_temp_o_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.250    openmips0/ex0/hilo_temp_o_reg[35]_i_3_n_9
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.364 r  openmips0/ex0/hilo_temp_o_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.364    openmips0/ex0/hilo_temp_o_reg[39]_i_3_n_9
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.478 r  openmips0/ex0/hilo_temp_o_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.478    openmips0/ex0/hilo_temp_o_reg[43]_i_3_n_9
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.592 r  openmips0/ex0/hilo_temp_o_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.592    openmips0/ex0/hilo_temp_o_reg[47]_i_3_n_9
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.706 r  openmips0/ex0/mem_hi_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.706    openmips0/ex0/mem_hi_reg[17]_i_2_n_9
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.820 r  openmips0/ex0/mem_hi_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.820    openmips0/ex0/mem_hi_reg[21]_i_2_n_9
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.154 f  openmips0/ex0/hilo_temp_o_reg[59]_i_3/O[1]
                         net (fo=3, routed)           0.626    17.781    openmips0/ex0/hilo_temp__3[57]
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.303    18.084 r  openmips0/ex0/hilo_temp_o_reg[60]_i_12/O
                         net (fo=1, routed)           0.000    18.084    openmips0/ex0/hilo_temp_o_reg[60]_i_12_n_9
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.597 r  openmips0/ex0/hilo_temp_o_reg[60]_i_8/CO[3]
                         net (fo=1, routed)           0.001    18.597    openmips0/ex0/hilo_temp_o_reg[60]_i_8_n_9
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.816 r  openmips0/ex0/hilo_temp_o_reg[63]_i_10/O[0]
                         net (fo=2, routed)           0.453    19.270    openmips0/ex0/mulres0[61]
    SLICE_X52Y100        LUT4 (Prop_lut4_I3_O)        0.295    19.565 r  openmips0/ex0/hilo_temp_o_reg[61]_i_2/O
                         net (fo=2, routed)           0.170    19.735    openmips0/id_ex0/mem_hi_reg[29]_0
    SLICE_X52Y100        LUT6 (Prop_lut6_I1_O)        0.124    19.859 r  openmips0/id_ex0/mem_hi[29]_i_1/O
                         net (fo=1, routed)           0.000    19.859    openmips0/ex_mem0/mem_hi_reg[31]_2[29]
    SLICE_X52Y100        FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.489    14.911    openmips0/ex_mem0/clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[29]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X52Y100        FDRE (Setup_fdre_C_D)        0.031    15.087    openmips0/ex_mem0/mem_hi_reg[29]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -19.859    
  -------------------------------------------------------------------
                         slack                                 -4.772    

Slack (VIOLATED) :        -4.719ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.580ns  (logic 10.605ns (72.735%)  route 3.975ns (27.265%))
  Logic Levels:           23  (CARRY4=15 DSP48E1=2 LUT1=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.623     5.226    openmips0/id_ex0/clk_IBUF_BUFG
    SLICE_X55Y90         FDRE                                         r  openmips0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 f  openmips0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=21, routed)          0.339     6.021    openmips0/id_ex0/ex_reg2_reg[31]_0[0]
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.145 r  openmips0/id_ex0/hilo_temp_i_69/O
                         net (fo=1, routed)           0.324     6.469    openmips0/id_ex0/hilo_temp_i_69_n_9
    SLICE_X55Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.049 r  openmips0/id_ex0/hilo_temp_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.049    openmips0/id_ex0/hilo_temp_i_40_n_9
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  openmips0/id_ex0/hilo_temp_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.163    openmips0/id_ex0/hilo_temp_i_39_n_9
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  openmips0/id_ex0/hilo_temp_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.277    openmips0/id_ex0/hilo_temp_i_38_n_9
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.516 r  openmips0/id_ex0/hilo_temp_i_37/O[2]
                         net (fo=2, routed)           0.618     8.134    openmips0/id_ex0/ex0/opdata2_mult0[15]
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.302     8.436 r  openmips0/id_ex0/hilo_temp_i_17/O
                         net (fo=2, routed)           0.555     8.991    openmips0/ex0/opdata2_mult[14]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.842 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.844    openmips0/ex0/hilo_temp__1_n_115
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.362 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.758    15.120    openmips0/ex0/p_1_in[17]
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    15.244 r  openmips0/ex0/mem_lo[16]_i_7/O
                         net (fo=1, routed)           0.000    15.244    openmips0/ex0/mem_lo[16]_i_7_n_9
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.794 r  openmips0/ex0/mem_lo_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.794    openmips0/ex0/mem_lo_reg[16]_i_2_n_9
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.908 r  openmips0/ex0/mem_lo_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.908    openmips0/ex0/mem_lo_reg[21]_i_2_n_9
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.022 r  openmips0/ex0/hilo_temp_o_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.022    openmips0/ex0/hilo_temp_o_reg[27]_i_3_n_9
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.261 f  openmips0/ex0/mem_lo_reg[28]_i_2/O[2]
                         net (fo=3, routed)           0.553    16.815    openmips0/ex0/hilo_temp__3[30]
    SLICE_X56Y92         LUT1 (Prop_lut1_I0_O)        0.302    17.117 r  openmips0/ex0/hilo_temp_o_reg[32]_i_11/O
                         net (fo=1, routed)           0.000    17.117    openmips0/ex0/hilo_temp_o_reg[32]_i_11_n_9
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.650 r  openmips0/ex0/hilo_temp_o_reg[32]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.650    openmips0/ex0/hilo_temp_o_reg[32]_i_8_n_9
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.767 r  openmips0/ex0/hilo_temp_o_reg[36]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.767    openmips0/ex0/hilo_temp_o_reg[36]_i_8_n_9
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.884 r  openmips0/ex0/hilo_temp_o_reg[40]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.884    openmips0/ex0/hilo_temp_o_reg[40]_i_8_n_9
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.001 r  openmips0/ex0/hilo_temp_o_reg[44]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.001    openmips0/ex0/hilo_temp_o_reg[44]_i_8_n_9
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.118 r  openmips0/ex0/hilo_temp_o_reg[48]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.118    openmips0/ex0/hilo_temp_o_reg[48]_i_8_n_9
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.235 r  openmips0/ex0/mem_hi_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.235    openmips0/ex0/mem_hi_reg[17]_i_3_n_9
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.550 r  openmips0/ex0/mem_hi_reg[21]_i_4/O[3]
                         net (fo=2, routed)           0.662    19.211    openmips0/ex0/mulres0[56]
    SLICE_X53Y101        LUT4 (Prop_lut4_I3_O)        0.307    19.518 r  openmips0/ex0/hilo_temp_o_reg[56]_i_3/O
                         net (fo=2, routed)           0.164    19.682    openmips0/id_ex0/mem_hi_reg[24]_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I3_O)        0.124    19.806 r  openmips0/id_ex0/mem_hi[24]_i_1/O
                         net (fo=1, routed)           0.000    19.806    openmips0/ex_mem0/mem_hi_reg[31]_2[24]
    SLICE_X53Y101        FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.489    14.911    openmips0/ex_mem0/clk_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[24]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y101        FDRE (Setup_fdre_C_D)        0.031    15.087    openmips0/ex_mem0/mem_hi_reg[24]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -19.806    
  -------------------------------------------------------------------
                         slack                                 -4.719    

Slack (VIOLATED) :        -4.717ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.539ns  (logic 9.951ns (68.446%)  route 4.588ns (31.554%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 LUT1=2 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.623     5.226    openmips0/id_ex0/clk_IBUF_BUFG
    SLICE_X55Y90         FDRE                                         r  openmips0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 f  openmips0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=21, routed)          0.339     6.021    openmips0/id_ex0/ex_reg2_reg[31]_0[0]
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.145 r  openmips0/id_ex0/hilo_temp_i_69/O
                         net (fo=1, routed)           0.324     6.469    openmips0/id_ex0/hilo_temp_i_69_n_9
    SLICE_X55Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.049 r  openmips0/id_ex0/hilo_temp_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.049    openmips0/id_ex0/hilo_temp_i_40_n_9
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  openmips0/id_ex0/hilo_temp_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.163    openmips0/id_ex0/hilo_temp_i_39_n_9
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  openmips0/id_ex0/hilo_temp_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.277    openmips0/id_ex0/hilo_temp_i_38_n_9
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.516 r  openmips0/id_ex0/hilo_temp_i_37/O[2]
                         net (fo=2, routed)           0.618     8.134    openmips0/id_ex0/ex0/opdata2_mult0[15]
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.302     8.436 r  openmips0/id_ex0/hilo_temp_i_17/O
                         net (fo=2, routed)           0.555     8.991    openmips0/ex0/opdata2_mult[14]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.842 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.844    openmips0/ex0/hilo_temp__1_n_115
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.362 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.758    15.120    openmips0/ex0/p_1_in[17]
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    15.244 r  openmips0/ex0/mem_lo[16]_i_7/O
                         net (fo=1, routed)           0.000    15.244    openmips0/ex0/mem_lo[16]_i_7_n_9
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.794 r  openmips0/ex0/mem_lo_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.794    openmips0/ex0/mem_lo_reg[16]_i_2_n_9
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.033 f  openmips0/ex0/mem_lo_reg[21]_i_2/O[2]
                         net (fo=3, routed)           0.538    16.571    openmips0/ex0/hilo_temp__3[22]
    SLICE_X56Y90         LUT1 (Prop_lut1_I0_O)        0.302    16.873 r  openmips0/ex0/mem_lo[21]_i_11/O
                         net (fo=1, routed)           0.000    16.873    openmips0/ex0/mem_lo[21]_i_11_n_9
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.406 r  openmips0/ex0/mem_lo_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.406    openmips0/ex0/mem_lo_reg[21]_i_3_n_9
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.523 r  openmips0/ex0/mem_lo_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.523    openmips0/ex0/mem_lo_reg[28]_i_3_n_9
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.762 r  openmips0/ex0/hilo_temp_o_reg[32]_i_8/O[2]
                         net (fo=2, routed)           0.502    18.264    openmips0/ex0/mulres0[31]
    SLICE_X49Y92         LUT4 (Prop_lut4_I3_O)        0.301    18.565 f  openmips0/ex0/hilo_temp_o_reg[31]_i_2/O
                         net (fo=3, routed)           0.305    18.870    openmips0/id_ex0/mem_lo_reg[31]
    SLICE_X49Y93         LUT6 (Prop_lut6_I3_O)        0.124    18.994 f  openmips0/id_ex0/mem_wdata[31]_i_2/O
                         net (fo=1, routed)           0.301    19.295    openmips0/id_ex0/mem_wdata[31]_i_2_n_9
    SLICE_X47Y94         LUT6 (Prop_lut6_I0_O)        0.124    19.419 r  openmips0/id_ex0/mem_wdata[31]_i_1/O
                         net (fo=3, routed)           0.345    19.764    openmips0/ex_mem0/mem_wdata_reg[31]_0[31]
    SLICE_X47Y93         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.513    14.936    openmips0/ex_mem0/clk_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[31]/C
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X47Y93         FDRE (Setup_fdre_C_D)       -0.040    15.047    openmips0/ex_mem0/mem_wdata_reg[31]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -19.764    
  -------------------------------------------------------------------
                         slack                                 -4.717    

Slack (VIOLATED) :        -4.657ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.514ns  (logic 9.625ns (66.315%)  route 4.889ns (33.685%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.623     5.226    openmips0/id_ex0/clk_IBUF_BUFG
    SLICE_X55Y90         FDRE                                         r  openmips0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 f  openmips0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=21, routed)          0.339     6.021    openmips0/id_ex0/ex_reg2_reg[31]_0[0]
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.145 r  openmips0/id_ex0/hilo_temp_i_69/O
                         net (fo=1, routed)           0.324     6.469    openmips0/id_ex0/hilo_temp_i_69_n_9
    SLICE_X55Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.049 r  openmips0/id_ex0/hilo_temp_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.049    openmips0/id_ex0/hilo_temp_i_40_n_9
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  openmips0/id_ex0/hilo_temp_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.163    openmips0/id_ex0/hilo_temp_i_39_n_9
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  openmips0/id_ex0/hilo_temp_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.277    openmips0/id_ex0/hilo_temp_i_38_n_9
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.516 r  openmips0/id_ex0/hilo_temp_i_37/O[2]
                         net (fo=2, routed)           0.618     8.134    openmips0/id_ex0/ex0/opdata2_mult0[15]
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.302     8.436 r  openmips0/id_ex0/hilo_temp_i_17/O
                         net (fo=2, routed)           0.555     8.991    openmips0/ex0/opdata2_mult[14]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.842 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.844    openmips0/ex0/hilo_temp__1_n_115
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.362 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.758    15.120    openmips0/ex0/p_1_in[17]
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    15.244 r  openmips0/ex0/mem_lo[16]_i_7/O
                         net (fo=1, routed)           0.000    15.244    openmips0/ex0/mem_lo[16]_i_7_n_9
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.824 f  openmips0/ex0/mem_lo_reg[16]_i_2/O[2]
                         net (fo=3, routed)           0.553    16.378    openmips0/ex0/hilo_temp__3[18]
    SLICE_X56Y89         LUT1 (Prop_lut1_I0_O)        0.302    16.680 r  openmips0/ex0/hilo_temp_o_reg[20]_i_11/O
                         net (fo=1, routed)           0.000    16.680    openmips0/ex0/hilo_temp_o_reg[20]_i_11_n_9
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.213 r  openmips0/ex0/hilo_temp_o_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.213    openmips0/ex0/hilo_temp_o_reg[20]_i_8_n_9
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.452 r  openmips0/ex0/mem_lo_reg[21]_i_3/O[2]
                         net (fo=2, routed)           0.425    17.876    openmips0/ex0/mulres0[23]
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.301    18.177 f  openmips0/ex0/hilo_temp_o_reg[23]_i_2/O
                         net (fo=3, routed)           0.434    18.611    openmips0/id_ex0/mem_lo_reg[23]
    SLICE_X53Y88         LUT5 (Prop_lut5_I3_O)        0.124    18.735 f  openmips0/id_ex0/mem_wdata[23]_i_3/O
                         net (fo=1, routed)           0.300    19.035    openmips0/id_ex0/mem_wdata[23]_i_3_n_9
    SLICE_X52Y87         LUT6 (Prop_lut6_I5_O)        0.124    19.159 r  openmips0/id_ex0/mem_wdata[23]_i_1/O
                         net (fo=3, routed)           0.581    19.740    openmips0/ex_mem0/mem_wdata_reg[31]_0[23]
    SLICE_X52Y87         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.500    14.923    openmips0/ex_mem0/clk_IBUF_BUFG
    SLICE_X52Y87         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[23]/C
                         clock pessimism              0.276    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X52Y87         FDRE (Setup_fdre_C_D)       -0.081    15.082    openmips0/ex_mem0/mem_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -19.740    
  -------------------------------------------------------------------
                         slack                                 -4.657    

Slack (VIOLATED) :        -4.624ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.486ns  (logic 10.674ns (73.686%)  route 3.812ns (26.314%))
  Logic Levels:           24  (CARRY4=16 DSP48E1=2 LUT1=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.623     5.226    openmips0/id_ex0/clk_IBUF_BUFG
    SLICE_X55Y90         FDRE                                         r  openmips0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 f  openmips0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=21, routed)          0.339     6.021    openmips0/id_ex0/ex_reg2_reg[31]_0[0]
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.145 r  openmips0/id_ex0/hilo_temp_i_69/O
                         net (fo=1, routed)           0.324     6.469    openmips0/id_ex0/hilo_temp_i_69_n_9
    SLICE_X55Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.049 r  openmips0/id_ex0/hilo_temp_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.049    openmips0/id_ex0/hilo_temp_i_40_n_9
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  openmips0/id_ex0/hilo_temp_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.163    openmips0/id_ex0/hilo_temp_i_39_n_9
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  openmips0/id_ex0/hilo_temp_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.277    openmips0/id_ex0/hilo_temp_i_38_n_9
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.516 r  openmips0/id_ex0/hilo_temp_i_37/O[2]
                         net (fo=2, routed)           0.618     8.134    openmips0/id_ex0/ex0/opdata2_mult0[15]
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.302     8.436 r  openmips0/id_ex0/hilo_temp_i_17/O
                         net (fo=2, routed)           0.555     8.991    openmips0/ex0/opdata2_mult[14]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.842 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.844    openmips0/ex0/hilo_temp__1_n_115
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.362 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.758    15.120    openmips0/ex0/p_1_in[17]
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    15.244 r  openmips0/ex0/mem_lo[16]_i_7/O
                         net (fo=1, routed)           0.000    15.244    openmips0/ex0/mem_lo[16]_i_7_n_9
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.794 r  openmips0/ex0/mem_lo_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.794    openmips0/ex0/mem_lo_reg[16]_i_2_n_9
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.908 r  openmips0/ex0/mem_lo_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.908    openmips0/ex0/mem_lo_reg[21]_i_2_n_9
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.022 r  openmips0/ex0/hilo_temp_o_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.022    openmips0/ex0/hilo_temp_o_reg[27]_i_3_n_9
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.136 r  openmips0/ex0/mem_lo_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.136    openmips0/ex0/mem_lo_reg[28]_i_2_n_9
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.250 r  openmips0/ex0/hilo_temp_o_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.250    openmips0/ex0/hilo_temp_o_reg[35]_i_3_n_9
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.364 r  openmips0/ex0/hilo_temp_o_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.364    openmips0/ex0/hilo_temp_o_reg[39]_i_3_n_9
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.478 r  openmips0/ex0/hilo_temp_o_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.478    openmips0/ex0/hilo_temp_o_reg[43]_i_3_n_9
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.592 r  openmips0/ex0/hilo_temp_o_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.592    openmips0/ex0/hilo_temp_o_reg[47]_i_3_n_9
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.706 r  openmips0/ex0/mem_hi_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.706    openmips0/ex0/mem_hi_reg[17]_i_2_n_9
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.820 r  openmips0/ex0/mem_hi_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.820    openmips0/ex0/mem_hi_reg[21]_i_2_n_9
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.154 f  openmips0/ex0/hilo_temp_o_reg[59]_i_3/O[1]
                         net (fo=3, routed)           0.626    17.781    openmips0/ex0/hilo_temp__3[57]
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.303    18.084 r  openmips0/ex0/hilo_temp_o_reg[60]_i_12/O
                         net (fo=1, routed)           0.000    18.084    openmips0/ex0/hilo_temp_o_reg[60]_i_12_n_9
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    18.692 r  openmips0/ex0/hilo_temp_o_reg[60]_i_8/O[3]
                         net (fo=2, routed)           0.428    19.120    openmips0/ex0/mulres0[60]
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.307    19.427 r  openmips0/ex0/hilo_temp_o_reg[60]_i_3/O
                         net (fo=2, routed)           0.161    19.588    openmips0/id_ex0/mem_hi_reg[28]_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I5_O)        0.124    19.712 r  openmips0/id_ex0/mem_hi[28]_i_1/O
                         net (fo=1, routed)           0.000    19.712    openmips0/ex_mem0/mem_hi_reg[31]_2[28]
    SLICE_X57Y101        FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.490    14.912    openmips0/ex_mem0/clk_IBUF_BUFG
    SLICE_X57Y101        FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[28]/C
                         clock pessimism              0.180    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X57Y101        FDRE (Setup_fdre_C_D)        0.031    15.088    openmips0/ex_mem0/mem_hi_reg[28]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -19.712    
  -------------------------------------------------------------------
                         slack                                 -4.624    

Slack (VIOLATED) :        -4.623ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.535ns  (logic 10.729ns (73.817%)  route 3.806ns (26.183%))
  Logic Levels:           24  (CARRY4=16 DSP48E1=2 LUT1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.623     5.226    openmips0/id_ex0/clk_IBUF_BUFG
    SLICE_X55Y90         FDRE                                         r  openmips0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 f  openmips0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=21, routed)          0.339     6.021    openmips0/id_ex0/ex_reg2_reg[31]_0[0]
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.145 r  openmips0/id_ex0/hilo_temp_i_69/O
                         net (fo=1, routed)           0.324     6.469    openmips0/id_ex0/hilo_temp_i_69_n_9
    SLICE_X55Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.049 r  openmips0/id_ex0/hilo_temp_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.049    openmips0/id_ex0/hilo_temp_i_40_n_9
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  openmips0/id_ex0/hilo_temp_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.163    openmips0/id_ex0/hilo_temp_i_39_n_9
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  openmips0/id_ex0/hilo_temp_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.277    openmips0/id_ex0/hilo_temp_i_38_n_9
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.516 r  openmips0/id_ex0/hilo_temp_i_37/O[2]
                         net (fo=2, routed)           0.618     8.134    openmips0/id_ex0/ex0/opdata2_mult0[15]
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.302     8.436 r  openmips0/id_ex0/hilo_temp_i_17/O
                         net (fo=2, routed)           0.555     8.991    openmips0/ex0/opdata2_mult[14]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.842 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.844    openmips0/ex0/hilo_temp__1_n_115
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.362 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.758    15.120    openmips0/ex0/p_1_in[17]
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    15.244 r  openmips0/ex0/mem_lo[16]_i_7/O
                         net (fo=1, routed)           0.000    15.244    openmips0/ex0/mem_lo[16]_i_7_n_9
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.794 r  openmips0/ex0/mem_lo_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.794    openmips0/ex0/mem_lo_reg[16]_i_2_n_9
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.908 r  openmips0/ex0/mem_lo_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.908    openmips0/ex0/mem_lo_reg[21]_i_2_n_9
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.022 r  openmips0/ex0/hilo_temp_o_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.022    openmips0/ex0/hilo_temp_o_reg[27]_i_3_n_9
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.261 f  openmips0/ex0/mem_lo_reg[28]_i_2/O[2]
                         net (fo=3, routed)           0.553    16.815    openmips0/ex0/hilo_temp__3[30]
    SLICE_X56Y92         LUT1 (Prop_lut1_I0_O)        0.302    17.117 r  openmips0/ex0/hilo_temp_o_reg[32]_i_11/O
                         net (fo=1, routed)           0.000    17.117    openmips0/ex0/hilo_temp_o_reg[32]_i_11_n_9
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.650 r  openmips0/ex0/hilo_temp_o_reg[32]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.650    openmips0/ex0/hilo_temp_o_reg[32]_i_8_n_9
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.767 r  openmips0/ex0/hilo_temp_o_reg[36]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.767    openmips0/ex0/hilo_temp_o_reg[36]_i_8_n_9
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.884 r  openmips0/ex0/hilo_temp_o_reg[40]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.884    openmips0/ex0/hilo_temp_o_reg[40]_i_8_n_9
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.001 r  openmips0/ex0/hilo_temp_o_reg[44]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.001    openmips0/ex0/hilo_temp_o_reg[44]_i_8_n_9
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.118 r  openmips0/ex0/hilo_temp_o_reg[48]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.118    openmips0/ex0/hilo_temp_o_reg[48]_i_8_n_9
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.235 r  openmips0/ex0/mem_hi_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.235    openmips0/ex0/mem_hi_reg[17]_i_3_n_9
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.352 r  openmips0/ex0/mem_hi_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.352    openmips0/ex0/mem_hi_reg[21]_i_4_n_9
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.675 r  openmips0/ex0/hilo_temp_o_reg[60]_i_8/O[1]
                         net (fo=3, routed)           0.491    19.165    openmips0/ex0/mulres0[58]
    SLICE_X58Y100        LUT5 (Prop_lut5_I0_O)        0.306    19.471 r  openmips0/ex0/mem_hi[26]_i_2/O
                         net (fo=1, routed)           0.165    19.636    openmips0/id_ex0/mem_hi_reg[26]_0
    SLICE_X58Y100        LUT6 (Prop_lut6_I1_O)        0.124    19.760 r  openmips0/id_ex0/mem_hi[26]_i_1/O
                         net (fo=1, routed)           0.000    19.760    openmips0/ex_mem0/mem_hi_reg[31]_2[26]
    SLICE_X58Y100        FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.494    14.916    openmips0/ex_mem0/clk_IBUF_BUFG
    SLICE_X58Y100        FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[26]/C
                         clock pessimism              0.180    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X58Y100        FDRE (Setup_fdre_C_D)        0.077    15.138    openmips0/ex_mem0/mem_hi_reg[26]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -19.760    
  -------------------------------------------------------------------
                         slack                                 -4.623    

Slack (VIOLATED) :        -4.613ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.472ns  (logic 10.406ns (71.906%)  route 4.066ns (28.094%))
  Logic Levels:           22  (CARRY4=14 DSP48E1=2 LUT1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.623     5.226    openmips0/id_ex0/clk_IBUF_BUFG
    SLICE_X55Y90         FDRE                                         r  openmips0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 f  openmips0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=21, routed)          0.339     6.021    openmips0/id_ex0/ex_reg2_reg[31]_0[0]
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.145 r  openmips0/id_ex0/hilo_temp_i_69/O
                         net (fo=1, routed)           0.324     6.469    openmips0/id_ex0/hilo_temp_i_69_n_9
    SLICE_X55Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.049 r  openmips0/id_ex0/hilo_temp_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.049    openmips0/id_ex0/hilo_temp_i_40_n_9
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  openmips0/id_ex0/hilo_temp_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.163    openmips0/id_ex0/hilo_temp_i_39_n_9
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  openmips0/id_ex0/hilo_temp_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.277    openmips0/id_ex0/hilo_temp_i_38_n_9
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.516 r  openmips0/id_ex0/hilo_temp_i_37/O[2]
                         net (fo=2, routed)           0.618     8.134    openmips0/id_ex0/ex0/opdata2_mult0[15]
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.302     8.436 r  openmips0/id_ex0/hilo_temp_i_17/O
                         net (fo=2, routed)           0.555     8.991    openmips0/ex0/opdata2_mult[14]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.842 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.844    openmips0/ex0/hilo_temp__1_n_115
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.362 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.758    15.120    openmips0/ex0/p_1_in[17]
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    15.244 r  openmips0/ex0/mem_lo[16]_i_7/O
                         net (fo=1, routed)           0.000    15.244    openmips0/ex0/mem_lo[16]_i_7_n_9
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.794 r  openmips0/ex0/mem_lo_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.794    openmips0/ex0/mem_lo_reg[16]_i_2_n_9
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.908 r  openmips0/ex0/mem_lo_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.908    openmips0/ex0/mem_lo_reg[21]_i_2_n_9
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.022 r  openmips0/ex0/hilo_temp_o_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.022    openmips0/ex0/hilo_temp_o_reg[27]_i_3_n_9
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.261 f  openmips0/ex0/mem_lo_reg[28]_i_2/O[2]
                         net (fo=3, routed)           0.553    16.815    openmips0/ex0/hilo_temp__3[30]
    SLICE_X56Y92         LUT1 (Prop_lut1_I0_O)        0.302    17.117 r  openmips0/ex0/hilo_temp_o_reg[32]_i_11/O
                         net (fo=1, routed)           0.000    17.117    openmips0/ex0/hilo_temp_o_reg[32]_i_11_n_9
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.650 r  openmips0/ex0/hilo_temp_o_reg[32]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.650    openmips0/ex0/hilo_temp_o_reg[32]_i_8_n_9
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.767 r  openmips0/ex0/hilo_temp_o_reg[36]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.767    openmips0/ex0/hilo_temp_o_reg[36]_i_8_n_9
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.884 r  openmips0/ex0/hilo_temp_o_reg[40]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.884    openmips0/ex0/hilo_temp_o_reg[40]_i_8_n_9
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.001 r  openmips0/ex0/hilo_temp_o_reg[44]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.001    openmips0/ex0/hilo_temp_o_reg[44]_i_8_n_9
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.118 r  openmips0/ex0/hilo_temp_o_reg[48]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.118    openmips0/ex0/hilo_temp_o_reg[48]_i_8_n_9
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.357 r  openmips0/ex0/mem_hi_reg[17]_i_3/O[2]
                         net (fo=3, routed)           0.629    18.985    openmips0/ex0/mulres0[51]
    SLICE_X53Y101        LUT5 (Prop_lut5_I0_O)        0.301    19.286 r  openmips0/ex0/mem_hi[19]_i_2/O
                         net (fo=1, routed)           0.287    19.573    openmips0/id_ex0/mem_hi_reg[19]_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.697 r  openmips0/id_ex0/mem_hi[19]_i_1/O
                         net (fo=1, routed)           0.000    19.697    openmips0/ex_mem0/mem_hi_reg[31]_2[19]
    SLICE_X55Y101        FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.489    14.911    openmips0/ex_mem0/clk_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[19]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y101        FDRE (Setup_fdre_C_D)        0.029    15.085    openmips0/ex_mem0/mem_hi_reg[19]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -19.697    
  -------------------------------------------------------------------
                         slack                                 -4.613    

Slack (VIOLATED) :        -4.602ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.466ns  (logic 10.604ns (73.303%)  route 3.862ns (26.697%))
  Logic Levels:           24  (CARRY4=16 DSP48E1=2 LUT1=2 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.623     5.226    openmips0/id_ex0/clk_IBUF_BUFG
    SLICE_X55Y90         FDRE                                         r  openmips0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 f  openmips0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=21, routed)          0.339     6.021    openmips0/id_ex0/ex_reg2_reg[31]_0[0]
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.145 r  openmips0/id_ex0/hilo_temp_i_69/O
                         net (fo=1, routed)           0.324     6.469    openmips0/id_ex0/hilo_temp_i_69_n_9
    SLICE_X55Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.049 r  openmips0/id_ex0/hilo_temp_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.049    openmips0/id_ex0/hilo_temp_i_40_n_9
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  openmips0/id_ex0/hilo_temp_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.163    openmips0/id_ex0/hilo_temp_i_39_n_9
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  openmips0/id_ex0/hilo_temp_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.277    openmips0/id_ex0/hilo_temp_i_38_n_9
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.516 r  openmips0/id_ex0/hilo_temp_i_37/O[2]
                         net (fo=2, routed)           0.618     8.134    openmips0/id_ex0/ex0/opdata2_mult0[15]
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.302     8.436 r  openmips0/id_ex0/hilo_temp_i_17/O
                         net (fo=2, routed)           0.555     8.991    openmips0/ex0/opdata2_mult[14]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.842 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.844    openmips0/ex0/hilo_temp__1_n_115
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.362 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.758    15.120    openmips0/ex0/p_1_in[17]
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    15.244 r  openmips0/ex0/mem_lo[16]_i_7/O
                         net (fo=1, routed)           0.000    15.244    openmips0/ex0/mem_lo[16]_i_7_n_9
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.794 r  openmips0/ex0/mem_lo_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.794    openmips0/ex0/mem_lo_reg[16]_i_2_n_9
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.908 r  openmips0/ex0/mem_lo_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.908    openmips0/ex0/mem_lo_reg[21]_i_2_n_9
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.022 r  openmips0/ex0/hilo_temp_o_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.022    openmips0/ex0/hilo_temp_o_reg[27]_i_3_n_9
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.136 r  openmips0/ex0/mem_lo_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.136    openmips0/ex0/mem_lo_reg[28]_i_2_n_9
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.250 r  openmips0/ex0/hilo_temp_o_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.250    openmips0/ex0/hilo_temp_o_reg[35]_i_3_n_9
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.364 r  openmips0/ex0/hilo_temp_o_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.364    openmips0/ex0/hilo_temp_o_reg[39]_i_3_n_9
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.478 r  openmips0/ex0/hilo_temp_o_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.478    openmips0/ex0/hilo_temp_o_reg[43]_i_3_n_9
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.592 r  openmips0/ex0/hilo_temp_o_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.592    openmips0/ex0/hilo_temp_o_reg[47]_i_3_n_9
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.706 r  openmips0/ex0/mem_hi_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.706    openmips0/ex0/mem_hi_reg[17]_i_2_n_9
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.820 r  openmips0/ex0/mem_hi_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.820    openmips0/ex0/mem_hi_reg[21]_i_2_n_9
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.154 f  openmips0/ex0/hilo_temp_o_reg[59]_i_3/O[1]
                         net (fo=3, routed)           0.626    17.781    openmips0/ex0/hilo_temp__3[57]
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.303    18.084 r  openmips0/ex0/hilo_temp_o_reg[60]_i_12/O
                         net (fo=1, routed)           0.000    18.084    openmips0/ex0/hilo_temp_o_reg[60]_i_12_n_9
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    18.628 r  openmips0/ex0/hilo_temp_o_reg[60]_i_8/O[2]
                         net (fo=2, routed)           0.471    19.099    openmips0/ex0/mulres0[59]
    SLICE_X59Y100        LUT4 (Prop_lut4_I3_O)        0.301    19.400 r  openmips0/ex0/hilo_temp_o_reg[59]_i_2/O
                         net (fo=2, routed)           0.168    19.568    openmips0/id_ex0/mem_hi_reg[27]_0
    SLICE_X59Y100        LUT5 (Prop_lut5_I1_O)        0.124    19.692 r  openmips0/id_ex0/mem_hi[27]_i_1/O
                         net (fo=1, routed)           0.000    19.692    openmips0/ex_mem0/mem_hi_reg[31]_2[27]
    SLICE_X59Y100        FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.494    14.916    openmips0/ex_mem0/clk_IBUF_BUFG
    SLICE_X59Y100        FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[27]/C
                         clock pessimism              0.180    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X59Y100        FDRE (Setup_fdre_C_D)        0.029    15.090    openmips0/ex_mem0/mem_hi_reg[27]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -19.692    
  -------------------------------------------------------------------
                         slack                                 -4.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_lo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            openmips0/mem_wb0/wb_lo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.467%)  route 0.174ns (51.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.560     1.479    openmips0/ex_mem0/clk_IBUF_BUFG
    SLICE_X54Y84         FDRE                                         r  openmips0/ex_mem0/mem_lo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  openmips0/ex_mem0/mem_lo_reg[6]/Q
                         net (fo=2, routed)           0.174     1.818    openmips0/mem_wb0/wb_lo_reg[31]_1[6]
    SLICE_X46Y83         FDRE                                         r  openmips0/mem_wb0/wb_lo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.830     1.995    openmips0/mem_wb0/clk_IBUF_BUFG
    SLICE_X46Y83         FDRE                                         r  openmips0/mem_wb0/wb_lo_reg[6]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.059     1.803    openmips0/mem_wb0/wb_lo_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 uart_top0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.563     1.482    uart_top0/regs/transmitter/fifo_tx/clk_IBUF_BUFG
    SLICE_X71Y66         FDCE                                         r  uart_top0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  uart_top0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.228     1.852    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X70Y66         RAMD32                                       r  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.833     1.998    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X70Y66         RAMD32                                       r  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.495    
    SLICE_X70Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.805    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 uart_top0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.563     1.482    uart_top0/regs/transmitter/fifo_tx/clk_IBUF_BUFG
    SLICE_X71Y66         FDCE                                         r  uart_top0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  uart_top0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.228     1.852    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X70Y66         RAMD32                                       r  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.833     1.998    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X70Y66         RAMD32                                       r  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.502     1.495    
    SLICE_X70Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.805    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 uart_top0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.563     1.482    uart_top0/regs/transmitter/fifo_tx/clk_IBUF_BUFG
    SLICE_X71Y66         FDCE                                         r  uart_top0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  uart_top0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.228     1.852    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X70Y66         RAMD32                                       r  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.833     1.998    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X70Y66         RAMD32                                       r  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.502     1.495    
    SLICE_X70Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.805    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 uart_top0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.563     1.482    uart_top0/regs/transmitter/fifo_tx/clk_IBUF_BUFG
    SLICE_X71Y66         FDCE                                         r  uart_top0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  uart_top0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.228     1.852    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X70Y66         RAMD32                                       r  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.833     1.998    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X70Y66         RAMD32                                       r  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.502     1.495    
    SLICE_X70Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.805    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 uart_top0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.563     1.482    uart_top0/regs/transmitter/fifo_tx/clk_IBUF_BUFG
    SLICE_X71Y66         FDCE                                         r  uart_top0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  uart_top0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.228     1.852    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X70Y66         RAMD32                                       r  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.833     1.998    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X70Y66         RAMD32                                       r  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.502     1.495    
    SLICE_X70Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.805    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 uart_top0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.563     1.482    uart_top0/regs/transmitter/fifo_tx/clk_IBUF_BUFG
    SLICE_X71Y66         FDCE                                         r  uart_top0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  uart_top0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.228     1.852    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X70Y66         RAMD32                                       r  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.833     1.998    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X70Y66         RAMD32                                       r  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.502     1.495    
    SLICE_X70Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.805    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 uart_top0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.563     1.482    uart_top0/regs/transmitter/fifo_tx/clk_IBUF_BUFG
    SLICE_X71Y66         FDCE                                         r  uart_top0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  uart_top0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.228     1.852    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X70Y66         RAMS32                                       r  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.833     1.998    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X70Y66         RAMS32                                       r  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.502     1.495    
    SLICE_X70Y66         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.805    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 uart_top0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.563     1.482    uart_top0/regs/transmitter/fifo_tx/clk_IBUF_BUFG
    SLICE_X71Y66         FDCE                                         r  uart_top0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  uart_top0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.228     1.852    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X70Y66         RAMS32                                       r  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.833     1.998    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X70Y66         RAMS32                                       r  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.502     1.495    
    SLICE_X70Y66         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.805    uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 openmips0/mem_wb0/wb_wdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            openmips0/regfile1/regs_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.564     1.483    openmips0/mem_wb0/clk_IBUF_BUFG
    SLICE_X47Y88         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  openmips0/mem_wb0/wb_wdata_reg[24]/Q
                         net (fo=4, routed)           0.068     1.692    openmips0/regfile1/regs_reg_r2_0_31_24_29/DIA0
    SLICE_X46Y88         RAMD32                                       r  openmips0/regfile1/regs_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.835     2.000    openmips0/regfile1/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X46Y88         RAMD32                                       r  openmips0/regfile1/regs_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.503     1.496    
    SLICE_X46Y88         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.643    openmips0/regfile1/regs_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y21  wb_rom0/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y10  wb_rom0/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y20  wb_rom0/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y11  wb_rom0/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y21  wb_rom0/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   wb_rom0/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  wb_rom0/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   wb_rom0/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  wb_rom0/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y20  wb_rom0/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y65  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y65  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y65  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y65  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y65  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y65  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y65  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y65  uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y88  openmips0/regfile1/regs_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y88  openmips0/regfile1/regs_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y62  uart_top0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y62  uart_top0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y62  uart_top0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y62  uart_top0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y62  uart_top0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y62  uart_top0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y61  uart_top0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y61  uart_top0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y61  uart_top0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y61  uart_top0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           67  Failing Endpoints,  Worst Slack       -0.485ns,  Total Violation      -15.537ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.806ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.485ns  (required time - arrival time)
  Source:                 rst_n_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/regs/receiver/FSM_sequential_rstate_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 0.642ns (6.412%)  route 9.370ns (93.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.634     5.237    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_n_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  rst_n_in_reg/Q
                         net (fo=582, routed)         2.675     8.429    openmips0/cp0_reg0/rst_n_in
    SLICE_X55Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.553 f  openmips0/cp0_reg0/reg2_o_reg[31]_i_2/O
                         net (fo=1666, routed)        6.695    15.249    uart_top0/regs/receiver/rst
    SLICE_X79Y65         FDCE                                         f  uart_top0/regs/receiver/FSM_sequential_rstate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.594    15.017    uart_top0/regs/receiver/clk_IBUF_BUFG
    SLICE_X79Y65         FDCE                                         r  uart_top0/regs/receiver/FSM_sequential_rstate_reg[2]/C
                         clock pessimism              0.187    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X79Y65         FDCE (Recov_fdce_C_CLR)     -0.405    14.763    uart_top0/regs/receiver/FSM_sequential_rstate_reg[2]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -15.249    
  -------------------------------------------------------------------
                         slack                                 -0.485    

Slack (VIOLATED) :        -0.485ns  (required time - arrival time)
  Source:                 rst_n_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/regs/receiver/FSM_sequential_rstate_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 0.642ns (6.412%)  route 9.370ns (93.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.634     5.237    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_n_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  rst_n_in_reg/Q
                         net (fo=582, routed)         2.675     8.429    openmips0/cp0_reg0/rst_n_in
    SLICE_X55Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.553 f  openmips0/cp0_reg0/reg2_o_reg[31]_i_2/O
                         net (fo=1666, routed)        6.695    15.249    uart_top0/regs/receiver/rst
    SLICE_X79Y65         FDCE                                         f  uart_top0/regs/receiver/FSM_sequential_rstate_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.594    15.017    uart_top0/regs/receiver/clk_IBUF_BUFG
    SLICE_X79Y65         FDCE                                         r  uart_top0/regs/receiver/FSM_sequential_rstate_reg[3]/C
                         clock pessimism              0.187    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X79Y65         FDCE (Recov_fdce_C_CLR)     -0.405    14.763    uart_top0/regs/receiver/FSM_sequential_rstate_reg[3]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -15.249    
  -------------------------------------------------------------------
                         slack                                 -0.485    

Slack (VIOLATED) :        -0.426ns  (required time - arrival time)
  Source:                 rst_n_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/regs/enable_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.037ns  (logic 0.642ns (6.396%)  route 9.395ns (93.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.634     5.237    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_n_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  rst_n_in_reg/Q
                         net (fo=582, routed)         2.675     8.429    openmips0/cp0_reg0/rst_n_in
    SLICE_X55Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.553 f  openmips0/cp0_reg0/reg2_o_reg[31]_i_2/O
                         net (fo=1666, routed)        6.721    15.274    uart_top0/regs/rst
    SLICE_X80Y68         FDCE                                         f  uart_top0/regs/enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.593    15.016    uart_top0/regs/clk_IBUF_BUFG
    SLICE_X80Y68         FDCE                                         r  uart_top0/regs/enable_reg/C
                         clock pessimism              0.187    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X80Y68         FDCE (Recov_fdce_C_CLR)     -0.319    14.848    uart_top0/regs/enable_reg
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -15.274    
  -------------------------------------------------------------------
                         slack                                 -0.426    

Slack (VIOLATED) :        -0.399ns  (required time - arrival time)
  Source:                 rst_n_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/regs/receiver/rbit_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 0.642ns (6.412%)  route 9.370ns (93.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.634     5.237    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_n_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  rst_n_in_reg/Q
                         net (fo=582, routed)         2.675     8.429    openmips0/cp0_reg0/rst_n_in
    SLICE_X55Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.553 f  openmips0/cp0_reg0/reg2_o_reg[31]_i_2/O
                         net (fo=1666, routed)        6.695    15.249    uart_top0/regs/receiver/rst
    SLICE_X78Y65         FDCE                                         f  uart_top0/regs/receiver/rbit_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.594    15.017    uart_top0/regs/receiver/clk_IBUF_BUFG
    SLICE_X78Y65         FDCE                                         r  uart_top0/regs/receiver/rbit_counter_reg[0]/C
                         clock pessimism              0.187    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X78Y65         FDCE (Recov_fdce_C_CLR)     -0.319    14.849    uart_top0/regs/receiver/rbit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -15.249    
  -------------------------------------------------------------------
                         slack                                 -0.399    

Slack (VIOLATED) :        -0.399ns  (required time - arrival time)
  Source:                 rst_n_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/regs/receiver/rbit_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 0.642ns (6.412%)  route 9.370ns (93.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.634     5.237    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_n_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  rst_n_in_reg/Q
                         net (fo=582, routed)         2.675     8.429    openmips0/cp0_reg0/rst_n_in
    SLICE_X55Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.553 f  openmips0/cp0_reg0/reg2_o_reg[31]_i_2/O
                         net (fo=1666, routed)        6.695    15.249    uart_top0/regs/receiver/rst
    SLICE_X78Y65         FDCE                                         f  uart_top0/regs/receiver/rbit_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.594    15.017    uart_top0/regs/receiver/clk_IBUF_BUFG
    SLICE_X78Y65         FDCE                                         r  uart_top0/regs/receiver/rbit_counter_reg[1]/C
                         clock pessimism              0.187    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X78Y65         FDCE (Recov_fdce_C_CLR)     -0.319    14.849    uart_top0/regs/receiver/rbit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -15.249    
  -------------------------------------------------------------------
                         slack                                 -0.399    

Slack (VIOLATED) :        -0.399ns  (required time - arrival time)
  Source:                 rst_n_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/regs/receiver/rbit_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 0.642ns (6.412%)  route 9.370ns (93.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.634     5.237    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_n_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  rst_n_in_reg/Q
                         net (fo=582, routed)         2.675     8.429    openmips0/cp0_reg0/rst_n_in
    SLICE_X55Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.553 f  openmips0/cp0_reg0/reg2_o_reg[31]_i_2/O
                         net (fo=1666, routed)        6.695    15.249    uart_top0/regs/receiver/rst
    SLICE_X78Y65         FDCE                                         f  uart_top0/regs/receiver/rbit_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.594    15.017    uart_top0/regs/receiver/clk_IBUF_BUFG
    SLICE_X78Y65         FDCE                                         r  uart_top0/regs/receiver/rbit_counter_reg[2]/C
                         clock pessimism              0.187    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X78Y65         FDCE (Recov_fdce_C_CLR)     -0.319    14.849    uart_top0/regs/receiver/rbit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -15.249    
  -------------------------------------------------------------------
                         slack                                 -0.399    

Slack (VIOLATED) :        -0.398ns  (required time - arrival time)
  Source:                 rst_n_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/regs/receiver/rshift_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.014ns  (logic 0.642ns (6.411%)  route 9.372ns (93.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.634     5.237    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_n_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  rst_n_in_reg/Q
                         net (fo=582, routed)         2.675     8.429    openmips0/cp0_reg0/rst_n_in
    SLICE_X55Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.553 f  openmips0/cp0_reg0/reg2_o_reg[31]_i_2/O
                         net (fo=1666, routed)        6.697    15.251    uart_top0/regs/receiver/rst
    SLICE_X78Y61         FDCE                                         f  uart_top0/regs/receiver/rshift_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.597    15.020    uart_top0/regs/receiver/clk_IBUF_BUFG
    SLICE_X78Y61         FDCE                                         r  uart_top0/regs/receiver/rshift_reg[6]/C
                         clock pessimism              0.187    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X78Y61         FDCE (Recov_fdce_C_CLR)     -0.319    14.852    uart_top0/regs/receiver/rshift_reg[6]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -15.251    
  -------------------------------------------------------------------
                         slack                                 -0.398    

Slack (VIOLATED) :        -0.398ns  (required time - arrival time)
  Source:                 rst_n_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/regs/receiver/rshift_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.014ns  (logic 0.642ns (6.411%)  route 9.372ns (93.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.634     5.237    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_n_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  rst_n_in_reg/Q
                         net (fo=582, routed)         2.675     8.429    openmips0/cp0_reg0/rst_n_in
    SLICE_X55Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.553 f  openmips0/cp0_reg0/reg2_o_reg[31]_i_2/O
                         net (fo=1666, routed)        6.697    15.251    uart_top0/regs/receiver/rst
    SLICE_X78Y61         FDCE                                         f  uart_top0/regs/receiver/rshift_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.597    15.020    uart_top0/regs/receiver/clk_IBUF_BUFG
    SLICE_X78Y61         FDCE                                         r  uart_top0/regs/receiver/rshift_reg[7]/C
                         clock pessimism              0.187    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X78Y61         FDCE (Recov_fdce_C_CLR)     -0.319    14.852    uart_top0/regs/receiver/rshift_reg[7]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -15.251    
  -------------------------------------------------------------------
                         slack                                 -0.398    

Slack (VIOLATED) :        -0.394ns  (required time - arrival time)
  Source:                 rst_n_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/regs/receiver/rcounter16_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 0.642ns (6.412%)  route 9.370ns (93.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.634     5.237    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_n_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  rst_n_in_reg/Q
                         net (fo=582, routed)         2.675     8.429    openmips0/cp0_reg0/rst_n_in
    SLICE_X55Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.553 f  openmips0/cp0_reg0/reg2_o_reg[31]_i_2/O
                         net (fo=1666, routed)        6.695    15.249    uart_top0/regs/receiver/rst
    SLICE_X80Y62         FDCE                                         f  uart_top0/regs/receiver/rcounter16_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.599    15.022    uart_top0/regs/receiver/clk_IBUF_BUFG
    SLICE_X80Y62         FDCE                                         r  uart_top0/regs/receiver/rcounter16_reg[1]/C
                         clock pessimism              0.187    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X80Y62         FDCE (Recov_fdce_C_CLR)     -0.319    14.854    uart_top0/regs/receiver/rcounter16_reg[1]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -15.249    
  -------------------------------------------------------------------
                         slack                                 -0.394    

Slack (VIOLATED) :        -0.394ns  (required time - arrival time)
  Source:                 rst_n_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/regs/receiver/rcounter16_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 0.642ns (6.412%)  route 9.370ns (93.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.634     5.237    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_n_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  rst_n_in_reg/Q
                         net (fo=582, routed)         2.675     8.429    openmips0/cp0_reg0/rst_n_in
    SLICE_X55Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.553 f  openmips0/cp0_reg0/reg2_o_reg[31]_i_2/O
                         net (fo=1666, routed)        6.695    15.249    uart_top0/regs/receiver/rst
    SLICE_X80Y62         FDCE                                         f  uart_top0/regs/receiver/rcounter16_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        1.599    15.022    uart_top0/regs/receiver/clk_IBUF_BUFG
    SLICE_X80Y62         FDCE                                         r  uart_top0/regs/receiver/rcounter16_reg[2]/C
                         clock pessimism              0.187    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X80Y62         FDCE (Recov_fdce_C_CLR)     -0.319    14.854    uart_top0/regs/receiver/rcounter16_reg[2]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -15.249    
  -------------------------------------------------------------------
                         slack                                 -0.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.806ns  (arrival time - required time)
  Source:                 rst_n_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wb_conmax_top0/s0/msel/arb0/state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.209ns (10.296%)  route 1.821ns (89.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.566     1.485    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_n_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  rst_n_in_reg/Q
                         net (fo=582, routed)         1.194     2.843    openmips0/cp0_reg0/rst_n_in
    SLICE_X55Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.888 f  openmips0/cp0_reg0/reg2_o_reg[31]_i_2/O
                         net (fo=1666, routed)        0.627     3.515    wb_conmax_top0/s0/msel/arb0/rst
    SLICE_X74Y82         FDCE                                         f  wb_conmax_top0/s0/msel/arb0/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.862     2.027    wb_conmax_top0/s0/msel/arb0/clk_IBUF_BUFG
    SLICE_X74Y82         FDCE                                         r  wb_conmax_top0/s0/msel/arb0/state_reg[0]/C
                         clock pessimism             -0.250     1.776    
    SLICE_X74Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.709    wb_conmax_top0/s0/msel/arb0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.806ns  (arrival time - required time)
  Source:                 rst_n_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wb_conmax_top0/s0/msel/arb1/state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.209ns (10.296%)  route 1.821ns (89.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.566     1.485    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_n_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  rst_n_in_reg/Q
                         net (fo=582, routed)         1.194     2.843    openmips0/cp0_reg0/rst_n_in
    SLICE_X55Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.888 f  openmips0/cp0_reg0/reg2_o_reg[31]_i_2/O
                         net (fo=1666, routed)        0.627     3.515    wb_conmax_top0/s0/msel/arb1/rst
    SLICE_X74Y82         FDCE                                         f  wb_conmax_top0/s0/msel/arb1/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.862     2.027    wb_conmax_top0/s0/msel/arb1/clk_IBUF_BUFG
    SLICE_X74Y82         FDCE                                         r  wb_conmax_top0/s0/msel/arb1/state_reg[0]/C
                         clock pessimism             -0.250     1.776    
    SLICE_X74Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.709    wb_conmax_top0/s0/msel/arb1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.806ns  (arrival time - required time)
  Source:                 rst_n_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wb_conmax_top0/s0/msel/arb2/state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.209ns (10.296%)  route 1.821ns (89.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.566     1.485    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_n_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  rst_n_in_reg/Q
                         net (fo=582, routed)         1.194     2.843    openmips0/cp0_reg0/rst_n_in
    SLICE_X55Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.888 f  openmips0/cp0_reg0/reg2_o_reg[31]_i_2/O
                         net (fo=1666, routed)        0.627     3.515    wb_conmax_top0/s0/msel/arb2/rst
    SLICE_X74Y82         FDCE                                         f  wb_conmax_top0/s0/msel/arb2/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.862     2.027    wb_conmax_top0/s0/msel/arb2/clk_IBUF_BUFG
    SLICE_X74Y82         FDCE                                         r  wb_conmax_top0/s0/msel/arb2/state_reg[0]/C
                         clock pessimism             -0.250     1.776    
    SLICE_X74Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.709    wb_conmax_top0/s0/msel/arb2/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.806ns  (arrival time - required time)
  Source:                 rst_n_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wb_conmax_top0/s0/msel/arb3/state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.209ns (10.296%)  route 1.821ns (89.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.566     1.485    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_n_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  rst_n_in_reg/Q
                         net (fo=582, routed)         1.194     2.843    openmips0/cp0_reg0/rst_n_in
    SLICE_X55Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.888 f  openmips0/cp0_reg0/reg2_o_reg[31]_i_2/O
                         net (fo=1666, routed)        0.627     3.515    wb_conmax_top0/s0/msel/arb3/rst
    SLICE_X74Y82         FDCE                                         f  wb_conmax_top0/s0/msel/arb3/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.862     2.027    wb_conmax_top0/s0/msel/arb3/clk_IBUF_BUFG
    SLICE_X74Y82         FDCE                                         r  wb_conmax_top0/s0/msel/arb3/state_reg[0]/C
                         clock pessimism             -0.250     1.776    
    SLICE_X74Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.709    wb_conmax_top0/s0/msel/arb3/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.903ns  (arrival time - required time)
  Source:                 rst_n_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wb_conmax_top0/rf/conf14_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.209ns (10.090%)  route 1.862ns (89.910%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.566     1.485    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_n_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  rst_n_in_reg/Q
                         net (fo=582, routed)         1.194     2.843    openmips0/cp0_reg0/rst_n_in
    SLICE_X55Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.888 f  openmips0/cp0_reg0/reg2_o_reg[31]_i_2/O
                         net (fo=1666, routed)        0.669     3.557    wb_conmax_top0/rf/rst
    SLICE_X69Y81         FDCE                                         f  wb_conmax_top0/rf/conf14_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.831     1.996    wb_conmax_top0/rf/clk_IBUF_BUFG
    SLICE_X69Y81         FDCE                                         r  wb_conmax_top0/rf/conf14_reg[3]/C
                         clock pessimism             -0.250     1.745    
    SLICE_X69Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.653    wb_conmax_top0/rf/conf14_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           3.557    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.908ns  (arrival time - required time)
  Source:                 rst_n_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_top0/ext_pad_o_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.209ns (9.828%)  route 1.918ns (90.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.566     1.485    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_n_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  rst_n_in_reg/Q
                         net (fo=582, routed)         1.194     2.843    openmips0/cp0_reg0/rst_n_in
    SLICE_X55Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.888 f  openmips0/cp0_reg0/reg2_o_reg[31]_i_2/O
                         net (fo=1666, routed)        0.724     3.612    gpio_top0/rst
    SLICE_X74Y72         FDCE                                         f  gpio_top0/ext_pad_o_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.857     2.022    gpio_top0/clk_IBUF_BUFG
    SLICE_X74Y72         FDCE                                         r  gpio_top0/ext_pad_o_reg[8]/C
                         clock pessimism             -0.250     1.771    
    SLICE_X74Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.704    gpio_top0/ext_pad_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.908ns  (arrival time - required time)
  Source:                 rst_n_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/wb_interface/wb_dat_is_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.209ns (9.828%)  route 1.918ns (90.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.566     1.485    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_n_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  rst_n_in_reg/Q
                         net (fo=582, routed)         1.194     2.843    openmips0/cp0_reg0/rst_n_in
    SLICE_X55Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.888 f  openmips0/cp0_reg0/reg2_o_reg[31]_i_2/O
                         net (fo=1666, routed)        0.724     3.612    uart_top0/wb_interface/rst
    SLICE_X74Y72         FDCE                                         f  uart_top0/wb_interface/wb_dat_is_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.857     2.022    uart_top0/wb_interface/clk_IBUF_BUFG
    SLICE_X74Y72         FDCE                                         r  uart_top0/wb_interface/wb_dat_is_reg[14]/C
                         clock pessimism             -0.250     1.771    
    SLICE_X74Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.704    uart_top0/wb_interface/wb_dat_is_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.908ns  (arrival time - required time)
  Source:                 rst_n_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/wb_interface/wb_dat_is_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.209ns (9.828%)  route 1.918ns (90.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.566     1.485    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_n_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  rst_n_in_reg/Q
                         net (fo=582, routed)         1.194     2.843    openmips0/cp0_reg0/rst_n_in
    SLICE_X55Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.888 f  openmips0/cp0_reg0/reg2_o_reg[31]_i_2/O
                         net (fo=1666, routed)        0.724     3.612    uart_top0/wb_interface/rst
    SLICE_X74Y72         FDCE                                         f  uart_top0/wb_interface/wb_dat_is_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.857     2.022    uart_top0/wb_interface/clk_IBUF_BUFG
    SLICE_X74Y72         FDCE                                         r  uart_top0/wb_interface/wb_dat_is_reg[15]/C
                         clock pessimism             -0.250     1.771    
    SLICE_X74Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.704    uart_top0/wb_interface/wb_dat_is_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.908ns  (arrival time - required time)
  Source:                 rst_n_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/wb_interface/wb_dat_is_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.209ns (9.828%)  route 1.918ns (90.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.566     1.485    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_n_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  rst_n_in_reg/Q
                         net (fo=582, routed)         1.194     2.843    openmips0/cp0_reg0/rst_n_in
    SLICE_X55Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.888 f  openmips0/cp0_reg0/reg2_o_reg[31]_i_2/O
                         net (fo=1666, routed)        0.724     3.612    uart_top0/wb_interface/rst
    SLICE_X74Y72         FDCE                                         f  uart_top0/wb_interface/wb_dat_is_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.857     2.022    uart_top0/wb_interface/clk_IBUF_BUFG
    SLICE_X74Y72         FDCE                                         r  uart_top0/wb_interface/wb_dat_is_reg[30]/C
                         clock pessimism             -0.250     1.771    
    SLICE_X74Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.704    uart_top0/wb_interface/wb_dat_is_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.908ns  (arrival time - required time)
  Source:                 rst_n_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top0/wb_interface/wb_dat_is_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.209ns (9.828%)  route 1.918ns (90.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.566     1.485    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_n_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  rst_n_in_reg/Q
                         net (fo=582, routed)         1.194     2.843    openmips0/cp0_reg0/rst_n_in
    SLICE_X55Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.888 f  openmips0/cp0_reg0/reg2_o_reg[31]_i_2/O
                         net (fo=1666, routed)        0.724     3.612    uart_top0/wb_interface/rst
    SLICE_X74Y72         FDCE                                         f  uart_top0/wb_interface/wb_dat_is_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2487, routed)        0.857     2.022    uart_top0/wb_interface/clk_IBUF_BUFG
    SLICE_X74Y72         FDCE                                         r  uart_top0/wb_interface/wb_dat_is_reg[31]/C
                         clock pessimism             -0.250     1.771    
    SLICE_X74Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.704    uart_top0/wb_interface/wb_dat_is_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  1.908    





