Analysis & Synthesis Status : Successful - Tue May 18 08:55:24 2021
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name : FreqDiv
Top-level Entity Name : clock_test
Family : MAX 10
Total logic elements : 25
    Total combinational functions : 25
    Dedicated logic registers : 25
Total registers : 25
Total pins : 26
Total virtual pins : 0
Total memory bits : 0
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0
UFM blocks : 0
ADC blocks : 0
