
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.0
// timestamp : Tue Jul 23 02:30:04 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/pager/Desktop/work/Zfh/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/pager/Desktop/work/Zfh/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fcvt.s.h.cgf \
 \
//                  -- xlen 32  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fcvt.s.h instruction of the RISC-V RV32F_Zicsr_Zfh,RV64F_Zicsr_Zfh extension for the fcvt.s.h_b24 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr_Zfh,RV64IF_Zicsr_Zfh")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*Zfh.*);def TEST_CASE_1=True;",fcvt.s.h_b24)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_0:
// rs1 != rd, rs1==f30, rd==f31,fs1 == 0 and fe1 == 0x6 and fm1 == 0x1e and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x181e; valaddr_reg:x3;
val_offset:0*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 0, 0, x3, 0*FLEN/8, x4, x1, x2)

inst_1:
// rs1 == rd, rs1==f29, rd==f29,fs1 == 0 and fe1 == 0x6 and fm1 == 0x1e and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f29; dest:f29; op1val:0x181e; valaddr_reg:x3;
val_offset:1*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f29, f29, 32, 0, x3, 1*FLEN/8, x4, x1, x2)

inst_2:
// rs1==f31, rd==f30,fs1 == 0 and fe1 == 0x6 and fm1 == 0x1e and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f31; dest:f30; op1val:0x181e; valaddr_reg:x3;
val_offset:2*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f30, f31, 64, 0, x3, 2*FLEN/8, x4, x1, x2)

inst_3:
// rs1==f27, rd==f28,fs1 == 0 and fe1 == 0x6 and fm1 == 0x1e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f27; dest:f28; op1val:0x181e; valaddr_reg:x3;
val_offset:3*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f28, f27, 96, 0, x3, 3*FLEN/8, x4, x1, x2)

inst_4:
// rs1==f28, rd==f27,fs1 == 0 and fe1 == 0x6 and fm1 == 0x1e and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f28; dest:f27; op1val:0x181e; valaddr_reg:x3;
val_offset:4*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f27, f28, 128, 0, x3, 4*FLEN/8, x4, x1, x2)

inst_5:
// rs1==f25, rd==f26,fs1 == 1 and fe1 == 0x6 and fm1 == 0xeb and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f25; dest:f26; op1val:0x98eb; valaddr_reg:x3;
val_offset:5*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f26, f25, 0, 0, x3, 5*FLEN/8, x4, x1, x2)

inst_6:
// rs1==f26, rd==f25,fs1 == 1 and fe1 == 0x6 and fm1 == 0xeb and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f26; dest:f25; op1val:0x98eb; valaddr_reg:x3;
val_offset:6*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f25, f26, 32, 0, x3, 6*FLEN/8, x4, x1, x2)

inst_7:
// rs1==f23, rd==f24,fs1 == 1 and fe1 == 0x6 and fm1 == 0xeb and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f23; dest:f24; op1val:0x98eb; valaddr_reg:x3;
val_offset:7*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f24, f23, 64, 0, x3, 7*FLEN/8, x4, x1, x2)

inst_8:
// rs1==f24, rd==f23,fs1 == 1 and fe1 == 0x6 and fm1 == 0xeb and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f24; dest:f23; op1val:0x98eb; valaddr_reg:x3;
val_offset:8*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f23, f24, 96, 0, x3, 8*FLEN/8, x4, x1, x2)

inst_9:
// rs1==f21, rd==f22,fs1 == 1 and fe1 == 0x6 and fm1 == 0xeb and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f21; dest:f22; op1val:0x98eb; valaddr_reg:x3;
val_offset:9*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f22, f21, 128, 0, x3, 9*FLEN/8, x4, x1, x2)

inst_10:
// rs1==f22, rd==f21,fs1 == 0 and fe1 == 0x6 and fm1 == 0xeb and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f22; dest:f21; op1val:0x18eb; valaddr_reg:x3;
val_offset:10*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f21, f22, 0, 0, x3, 10*FLEN/8, x4, x1, x2)

inst_11:
// rs1==f19, rd==f20,fs1 == 0 and fe1 == 0x6 and fm1 == 0xeb and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f19; dest:f20; op1val:0x18eb; valaddr_reg:x3;
val_offset:11*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f20, f19, 32, 0, x3, 11*FLEN/8, x4, x1, x2)

inst_12:
// rs1==f20, rd==f19,fs1 == 0 and fe1 == 0x6 and fm1 == 0xeb and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f20; dest:f19; op1val:0x18eb; valaddr_reg:x3;
val_offset:12*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f19, f20, 64, 0, x3, 12*FLEN/8, x4, x1, x2)

inst_13:
// rs1==f17, rd==f18,fs1 == 0 and fe1 == 0x6 and fm1 == 0xeb and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f17; dest:f18; op1val:0x18eb; valaddr_reg:x3;
val_offset:13*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f18, f17, 96, 0, x3, 13*FLEN/8, x4, x1, x2)

inst_14:
// rs1==f18, rd==f17,fs1 == 0 and fe1 == 0x6 and fm1 == 0xeb and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f18; dest:f17; op1val:0x18eb; valaddr_reg:x3;
val_offset:14*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f17, f18, 128, 0, x3, 14*FLEN/8, x4, x1, x2)

inst_15:
// rs1==f15, rd==f16,fs1 == 1 and fe1 == 0x3 and fm1 == 0x0a and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f15; dest:f16; op1val:0x8c0a; valaddr_reg:x3;
val_offset:15*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f16, f15, 0, 0, x3, 15*FLEN/8, x4, x1, x2)

inst_16:
// rs1==f16, rd==f15,fs1 == 1 and fe1 == 0x3 and fm1 == 0x0a and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f16; dest:f15; op1val:0x8c0a; valaddr_reg:x3;
val_offset:16*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f15, f16, 32, 0, x3, 16*FLEN/8, x4, x1, x2)

inst_17:
// rs1==f13, rd==f14,fs1 == 1 and fe1 == 0x3 and fm1 == 0x0a and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f13; dest:f14; op1val:0x8c0a; valaddr_reg:x3;
val_offset:17*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f14, f13, 64, 0, x3, 17*FLEN/8, x4, x1, x2)

inst_18:
// rs1==f14, rd==f13,fs1 == 1 and fe1 == 0x3 and fm1 == 0x0a and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f14; dest:f13; op1val:0x8c0a; valaddr_reg:x3;
val_offset:18*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f13, f14, 96, 0, x3, 18*FLEN/8, x4, x1, x2)

inst_19:
// rs1==f11, rd==f12,fs1 == 1 and fe1 == 0x3 and fm1 == 0x0a and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f11; dest:f12; op1val:0x8c0a; valaddr_reg:x3;
val_offset:19*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f12, f11, 128, 0, x3, 19*FLEN/8, x4, x1, x2)

inst_20:
// rs1==f12, rd==f11,fs1 == 1 and fe1 == 0x3 and fm1 == 0x66 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f12; dest:f11; op1val:0x8c66; valaddr_reg:x3;
val_offset:20*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f11, f12, 0, 0, x3, 20*FLEN/8, x4, x1, x2)

inst_21:
// rs1==f9, rd==f10,fs1 == 1 and fe1 == 0x3 and fm1 == 0x66 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f9; dest:f10; op1val:0x8c66; valaddr_reg:x3;
val_offset:21*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f10, f9, 32, 0, x3, 21*FLEN/8, x4, x1, x2)

inst_22:
// rs1==f10, rd==f9,fs1 == 1 and fe1 == 0x3 and fm1 == 0x66 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f10; dest:f9; op1val:0x8c66; valaddr_reg:x3;
val_offset:22*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f9, f10, 64, 0, x3, 22*FLEN/8, x4, x1, x2)

inst_23:
// rs1==f7, rd==f8,fs1 == 1 and fe1 == 0x3 and fm1 == 0x66 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f7; dest:f8; op1val:0x8c66; valaddr_reg:x3;
val_offset:23*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f8, f7, 96, 0, x3, 23*FLEN/8, x4, x1, x2)

inst_24:
// rs1==f8, rd==f7,fs1 == 1 and fe1 == 0x3 and fm1 == 0x66 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f8; dest:f7; op1val:0x8c66; valaddr_reg:x3;
val_offset:24*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f7, f8, 128, 0, x3, 24*FLEN/8, x4, x1, x2)

inst_25:
// rs1==f5, rd==f6,fs1 == 0 and fe1 == 0x3 and fm1 == 0x0a and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f5; dest:f6; op1val:0xc0a; valaddr_reg:x3;
val_offset:25*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f6, f5, 0, 0, x3, 25*FLEN/8, x4, x1, x2)

inst_26:
// rs1==f6, rd==f5,fs1 == 0 and fe1 == 0x3 and fm1 == 0x0a and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f6; dest:f5; op1val:0xc0a; valaddr_reg:x3;
val_offset:26*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f5, f6, 32, 0, x3, 26*FLEN/8, x4, x1, x2)

inst_27:
// rs1==f3, rd==f4,fs1 == 0 and fe1 == 0x3 and fm1 == 0x0a and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f3; dest:f4; op1val:0xc0a; valaddr_reg:x3;
val_offset:27*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f4, f3, 64, 0, x3, 27*FLEN/8, x4, x1, x2)

inst_28:
// rs1==f4, rd==f3,fs1 == 0 and fe1 == 0x3 and fm1 == 0x0a and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f4; dest:f3; op1val:0xc0a; valaddr_reg:x3;
val_offset:28*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f3, f4, 96, 0, x3, 28*FLEN/8, x4, x1, x2)

inst_29:
// rs1==f1, rd==f2,fs1 == 0 and fe1 == 0x3 and fm1 == 0x0a and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f1; dest:f2; op1val:0xc0a; valaddr_reg:x3;
val_offset:29*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f2, f1, 128, 0, x3, 29*FLEN/8, x4, x1, x2)

inst_30:
// rs1==f2, rd==f1,fs1 == 1 and fe1 == 0x7 and fm1 == 0x70 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f2; dest:f1; op1val:0x9c70; valaddr_reg:x3;
val_offset:30*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f1, f2, 0, 0, x3, 30*FLEN/8, x4, x1, x2)

inst_31:
// rs1==f0,fs1 == 1 and fe1 == 0x7 and fm1 == 0x70 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f0; dest:f31; op1val:0x9c70; valaddr_reg:x3;
val_offset:31*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f31, f0, 32, 0, x3, 31*FLEN/8, x4, x1, x2)

inst_32:
// rd==f0,fs1 == 1 and fe1 == 0x7 and fm1 == 0x70 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f31; dest:f0; op1val:0x9c70; valaddr_reg:x3;
val_offset:32*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f0, f31, 64, 0, x3, 32*FLEN/8, x4, x1, x2)

inst_33:
// fs1 == 1 and fe1 == 0x7 and fm1 == 0x70 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9c70; valaddr_reg:x3;
val_offset:33*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 96, 0, x3, 33*FLEN/8, x4, x1, x2)

inst_34:
// fs1 == 1 and fe1 == 0x7 and fm1 == 0x70 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9c70; valaddr_reg:x3;
val_offset:34*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 128, 0, x3, 34*FLEN/8, x4, x1, x2)

inst_35:
// fs1 == 0 and fe1 == 0x0 and fm1 == 0x70 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x70; valaddr_reg:x3;
val_offset:35*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 0, 0, x3, 35*FLEN/8, x4, x1, x2)

inst_36:
// fs1 == 0 and fe1 == 0x0 and fm1 == 0x70 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x70; valaddr_reg:x3;
val_offset:36*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 32, 0, x3, 36*FLEN/8, x4, x1, x2)

inst_37:
// fs1 == 0 and fe1 == 0x0 and fm1 == 0x70 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x70; valaddr_reg:x3;
val_offset:37*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 64, 0, x3, 37*FLEN/8, x4, x1, x2)

inst_38:
// fs1 == 0 and fe1 == 0x0 and fm1 == 0x70 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x70; valaddr_reg:x3;
val_offset:38*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 96, 0, x3, 38*FLEN/8, x4, x1, x2)

inst_39:
// fs1 == 0 and fe1 == 0x0 and fm1 == 0x70 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x70; valaddr_reg:x3;
val_offset:39*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 128, 0, x3, 39*FLEN/8, x4, x1, x2)

inst_40:
// fs1 == 1 and fe1 == 0x0 and fm1 == 0x1e and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x801e; valaddr_reg:x3;
val_offset:40*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 0, 0, x3, 40*FLEN/8, x4, x1, x2)

inst_41:
// fs1 == 1 and fe1 == 0x0 and fm1 == 0x1e and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x801e; valaddr_reg:x3;
val_offset:41*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 32, 0, x3, 41*FLEN/8, x4, x1, x2)

inst_42:
// fs1 == 1 and fe1 == 0x0 and fm1 == 0x1e and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x801e; valaddr_reg:x3;
val_offset:42*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 64, 0, x3, 42*FLEN/8, x4, x1, x2)

inst_43:
// fs1 == 1 and fe1 == 0x0 and fm1 == 0x1e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x801e; valaddr_reg:x3;
val_offset:43*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 96, 0, x3, 43*FLEN/8, x4, x1, x2)

inst_44:
// fs1 == 1 and fe1 == 0x0 and fm1 == 0x1e and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x801e; valaddr_reg:x3;
val_offset:44*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 128, 0, x3, 44*FLEN/8, x4, x1, x2)

inst_45:
// fs1 == 1 and fe1 == 0x7 and fm1 == 0x00 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9c00; valaddr_reg:x3;
val_offset:45*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 0, 0, x3, 45*FLEN/8, x4, x1, x2)

inst_46:
// fs1 == 1 and fe1 == 0x7 and fm1 == 0x00 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9c00; valaddr_reg:x3;
val_offset:46*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 32, 0, x3, 46*FLEN/8, x4, x1, x2)

inst_47:
// fs1 == 1 and fe1 == 0x7 and fm1 == 0x00 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9c00; valaddr_reg:x3;
val_offset:47*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 64, 0, x3, 47*FLEN/8, x4, x1, x2)

inst_48:
// fs1 == 1 and fe1 == 0x7 and fm1 == 0x00 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9c00; valaddr_reg:x3;
val_offset:48*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 96, 0, x3, 48*FLEN/8, x4, x1, x2)

inst_49:
// fs1 == 1 and fe1 == 0x7 and fm1 == 0x00 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9c00; valaddr_reg:x3;
val_offset:49*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 128, 0, x3, 49*FLEN/8, x4, x1, x2)

inst_50:
// fs1 == 0 and fe1 == 0x3 and fm1 == 0x66 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0xc66; valaddr_reg:x3;
val_offset:50*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 0, 0, x3, 50*FLEN/8, x4, x1, x2)

inst_51:
// fs1 == 0 and fe1 == 0x3 and fm1 == 0x66 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0xc66; valaddr_reg:x3;
val_offset:51*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 32, 0, x3, 51*FLEN/8, x4, x1, x2)

inst_52:
// fs1 == 0 and fe1 == 0x3 and fm1 == 0x66 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0xc66; valaddr_reg:x3;
val_offset:52*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 64, 0, x3, 52*FLEN/8, x4, x1, x2)

inst_53:
// fs1 == 0 and fe1 == 0x3 and fm1 == 0x66 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0xc66; valaddr_reg:x3;
val_offset:53*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 96, 0, x3, 53*FLEN/8, x4, x1, x2)

inst_54:
// fs1 == 0 and fe1 == 0x3 and fm1 == 0x66 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0xc66; valaddr_reg:x3;
val_offset:54*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 128, 0, x3, 54*FLEN/8, x4, x1, x2)

inst_55:
// fs1 == 0 and fe1 == 0x7 and fm1 == 0x70 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1c70; valaddr_reg:x3;
val_offset:55*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 0, 0, x3, 55*FLEN/8, x4, x1, x2)

inst_56:
// fs1 == 0 and fe1 == 0x7 and fm1 == 0x70 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1c70; valaddr_reg:x3;
val_offset:56*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 32, 0, x3, 56*FLEN/8, x4, x1, x2)

inst_57:
// fs1 == 0 and fe1 == 0x7 and fm1 == 0x70 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1c70; valaddr_reg:x3;
val_offset:57*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 64, 0, x3, 57*FLEN/8, x4, x1, x2)

inst_58:
// fs1 == 0 and fe1 == 0x7 and fm1 == 0x70 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1c70; valaddr_reg:x3;
val_offset:58*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 96, 0, x3, 58*FLEN/8, x4, x1, x2)

inst_59:
// fs1 == 0 and fe1 == 0x7 and fm1 == 0x70 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1c70; valaddr_reg:x3;
val_offset:59*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 128, 0, x3, 59*FLEN/8, x4, x1, x2)

inst_60:
// fs1 == 0 and fe1 == 0x7 and fm1 == 0x00 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1c00; valaddr_reg:x3;
val_offset:60*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 0, 0, x3, 60*FLEN/8, x4, x1, x2)

inst_61:
// fs1 == 0 and fe1 == 0x7 and fm1 == 0x00 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1c00; valaddr_reg:x3;
val_offset:61*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 32, 0, x3, 61*FLEN/8, x4, x1, x2)

inst_62:
// fs1 == 0 and fe1 == 0x7 and fm1 == 0x00 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1c00; valaddr_reg:x3;
val_offset:62*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 64, 0, x3, 62*FLEN/8, x4, x1, x2)

inst_63:
// fs1 == 0 and fe1 == 0x7 and fm1 == 0x00 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1c00; valaddr_reg:x3;
val_offset:63*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 96, 0, x3, 63*FLEN/8, x4, x1, x2)

inst_64:
// fs1 == 0 and fe1 == 0x7 and fm1 == 0x00 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1c00; valaddr_reg:x3;
val_offset:64*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 128, 0, x3, 64*FLEN/8, x4, x1, x2)

inst_65:
// fs1 == 1 and fe1 == 0x7 and fm1 == 0x66 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9c66; valaddr_reg:x3;
val_offset:65*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 0, 0, x3, 65*FLEN/8, x4, x1, x2)

inst_66:
// fs1 == 1 and fe1 == 0x7 and fm1 == 0x66 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9c66; valaddr_reg:x3;
val_offset:66*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 32, 0, x3, 66*FLEN/8, x4, x1, x2)

inst_67:
// fs1 == 1 and fe1 == 0x7 and fm1 == 0x66 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9c66; valaddr_reg:x3;
val_offset:67*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 64, 0, x3, 67*FLEN/8, x4, x1, x2)

inst_68:
// fs1 == 1 and fe1 == 0x7 and fm1 == 0x66 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9c66; valaddr_reg:x3;
val_offset:68*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 96, 0, x3, 68*FLEN/8, x4, x1, x2)

inst_69:
// fs1 == 1 and fe1 == 0x7 and fm1 == 0x66 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9c66; valaddr_reg:x3;
val_offset:69*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 128, 0, x3, 69*FLEN/8, x4, x1, x2)

inst_70:
// fs1 == 1 and fe1 == 0x6 and fm1 == 0x1e and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x981e; valaddr_reg:x3;
val_offset:70*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 0, 0, x3, 70*FLEN/8, x4, x1, x2)

inst_71:
// fs1 == 1 and fe1 == 0x6 and fm1 == 0x1e and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x981e; valaddr_reg:x3;
val_offset:71*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 32, 0, x3, 71*FLEN/8, x4, x1, x2)

inst_72:
// fs1 == 1 and fe1 == 0x6 and fm1 == 0x1e and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x981e; valaddr_reg:x3;
val_offset:72*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 64, 0, x3, 72*FLEN/8, x4, x1, x2)

inst_73:
// fs1 == 1 and fe1 == 0x6 and fm1 == 0x1e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x981e; valaddr_reg:x3;
val_offset:73*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 96, 0, x3, 73*FLEN/8, x4, x1, x2)

inst_74:
// fs1 == 1 and fe1 == 0x6 and fm1 == 0x1e and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x981e; valaddr_reg:x3;
val_offset:74*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 128, 0, x3, 74*FLEN/8, x4, x1, x2)

inst_75:
// fs1 == 0 and fe1 == 0x7 and fm1 == 0x66 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1c66; valaddr_reg:x3;
val_offset:75*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 0, 0, x3, 75*FLEN/8, x4, x1, x2)

inst_76:
// fs1 == 0 and fe1 == 0x7 and fm1 == 0x66 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1c66; valaddr_reg:x3;
val_offset:76*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 32, 0, x3, 76*FLEN/8, x4, x1, x2)

inst_77:
// fs1 == 0 and fe1 == 0x7 and fm1 == 0x66 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1c66; valaddr_reg:x3;
val_offset:77*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 64, 0, x3, 77*FLEN/8, x4, x1, x2)

inst_78:
// fs1 == 0 and fe1 == 0x7 and fm1 == 0x66 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1c66; valaddr_reg:x3;
val_offset:78*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 96, 0, x3, 78*FLEN/8, x4, x1, x2)

inst_79:
// fs1 == 0 and fe1 == 0x7 and fm1 == 0x66 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1c66; valaddr_reg:x3;
val_offset:79*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 128, 0, x3, 79*FLEN/8, x4, x1, x2)

inst_80:
// fs1 == 0 and fe1 == 0x0 and fm1 == 0x1e and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1e; valaddr_reg:x3;
val_offset:80*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 0, 0, x3, 80*FLEN/8, x4, x1, x2)

inst_81:
// fs1 == 0 and fe1 == 0x0 and fm1 == 0x1e and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1e; valaddr_reg:x3;
val_offset:81*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 32, 0, x3, 81*FLEN/8, x4, x1, x2)

inst_82:
// fs1 == 0 and fe1 == 0x0 and fm1 == 0x1e and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1e; valaddr_reg:x3;
val_offset:82*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 64, 0, x3, 82*FLEN/8, x4, x1, x2)

inst_83:
// fs1 == 0 and fe1 == 0x0 and fm1 == 0x1e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1e; valaddr_reg:x3;
val_offset:83*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 96, 0, x3, 83*FLEN/8, x4, x1, x2)

inst_84:
// fs1 == 0 and fe1 == 0x0 and fm1 == 0x1e and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1e; valaddr_reg:x3;
val_offset:84*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 128, 0, x3, 84*FLEN/8, x4, x1, x2)

inst_85:
// fs1 == 1 and fe1 == 0x7 and fm1 == 0x0a and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9c0a; valaddr_reg:x3;
val_offset:85*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 0, 0, x3, 85*FLEN/8, x4, x1, x2)

inst_86:
// fs1 == 1 and fe1 == 0x7 and fm1 == 0x0a and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9c0a; valaddr_reg:x3;
val_offset:86*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 32, 0, x3, 86*FLEN/8, x4, x1, x2)

inst_87:
// fs1 == 1 and fe1 == 0x7 and fm1 == 0x0a and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9c0a; valaddr_reg:x3;
val_offset:87*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 64, 0, x3, 87*FLEN/8, x4, x1, x2)

inst_88:
// fs1 == 1 and fe1 == 0x7 and fm1 == 0x0a and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9c0a; valaddr_reg:x3;
val_offset:88*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 96, 0, x3, 88*FLEN/8, x4, x1, x2)

inst_89:
// fs1 == 1 and fe1 == 0x7 and fm1 == 0x0a and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9c0a; valaddr_reg:x3;
val_offset:89*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 128, 0, x3, 89*FLEN/8, x4, x1, x2)

inst_90:
// fs1 == 1 and fe1 == 0x6 and fm1 == 0x33 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9833; valaddr_reg:x3;
val_offset:90*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 0, 0, x3, 90*FLEN/8, x4, x1, x2)

inst_91:
// fs1 == 1 and fe1 == 0x6 and fm1 == 0x33 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9833; valaddr_reg:x3;
val_offset:91*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 32, 0, x3, 91*FLEN/8, x4, x1, x2)

inst_92:
// fs1 == 1 and fe1 == 0x6 and fm1 == 0x33 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9833; valaddr_reg:x3;
val_offset:92*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 64, 0, x3, 92*FLEN/8, x4, x1, x2)

inst_93:
// fs1 == 1 and fe1 == 0x6 and fm1 == 0x33 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9833; valaddr_reg:x3;
val_offset:93*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 96, 0, x3, 93*FLEN/8, x4, x1, x2)

inst_94:
// fs1 == 1 and fe1 == 0x6 and fm1 == 0x33 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x9833; valaddr_reg:x3;
val_offset:94*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 128, 0, x3, 94*FLEN/8, x4, x1, x2)

inst_95:
// fs1 == 0 and fe1 == 0x6 and fm1 == 0x33 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1833; valaddr_reg:x3;
val_offset:95*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 0, 0, x3, 95*FLEN/8, x4, x1, x2)

inst_96:
// fs1 == 0 and fe1 == 0x6 and fm1 == 0x33 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1833; valaddr_reg:x3;
val_offset:96*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 32, 0, x3, 96*FLEN/8, x4, x1, x2)

inst_97:
// fs1 == 0 and fe1 == 0x6 and fm1 == 0x33 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1833; valaddr_reg:x3;
val_offset:97*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 64, 0, x3, 97*FLEN/8, x4, x1, x2)

inst_98:
// fs1 == 0 and fe1 == 0x6 and fm1 == 0x33 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1833; valaddr_reg:x3;
val_offset:98*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 96, 0, x3, 98*FLEN/8, x4, x1, x2)

inst_99:
// fs1 == 0 and fe1 == 0x6 and fm1 == 0x33 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1833; valaddr_reg:x3;
val_offset:99*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 128, 0, x3, 99*FLEN/8, x4, x1, x2)

inst_100:
// fs1 == 0 and fe1 == 0x7 and fm1 == 0x0a and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1c0a; valaddr_reg:x3;
val_offset:100*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 0 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 0, 0, x3, 100*FLEN/8, x4, x1, x2)

inst_101:
// fs1 == 0 and fe1 == 0x7 and fm1 == 0x0a and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1c0a; valaddr_reg:x3;
val_offset:101*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 32 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 32, 0, x3, 101*FLEN/8, x4, x1, x2)

inst_102:
// fs1 == 0 and fe1 == 0x7 and fm1 == 0x0a and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1c0a; valaddr_reg:x3;
val_offset:102*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 64 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 64, 0, x3, 102*FLEN/8, x4, x1, x2)

inst_103:
// fs1 == 0 and fe1 == 0x7 and fm1 == 0x0a and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1c0a; valaddr_reg:x3;
val_offset:103*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 96 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 96, 0, x3, 103*FLEN/8, x4, x1, x2)

inst_104:
// fs1 == 0 and fe1 == 0x7 and fm1 == 0x0a and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff  
/* opcode: fcvt.s.h ; op1:f30; dest:f31; op1val:0x1c0a; valaddr_reg:x3;
val_offset:104*FLEN/8; rmval:dyn; correctval:??; testreg:x2;
fcsr_val: 128 */
TEST_FPSR_OP(fcvt.s.h, f31, f30, 128, 0, x3, 104*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(6174,16,FLEN)
NAN_BOXED(6174,16,FLEN)
NAN_BOXED(6174,16,FLEN)
NAN_BOXED(6174,16,FLEN)
NAN_BOXED(6174,16,FLEN)
NAN_BOXED(39147,16,FLEN)
NAN_BOXED(39147,16,FLEN)
NAN_BOXED(39147,16,FLEN)
NAN_BOXED(39147,16,FLEN)
NAN_BOXED(39147,16,FLEN)
NAN_BOXED(6379,16,FLEN)
NAN_BOXED(6379,16,FLEN)
NAN_BOXED(6379,16,FLEN)
NAN_BOXED(6379,16,FLEN)
NAN_BOXED(6379,16,FLEN)
NAN_BOXED(35850,16,FLEN)
NAN_BOXED(35850,16,FLEN)
NAN_BOXED(35850,16,FLEN)
NAN_BOXED(35850,16,FLEN)
NAN_BOXED(35850,16,FLEN)
NAN_BOXED(35942,16,FLEN)
NAN_BOXED(35942,16,FLEN)
NAN_BOXED(35942,16,FLEN)
NAN_BOXED(35942,16,FLEN)
NAN_BOXED(35942,16,FLEN)
NAN_BOXED(3082,16,FLEN)
NAN_BOXED(3082,16,FLEN)
NAN_BOXED(3082,16,FLEN)
NAN_BOXED(3082,16,FLEN)
NAN_BOXED(3082,16,FLEN)
NAN_BOXED(40048,16,FLEN)
NAN_BOXED(40048,16,FLEN)
NAN_BOXED(40048,16,FLEN)
NAN_BOXED(40048,16,FLEN)
NAN_BOXED(40048,16,FLEN)
NAN_BOXED(112,16,FLEN)
NAN_BOXED(112,16,FLEN)
NAN_BOXED(112,16,FLEN)
NAN_BOXED(112,16,FLEN)
NAN_BOXED(112,16,FLEN)
NAN_BOXED(32798,16,FLEN)
NAN_BOXED(32798,16,FLEN)
NAN_BOXED(32798,16,FLEN)
NAN_BOXED(32798,16,FLEN)
NAN_BOXED(32798,16,FLEN)
NAN_BOXED(39936,16,FLEN)
NAN_BOXED(39936,16,FLEN)
NAN_BOXED(39936,16,FLEN)
NAN_BOXED(39936,16,FLEN)
NAN_BOXED(39936,16,FLEN)
NAN_BOXED(3174,16,FLEN)
NAN_BOXED(3174,16,FLEN)
NAN_BOXED(3174,16,FLEN)
NAN_BOXED(3174,16,FLEN)
NAN_BOXED(3174,16,FLEN)
NAN_BOXED(7280,16,FLEN)
NAN_BOXED(7280,16,FLEN)
NAN_BOXED(7280,16,FLEN)
NAN_BOXED(7280,16,FLEN)
NAN_BOXED(7280,16,FLEN)
NAN_BOXED(7168,16,FLEN)
NAN_BOXED(7168,16,FLEN)
NAN_BOXED(7168,16,FLEN)
NAN_BOXED(7168,16,FLEN)
NAN_BOXED(7168,16,FLEN)
NAN_BOXED(40038,16,FLEN)
NAN_BOXED(40038,16,FLEN)
NAN_BOXED(40038,16,FLEN)
NAN_BOXED(40038,16,FLEN)
NAN_BOXED(40038,16,FLEN)
NAN_BOXED(38942,16,FLEN)
NAN_BOXED(38942,16,FLEN)
NAN_BOXED(38942,16,FLEN)
NAN_BOXED(38942,16,FLEN)
NAN_BOXED(38942,16,FLEN)
NAN_BOXED(7270,16,FLEN)
NAN_BOXED(7270,16,FLEN)
NAN_BOXED(7270,16,FLEN)
NAN_BOXED(7270,16,FLEN)
NAN_BOXED(7270,16,FLEN)
NAN_BOXED(30,16,FLEN)
NAN_BOXED(30,16,FLEN)
NAN_BOXED(30,16,FLEN)
NAN_BOXED(30,16,FLEN)
NAN_BOXED(30,16,FLEN)
NAN_BOXED(39946,16,FLEN)
NAN_BOXED(39946,16,FLEN)
NAN_BOXED(39946,16,FLEN)
NAN_BOXED(39946,16,FLEN)
NAN_BOXED(39946,16,FLEN)
NAN_BOXED(38963,16,FLEN)
NAN_BOXED(38963,16,FLEN)
NAN_BOXED(38963,16,FLEN)
NAN_BOXED(38963,16,FLEN)
NAN_BOXED(38963,16,FLEN)
NAN_BOXED(6195,16,FLEN)
NAN_BOXED(6195,16,FLEN)
NAN_BOXED(6195,16,FLEN)
NAN_BOXED(6195,16,FLEN)
NAN_BOXED(6195,16,FLEN)
NAN_BOXED(7178,16,FLEN)
NAN_BOXED(7178,16,FLEN)
NAN_BOXED(7178,16,FLEN)
NAN_BOXED(7178,16,FLEN)
NAN_BOXED(7178,16,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 210*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
