<stg><name>Self_attention_Pipeline_l_norm_i2_l_j1</name>


<trans_list>

<trans id="93" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten19"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %i2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %j1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc27.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc27.i:0 %indvar_flatten19_load = load i8 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="indvar_flatten19_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc27.i:1 %icmp_ln46 = icmp_eq  i8 %indvar_flatten19_load, i8 144

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc27.i:2 %add_ln46_1 = add i8 %indvar_flatten19_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc27.i:3 %br_ln46 = br i1 %icmp_ln46, void %for.inc30.i, void %for.inc.i17.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc30.i:0 %j1_load = load i4 %j1

]]></Node>
<StgValue><ssdm name="j1_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc30.i:1 %i2_load = load i4 %i2

]]></Node>
<StgValue><ssdm name="i2_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc30.i:2 %add_ln46 = add i4 %i2_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc30.i:5 %icmp_ln47 = icmp_eq  i4 %j1_load, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc30.i:6 %select_ln46 = select i1 %icmp_ln47, i4 0, i4 %j1_load

]]></Node>
<StgValue><ssdm name="select_ln46"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc30.i:7 %select_ln46_1 = select i1 %icmp_ln47, i4 %add_ln46, i4 %i2_load

]]></Node>
<StgValue><ssdm name="select_ln46_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="4">
<![CDATA[
for.inc30.i:8 %trunc_ln46 = trunc i4 %select_ln46_1

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc30.i:9 %p_cast9_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln46_1, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="p_cast9_mid2_v"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc30.i:29 %switch_ln51 = switch i2 %trunc_ln46, void %arrayidx211.i30.case.3, i2 0, void %arrayidx211.i30.case.0, i2 1, void %arrayidx211.i30.case.1, i2 2, void %arrayidx211.i30.case.2

]]></Node>
<StgValue><ssdm name="switch_ln51"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx211.i30.exit:0 %add_ln47 = add i4 %select_ln46, i4 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx211.i30.exit:1 %store_ln47 = store i8 %add_ln46_1, i8 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx211.i30.exit:2 %store_ln47 = store i4 %select_ln46_1, i4 %i2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx211.i30.exit:3 %store_ln47 = store i4 %add_ln47, i4 %j1

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.exit:4 %br_ln47 = br void %for.inc27.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
for.inc30.i:10 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_cast9_mid2_v, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc30.i:11 %tmp_28 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast9_mid2_v, i2 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="4">
<![CDATA[
for.inc30.i:12 %zext_ln49 = zext i4 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc30.i:13 %sub_ln49 = sub i6 %tmp_s, i6 %zext_ln49

]]></Node>
<StgValue><ssdm name="sub_ln49"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="4">
<![CDATA[
for.inc30.i:14 %zext_ln49_1 = zext i4 %select_ln46

]]></Node>
<StgValue><ssdm name="zext_ln49_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc30.i:15 %add_ln49 = add i6 %sub_ln49, i6 %zext_ln49_1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="6">
<![CDATA[
for.inc30.i:16 %zext_ln49_2 = zext i6 %add_ln49

]]></Node>
<StgValue><ssdm name="zext_ln49_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i:17 %v84_addr = getelementptr i32 %v84, i64 0, i64 %zext_ln49_2

]]></Node>
<StgValue><ssdm name="v84_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i:18 %v84_1_addr = getelementptr i32 %v84_1, i64 0, i64 %zext_ln49_2

]]></Node>
<StgValue><ssdm name="v84_1_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i:19 %v84_2_addr = getelementptr i32 %v84_2, i64 0, i64 %zext_ln49_2

]]></Node>
<StgValue><ssdm name="v84_2_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i:20 %v84_3_addr = getelementptr i32 %v84_3, i64 0, i64 %zext_ln49_2

]]></Node>
<StgValue><ssdm name="v84_3_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="6">
<![CDATA[
for.inc30.i:23 %v84_load = load i6 %v84_addr

]]></Node>
<StgValue><ssdm name="v84_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="6">
<![CDATA[
for.inc30.i:24 %v84_1_load = load i6 %v84_1_addr

]]></Node>
<StgValue><ssdm name="v84_1_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="6">
<![CDATA[
for.inc30.i:25 %v84_2_load = load i6 %v84_2_addr

]]></Node>
<StgValue><ssdm name="v84_2_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="6">
<![CDATA[
for.inc30.i:26 %v84_3_load = load i6 %v84_3_addr

]]></Node>
<StgValue><ssdm name="v84_3_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="51" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="6">
<![CDATA[
for.inc30.i:23 %v84_load = load i6 %v84_addr

]]></Node>
<StgValue><ssdm name="v84_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="6">
<![CDATA[
for.inc30.i:24 %v84_1_load = load i6 %v84_1_addr

]]></Node>
<StgValue><ssdm name="v84_1_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="6">
<![CDATA[
for.inc30.i:25 %v84_2_load = load i6 %v84_2_addr

]]></Node>
<StgValue><ssdm name="v84_2_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="6">
<![CDATA[
for.inc30.i:26 %v84_3_load = load i6 %v84_3_addr

]]></Node>
<StgValue><ssdm name="v84_3_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc30.i:27 %v36 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v84_load, i32 %v84_1_load, i32 %v84_2_load, i32 %v84_3_load, i2 %trunc_ln46

]]></Node>
<StgValue><ssdm name="v36"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="56" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30.i:28 %v37 = fmul i32 %v36, i32 0.125

]]></Node>
<StgValue><ssdm name="v37"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="57" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30.i:28 %v37 = fmul i32 %v36, i32 0.125

]]></Node>
<StgValue><ssdm name="v37"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="58" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30.i:28 %v37 = fmul i32 %v36, i32 0.125

]]></Node>
<StgValue><ssdm name="v37"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc30.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_norm_i2_l_j1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc30.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc30.i:21 %specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31

]]></Node>
<StgValue><ssdm name="specpipeline_ln48"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc30.i:22 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30.i:28 %v37 = fmul i32 %v36, i32 0.125

]]></Node>
<StgValue><ssdm name="v37"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0">
<![CDATA[
for.inc.i17.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="64" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx211.i30.case.2:0 %store_ln51 = store i32 %v37, i6 %v84_2_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.case.2:1 %br_ln51 = br void %arrayidx211.i30.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx211.i30.case.1:0 %store_ln51 = store i32 %v37, i6 %v84_1_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.case.1:1 %br_ln51 = br void %arrayidx211.i30.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx211.i30.case.0:0 %store_ln51 = store i32 %v37, i6 %v84_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.case.0:1 %br_ln51 = br void %arrayidx211.i30.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx211.i30.case.3:0 %store_ln51 = store i32 %v37, i6 %v84_3_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.case.3:1 %br_ln51 = br void %arrayidx211.i30.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="94" name="v84" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v84"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="95" name="v84_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v84_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="v84_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v84_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="v84_3" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v84_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="99" from="StgValue_98" to="j1" fromId="98" toId="11">
</dataflow>
<dataflow id="100" from="StgValue_98" to="i2" fromId="98" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_98" to="indvar_flatten19" fromId="98" toId="13">
</dataflow>
<dataflow id="103" from="StgValue_102" to="store_ln0" fromId="102" toId="14">
</dataflow>
<dataflow id="104" from="indvar_flatten19" to="store_ln0" fromId="13" toId="14">
</dataflow>
<dataflow id="106" from="StgValue_105" to="store_ln0" fromId="105" toId="15">
</dataflow>
<dataflow id="107" from="i2" to="store_ln0" fromId="12" toId="15">
</dataflow>
<dataflow id="108" from="StgValue_105" to="store_ln0" fromId="105" toId="16">
</dataflow>
<dataflow id="109" from="j1" to="store_ln0" fromId="11" toId="16">
</dataflow>
<dataflow id="110" from="indvar_flatten19" to="indvar_flatten19_load" fromId="13" toId="18">
</dataflow>
<dataflow id="111" from="indvar_flatten19_load" to="icmp_ln46" fromId="18" toId="19">
</dataflow>
<dataflow id="113" from="StgValue_112" to="icmp_ln46" fromId="112" toId="19">
</dataflow>
<dataflow id="114" from="indvar_flatten19_load" to="add_ln46_1" fromId="18" toId="20">
</dataflow>
<dataflow id="116" from="StgValue_115" to="add_ln46_1" fromId="115" toId="20">
</dataflow>
<dataflow id="117" from="icmp_ln46" to="br_ln46" fromId="19" toId="21">
</dataflow>
<dataflow id="118" from="j1" to="j1_load" fromId="11" toId="22">
</dataflow>
<dataflow id="119" from="i2" to="i2_load" fromId="12" toId="23">
</dataflow>
<dataflow id="120" from="i2_load" to="add_ln46" fromId="23" toId="24">
</dataflow>
<dataflow id="122" from="StgValue_121" to="add_ln46" fromId="121" toId="24">
</dataflow>
<dataflow id="123" from="j1_load" to="icmp_ln47" fromId="22" toId="25">
</dataflow>
<dataflow id="125" from="StgValue_124" to="icmp_ln47" fromId="124" toId="25">
</dataflow>
<dataflow id="126" from="icmp_ln47" to="select_ln46" fromId="25" toId="26">
</dataflow>
<dataflow id="127" from="StgValue_105" to="select_ln46" fromId="105" toId="26">
</dataflow>
<dataflow id="128" from="j1_load" to="select_ln46" fromId="22" toId="26">
</dataflow>
<dataflow id="129" from="icmp_ln47" to="select_ln46_1" fromId="25" toId="27">
</dataflow>
<dataflow id="130" from="add_ln46" to="select_ln46_1" fromId="24" toId="27">
</dataflow>
<dataflow id="131" from="i2_load" to="select_ln46_1" fromId="23" toId="27">
</dataflow>
<dataflow id="132" from="select_ln46_1" to="trunc_ln46" fromId="27" toId="28">
</dataflow>
<dataflow id="134" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="p_cast9_mid2_v" fromId="133" toId="29">
</dataflow>
<dataflow id="135" from="select_ln46_1" to="p_cast9_mid2_v" fromId="27" toId="29">
</dataflow>
<dataflow id="137" from="StgValue_136" to="p_cast9_mid2_v" fromId="136" toId="29">
</dataflow>
<dataflow id="139" from="StgValue_138" to="p_cast9_mid2_v" fromId="138" toId="29">
</dataflow>
<dataflow id="140" from="trunc_ln46" to="switch_ln51" fromId="28" toId="30">
</dataflow>
<dataflow id="142" from="StgValue_141" to="switch_ln51" fromId="141" toId="30">
</dataflow>
<dataflow id="144" from="StgValue_143" to="switch_ln51" fromId="143" toId="30">
</dataflow>
<dataflow id="146" from="StgValue_145" to="switch_ln51" fromId="145" toId="30">
</dataflow>
<dataflow id="147" from="select_ln46" to="add_ln47" fromId="26" toId="31">
</dataflow>
<dataflow id="148" from="StgValue_121" to="add_ln47" fromId="121" toId="31">
</dataflow>
<dataflow id="149" from="add_ln46_1" to="store_ln47" fromId="20" toId="32">
</dataflow>
<dataflow id="150" from="indvar_flatten19" to="store_ln47" fromId="13" toId="32">
</dataflow>
<dataflow id="151" from="select_ln46_1" to="store_ln47" fromId="27" toId="33">
</dataflow>
<dataflow id="152" from="i2" to="store_ln47" fromId="12" toId="33">
</dataflow>
<dataflow id="153" from="add_ln47" to="store_ln47" fromId="31" toId="34">
</dataflow>
<dataflow id="154" from="j1" to="store_ln47" fromId="11" toId="34">
</dataflow>
<dataflow id="156" from="_ssdm_op_BitConcatenate.i6.i2.i4" to="tmp_s" fromId="155" toId="36">
</dataflow>
<dataflow id="157" from="p_cast9_mid2_v" to="tmp_s" fromId="29" toId="36">
</dataflow>
<dataflow id="158" from="StgValue_105" to="tmp_s" fromId="105" toId="36">
</dataflow>
<dataflow id="160" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_28" fromId="159" toId="37">
</dataflow>
<dataflow id="161" from="p_cast9_mid2_v" to="tmp_28" fromId="29" toId="37">
</dataflow>
<dataflow id="162" from="StgValue_141" to="tmp_28" fromId="141" toId="37">
</dataflow>
<dataflow id="163" from="tmp_28" to="zext_ln49" fromId="37" toId="38">
</dataflow>
<dataflow id="164" from="tmp_s" to="sub_ln49" fromId="36" toId="39">
</dataflow>
<dataflow id="165" from="zext_ln49" to="sub_ln49" fromId="38" toId="39">
</dataflow>
<dataflow id="166" from="select_ln46" to="zext_ln49_1" fromId="26" toId="40">
</dataflow>
<dataflow id="167" from="sub_ln49" to="add_ln49" fromId="39" toId="41">
</dataflow>
<dataflow id="168" from="zext_ln49_1" to="add_ln49" fromId="40" toId="41">
</dataflow>
<dataflow id="169" from="add_ln49" to="zext_ln49_2" fromId="41" toId="42">
</dataflow>
<dataflow id="170" from="v84" to="v84_addr" fromId="94" toId="43">
</dataflow>
<dataflow id="172" from="StgValue_171" to="v84_addr" fromId="171" toId="43">
</dataflow>
<dataflow id="173" from="zext_ln49_2" to="v84_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="174" from="v84_1" to="v84_1_addr" fromId="95" toId="44">
</dataflow>
<dataflow id="175" from="StgValue_171" to="v84_1_addr" fromId="171" toId="44">
</dataflow>
<dataflow id="176" from="zext_ln49_2" to="v84_1_addr" fromId="42" toId="44">
</dataflow>
<dataflow id="177" from="v84_2" to="v84_2_addr" fromId="96" toId="45">
</dataflow>
<dataflow id="178" from="StgValue_171" to="v84_2_addr" fromId="171" toId="45">
</dataflow>
<dataflow id="179" from="zext_ln49_2" to="v84_2_addr" fromId="42" toId="45">
</dataflow>
<dataflow id="180" from="v84_3" to="v84_3_addr" fromId="97" toId="46">
</dataflow>
<dataflow id="181" from="StgValue_171" to="v84_3_addr" fromId="171" toId="46">
</dataflow>
<dataflow id="182" from="zext_ln49_2" to="v84_3_addr" fromId="42" toId="46">
</dataflow>
<dataflow id="183" from="v84_addr" to="v84_load" fromId="43" toId="47">
</dataflow>
<dataflow id="184" from="v84_1_addr" to="v84_1_load" fromId="44" toId="48">
</dataflow>
<dataflow id="185" from="v84_2_addr" to="v84_2_load" fromId="45" toId="49">
</dataflow>
<dataflow id="186" from="v84_3_addr" to="v84_3_load" fromId="46" toId="50">
</dataflow>
<dataflow id="187" from="v84_addr" to="v84_load" fromId="43" toId="51">
</dataflow>
<dataflow id="188" from="v84_1_addr" to="v84_1_load" fromId="44" toId="52">
</dataflow>
<dataflow id="189" from="v84_2_addr" to="v84_2_load" fromId="45" toId="53">
</dataflow>
<dataflow id="190" from="v84_3_addr" to="v84_3_load" fromId="46" toId="54">
</dataflow>
<dataflow id="192" from="_ssdm_op_Mux.ap_auto.4float.i2" to="v36" fromId="191" toId="55">
</dataflow>
<dataflow id="193" from="v84_load" to="v36" fromId="51" toId="55">
</dataflow>
<dataflow id="194" from="v84_1_load" to="v36" fromId="52" toId="55">
</dataflow>
<dataflow id="195" from="v84_2_load" to="v36" fromId="53" toId="55">
</dataflow>
<dataflow id="196" from="v84_3_load" to="v36" fromId="54" toId="55">
</dataflow>
<dataflow id="197" from="trunc_ln46" to="v36" fromId="28" toId="55">
</dataflow>
<dataflow id="198" from="v36" to="v37" fromId="55" toId="56">
</dataflow>
<dataflow id="200" from="StgValue_199" to="v37" fromId="199" toId="56">
</dataflow>
<dataflow id="201" from="v36" to="v37" fromId="55" toId="57">
</dataflow>
<dataflow id="202" from="StgValue_199" to="v37" fromId="199" toId="57">
</dataflow>
<dataflow id="203" from="v36" to="v37" fromId="55" toId="58">
</dataflow>
<dataflow id="204" from="StgValue_199" to="v37" fromId="199" toId="58">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="205" toId="59">
</dataflow>
<dataflow id="208" from="l_norm_i2_l_j1_str" to="specloopname_ln0" fromId="207" toId="59">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="209" toId="60">
</dataflow>
<dataflow id="212" from="StgValue_211" to="empty" fromId="211" toId="60">
</dataflow>
<dataflow id="213" from="StgValue_211" to="empty" fromId="211" toId="60">
</dataflow>
<dataflow id="214" from="StgValue_211" to="empty" fromId="211" toId="60">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecPipeline" to="specpipeline_ln48" fromId="215" toId="61">
</dataflow>
<dataflow id="217" from="StgValue_98" to="specpipeline_ln48" fromId="98" toId="61">
</dataflow>
<dataflow id="219" from="StgValue_218" to="specpipeline_ln48" fromId="218" toId="61">
</dataflow>
<dataflow id="220" from="StgValue_218" to="specpipeline_ln48" fromId="218" toId="61">
</dataflow>
<dataflow id="221" from="StgValue_218" to="specpipeline_ln48" fromId="218" toId="61">
</dataflow>
<dataflow id="223" from="empty_31" to="specpipeline_ln48" fromId="222" toId="61">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecLoopName" to="specloopname_ln47" fromId="205" toId="62">
</dataflow>
<dataflow id="226" from="empty_11" to="specloopname_ln47" fromId="225" toId="62">
</dataflow>
<dataflow id="227" from="v36" to="v37" fromId="55" toId="63">
</dataflow>
<dataflow id="228" from="StgValue_199" to="v37" fromId="199" toId="63">
</dataflow>
<dataflow id="229" from="v37" to="store_ln51" fromId="63" toId="64">
</dataflow>
<dataflow id="230" from="v84_2_addr" to="store_ln51" fromId="45" toId="64">
</dataflow>
<dataflow id="231" from="v37" to="store_ln51" fromId="63" toId="66">
</dataflow>
<dataflow id="232" from="v84_1_addr" to="store_ln51" fromId="44" toId="66">
</dataflow>
<dataflow id="233" from="v37" to="store_ln51" fromId="63" toId="68">
</dataflow>
<dataflow id="234" from="v84_addr" to="store_ln51" fromId="43" toId="68">
</dataflow>
<dataflow id="235" from="v37" to="store_ln51" fromId="63" toId="70">
</dataflow>
<dataflow id="236" from="v84_3_addr" to="store_ln51" fromId="46" toId="70">
</dataflow>
<dataflow id="237" from="icmp_ln46" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="238" from="trunc_ln46" to="StgValue_9" fromId="28" toId="9">
</dataflow>
<dataflow id="239" from="icmp_ln46" to="StgValue_8" fromId="19" toId="8">
</dataflow>
</dataflows>


</stg>
