/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [12:0] _01_;
  reg [2:0] _02_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [22:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [14:0] celloutsig_0_25z;
  wire [11:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [21:0] celloutsig_0_29z;
  wire celloutsig_0_38z;
  wire [18:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire [8:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire [19:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [12:0] celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = ~(celloutsig_0_18z & celloutsig_0_41z[3]);
  assign celloutsig_1_6z = ~(celloutsig_1_2z[1] & celloutsig_1_0z[1]);
  assign celloutsig_0_22z = !(celloutsig_0_6z ? celloutsig_0_4z[1] : celloutsig_0_3z[17]);
  assign celloutsig_0_6z = ~celloutsig_0_3z[9];
  assign celloutsig_1_8z = ~((celloutsig_1_2z[4] | celloutsig_1_3z) & (celloutsig_1_3z | celloutsig_1_6z));
  assign celloutsig_0_27z = celloutsig_0_1z[1] ^ celloutsig_0_20z[9];
  assign celloutsig_0_0z = ~(in_data[55] ^ in_data[28]);
  assign celloutsig_0_38z = ~(celloutsig_0_4z[3] ^ celloutsig_0_29z[6]);
  assign celloutsig_0_16z = ~(celloutsig_0_4z[0] ^ in_data[66]);
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 3'h0;
    else _02_ <= { _01_[7:6], celloutsig_0_7z };
  reg [12:0] _13_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 13'h0000;
    else _13_ <= { celloutsig_0_1z[1:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _01_[12], _00_, _01_[10:0] } = _13_;
  assign celloutsig_0_48z = celloutsig_0_11z[9:1] & celloutsig_0_23z[10:2];
  assign celloutsig_0_41z = celloutsig_0_3z[15:12] / { 1'h1, celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_1_17z = { celloutsig_1_5z[11], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_1z } / { 1'h1, celloutsig_1_12z, celloutsig_1_14z };
  assign celloutsig_0_19z = { in_data[82:76], celloutsig_0_0z } / { 1'h1, in_data[59:54], 1'h1 };
  assign celloutsig_0_23z = { celloutsig_0_3z[9:4], 1'h1, celloutsig_0_14z } / { 1'h1, celloutsig_0_20z[19:14], celloutsig_0_14z[3:1], in_data[0] };
  assign celloutsig_0_49z = { celloutsig_0_29z[15:13], celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_46z, celloutsig_0_46z, celloutsig_0_12z } === { celloutsig_0_3z[8], celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_38z };
  assign celloutsig_1_14z = { celloutsig_1_0z[4:2], celloutsig_1_3z } <= celloutsig_1_13z[14:11];
  assign celloutsig_0_7z = celloutsig_0_4z[4:1] <= celloutsig_0_3z[16:13];
  assign celloutsig_0_24z = { celloutsig_0_15z[7:5], celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_17z } && celloutsig_0_15z[7:1];
  assign celloutsig_1_1z = ! celloutsig_1_0z[5:1];
  assign celloutsig_0_12z = ! { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_17z = celloutsig_0_11z[10:0] || celloutsig_0_3z[11:1];
  assign celloutsig_0_18z = { celloutsig_0_15z[3:0], celloutsig_0_7z, celloutsig_0_12z } || celloutsig_0_3z[10:5];
  assign celloutsig_0_3z = { _01_[3:2], _01_[12], _00_, _01_[10:0], celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, _01_[12], _00_, _01_[10:0], celloutsig_0_1z, celloutsig_0_0z, in_data[0] };
  assign celloutsig_1_5z = in_data[158:145] % { 1'h1, in_data[183], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_9z = { in_data[137:124], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_3z } != { in_data[169:153], celloutsig_1_1z };
  assign celloutsig_0_1z = - in_data[68:66];
  assign celloutsig_0_14z = - { celloutsig_0_10z[2:1], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_4z = ~ celloutsig_0_3z[4:0];
  assign celloutsig_1_0z = ~ in_data[178:172];
  assign celloutsig_1_13z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_10z } >> { celloutsig_1_2z[8:1], celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_17z[1], celloutsig_1_7z } >> celloutsig_1_17z[3:0];
  assign celloutsig_0_10z = { celloutsig_0_4z[4:2], celloutsig_0_4z } >> { _00_, _01_[10:4] };
  assign celloutsig_0_25z = { celloutsig_0_3z[15:8], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z[8] } >> celloutsig_0_20z[16:2];
  assign celloutsig_1_7z = in_data[149:147] >> celloutsig_1_2z[6:4];
  assign celloutsig_0_11z = { celloutsig_0_10z[7:1], _02_, celloutsig_0_0z, celloutsig_0_5z } >> in_data[88:77];
  assign celloutsig_0_20z = { celloutsig_0_11z[9:5], celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_3z[8] } >> { _02_, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_29z = { celloutsig_0_20z[10:9], celloutsig_0_3z[8], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_27z } >> { celloutsig_0_10z[6], celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_16z, _02_ };
  assign celloutsig_1_11z = { celloutsig_1_0z[2:1], celloutsig_1_9z } >>> { celloutsig_1_7z[1:0], celloutsig_1_3z };
  assign celloutsig_1_12z = { in_data[151:149], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_11z } >>> celloutsig_1_5z[11:1];
  assign celloutsig_1_18z = { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_3z } >>> { celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_0_15z = celloutsig_0_11z[10:3] >>> celloutsig_0_11z[8:1];
  assign celloutsig_0_26z = { celloutsig_0_25z[13:4], celloutsig_0_24z, celloutsig_0_16z } >>> { celloutsig_0_23z[5:2], celloutsig_0_10z };
  assign celloutsig_1_2z = { in_data[164:157], celloutsig_1_1z } ^ { in_data[154:153], celloutsig_1_0z };
  assign celloutsig_1_3z = ~((celloutsig_1_0z[1] & in_data[162]) | (celloutsig_1_2z[4] & celloutsig_1_0z[2]));
  assign celloutsig_0_5z = ~((celloutsig_0_4z[0] & celloutsig_0_4z[3]) | (_01_[6] & celloutsig_0_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_2z[0] & in_data[176]) | (celloutsig_1_0z[5] & celloutsig_1_1z));
  assign celloutsig_1_10z = ~((celloutsig_1_9z & in_data[124]) | (celloutsig_1_8z & celloutsig_1_5z[4]));
  assign _01_[11] = _00_;
  assign { out_data[134:128], out_data[99:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
