Analysis & Synthesis report for float
Wed Mar 20 00:52:37 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub1
 12. Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub2
 13. Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub3
 14. Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub4
 15. Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub5
 16. Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub6
 17. Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower
 18. Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0
 19. Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1
 20. Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower
 21. Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0
 22. Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1
 23. Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_res_rounding_add_sub_lower
 24. Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
 25. Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_compare:trailing_zeros_limit_comparator
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 20 00:52:37 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; float                                       ;
; Top-level Entity Name              ; float                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 96                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; float              ; float              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+-----------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+-----------------------------------+------------------------------------------------------------------------------------------+---------+
; float.vhd                        ; yes             ; User VHDL File                    ; /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd                                       ;         ;
; f_p.vhd                          ; yes             ; Auto-Found Wizard-Generated File  ; /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd                                         ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                      ; /home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                      ; /home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                      ; /home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                      ; /home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                      ; /home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                      ; /home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                      ; /home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; db/add_sub_lqj.tdf               ; yes             ; Auto-Generated Megafunction       ; /home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_lqj.tdf                              ;         ;
; db/add_sub_icg.tdf               ; yes             ; Auto-Generated Megafunction       ; /home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_icg.tdf                              ;         ;
; db/add_sub_kbg.tdf               ; yes             ; Auto-Generated Megafunction       ; /home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_kbg.tdf                              ;         ;
; db/add_sub_kpj.tdf               ; yes             ; Auto-Generated Megafunction       ; /home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_kpj.tdf                              ;         ;
; db/add_sub_4ql.tdf               ; yes             ; Auto-Generated Megafunction       ; /home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_4ql.tdf                              ;         ;
; db/add_sub_9bl.tdf               ; yes             ; Auto-Generated Megafunction       ; /home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_9bl.tdf                              ;         ;
; db/add_sub_qrg.tdf               ; yes             ; Auto-Generated Megafunction       ; /home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_qrg.tdf                              ;         ;
; db/add_sub_34h.tdf               ; yes             ; Auto-Generated Megafunction       ; /home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_34h.tdf                              ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                      ; /home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf         ;         ;
; comptree.inc                     ; yes             ; Megafunction                      ; /home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/comptree.inc            ;         ;
; db/cmpr_7rh.tdf                  ; yes             ; Auto-Generated Megafunction       ; /home/mehmet/FPGA_UYGULAMA/floatingpoint/db/cmpr_7rh.tdf                                 ;         ;
+----------------------------------+-----------------+-----------------------------------+------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 96    ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; a[0]  ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 96    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |float                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 96   ; 0            ; |float              ; float       ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                   ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[13]    ; Lost fanout                            ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[13]    ; Lost fanout                            ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|dir_pipe[0]                                   ; Stuck at VCC due to stuck port data_in ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|add_sub_dffe25                                                                      ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe12[0..7]                                                      ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe13[0..7]                                                      ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe14[0..7]                                                      ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[0..23]                                                     ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[0..23]                                                     ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[0..23]                                                     ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_sign_dffe12                                                           ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_sign_dffe13                                                           ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_sign_dffe14                                                           ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe12[0..7]                                                      ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe13[0..7]                                                      ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe14[0..7]                                                      ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[0..23]                                                     ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[0..23]                                                     ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[0..23]                                                     ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_sign_dffe12                                                           ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_sign_dffe13                                                           ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_sign_dffe14                                                           ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|both_inputs_are_infinite_dffe1                                                      ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|both_inputs_are_infinite_dffe25                                                     ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|data_exp_dffe1[0..7]                                                                ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[0..25]                                                              ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_sign_dffe1                                                                    ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_sign_dffe25                                                                   ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[0..25]                                                              ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_sign_dffe1                                                                    ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|denormal_res_dffe3                                                                  ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|denormal_res_dffe4                                                                  ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|denormal_res_dffe41                                                                 ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_adj_dffe21[0,1]                                                                 ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_adj_dffe23[0,1]                                                                 ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_amb_mux_dffe13                                                                  ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_amb_mux_dffe14                                                                  ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_intermediate_res_dffe41[0..7]                                                   ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_out_dffe5[0..7]                                                                 ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe2[0..7]                                                                 ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe21[0..7]                                                                ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe23[0..7]                                                                ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe25[0..7]                                                                ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe27[0..7]                                                                ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe3[0..7]                                                                 ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe4[0..7]                                                                 ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_output_sign_dffe1                                                          ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_output_sign_dffe2                                                          ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_output_sign_dffe21                                                         ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_output_sign_dffe23                                                         ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_output_sign_dffe25                                                         ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_output_sign_dffe27                                                         ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_output_sign_dffe3                                                          ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_output_sign_dffe31                                                         ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_output_sign_dffe4                                                          ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_output_sign_dffe41                                                         ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_res_dffe3                                                                  ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_res_dffe4                                                                  ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_res_dffe41                                                                 ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinity_magnitude_sub_dffe2                                                        ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinity_magnitude_sub_dffe21                                                       ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinity_magnitude_sub_dffe23                                                       ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinity_magnitude_sub_dffe27                                                       ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinity_magnitude_sub_dffe3                                                        ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinity_magnitude_sub_dffe31                                                       ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinity_magnitude_sub_dffe4                                                        ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinity_magnitude_sub_dffe41                                                       ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_dataa_infinite_dffe12                                                         ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_dataa_infinite_dffe13                                                         ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_dataa_infinite_dffe14                                                         ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_dataa_nan_dffe12                                                              ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_datab_infinite_dffe12                                                         ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_datab_infinite_dffe13                                                         ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_datab_infinite_dffe14                                                         ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_datab_nan_dffe12                                                              ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_infinite_dffe1                                                             ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_infinite_dffe2                                                             ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_infinite_dffe21                                                            ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_infinite_dffe23                                                            ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_infinite_dffe25                                                            ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_infinite_dffe27                                                            ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_infinite_dffe3                                                             ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_infinite_dffe31                                                            ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_infinite_dffe4                                                             ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_infinite_dffe41                                                            ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe1                                                                  ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe13                                                                 ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe14                                                                 ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe2                                                                  ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe21                                                                 ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe23                                                                 ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe25                                                                 ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe27                                                                 ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe3                                                                  ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe31                                                                 ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe4                                                                  ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe41                                                                 ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[0..25]                                                   ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[0..25]                                                   ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe27[0..26]                                                   ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_sign_dffe21                                                         ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_sign_dffe23                                                         ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_sign_dffe27                                                         ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[0..25]                                                                   ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_leading_zeros_dffe31[0..4]                                                      ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[0..22]                                                                ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_res_dffe4[0..22]                                                                ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_res_is_not_zero_dffe3                                                           ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_res_is_not_zero_dffe31                                                          ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_res_is_not_zero_dffe4                                                           ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_res_is_not_zero_dffe41                                                          ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_res_not_zero_dffe23                                                             ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_res_rounding_add_sub_result_reg[0..24]                                          ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[0..23]                                                           ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|need_complement_dffe2                                                               ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|round_bit_dffe21                                                                    ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|round_bit_dffe23                                                                    ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|round_bit_dffe3                                                                     ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|round_bit_dffe31                                                                    ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|rounded_res_infinity_dffe4                                                          ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|rshift_distance_dffe13[0..4]                                                        ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|rshift_distance_dffe14[0..4]                                                        ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sign_dffe31                                                                         ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sign_out_dffe5                                                                      ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sign_res_dffe3                                                                      ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sign_res_dffe4                                                                      ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sign_res_dffe41                                                                     ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sticky_bit_dffe1                                                                    ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sticky_bit_dffe2                                                                    ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sticky_bit_dffe21                                                                   ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sticky_bit_dffe23                                                                   ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sticky_bit_dffe25                                                                   ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sticky_bit_dffe27                                                                   ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sticky_bit_dffe3                                                                    ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sticky_bit_dffe31                                                                   ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|zero_man_sign_dffe2                                                                 ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|zero_man_sign_dffe21                                                                ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|zero_man_sign_dffe23                                                                ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|zero_man_sign_dffe27                                                                ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[0..13]   ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|add_sub_regra[0]          ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|inter_regrs_cin_ffa[0]    ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[0..13]       ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[0..13]   ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|add_sub_regra[0]          ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|inter_regrs_cin_ffa[0]    ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[0..13]       ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[0..13]    ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|add_sub_regra[0]           ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|cout_sum_regra[0,1]        ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|inter_regrs_cin_ffa[0]     ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|pad_cell_ffa[0..13]        ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[0..12] ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|add_sub_regra[0]        ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|inter_regrs_cin_ffa[0]  ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[0..12]     ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[0..12] ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|add_sub_regra[0]        ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|inter_regrs_cin_ffa[0]  ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[0..12]     ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[0..13]  ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|add_sub_regra[0]         ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|cout_sum_regra[0,1]      ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|inter_regrs_cin_ffa[0]   ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|pad_cell_ffa[0..13]      ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated|lcell_ffa[0..8]                     ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub2|add_sub_lqj:auto_generated|lcell_ffa[0..7]                     ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub1|add_sub_lqj:auto_generated|lcell_ffa[0..8]                     ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_cna:trailing_zeros_cnt|pipeline_q_dffe[0..4]                ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[0..4]                ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sel_pipec4r1d                                 ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[0..25]                           ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sel_pipec3r1d                                 ; Stuck at GND due to stuck port clock   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2..25]                           ; Stuck at GND due to stuck port clock   ;
; Total Number of Removed Registers = 913                                                                                                         ;                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|dir_pipe[0] ; Stuck at VCC              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[25],                                                                ;
;                                                                                                               ; due to stuck port data_in ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[24],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[23],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[22],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[21],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[20],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[19],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[18],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[17],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[16],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[15],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[14],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[13],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[12],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[11],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[10],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[9],                                                                 ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[8],                                                                 ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[7],                                                                 ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[6],                                                                 ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[5],                                                                 ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[4],                                                                 ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[3],                                                                 ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[2],                                                                 ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[1],                                                                 ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_man_dffe1[0],                                                                 ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[25],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[24],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[23],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[22],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[21],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[20],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[19],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[18],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[17],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[16],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[15],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[14],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[13],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[12],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[11],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[10],                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[9],                                                                 ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[8],                                                                 ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[7],                                                                 ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[6],                                                                 ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[5],                                                                 ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[4],                                                                 ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[3],                                                                 ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[2],                                                                 ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[1],                                                                 ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_man_dffe1[0],                                                                 ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[13],     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[12],     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[11],     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[10],     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[9],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[8],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[7],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[6],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[5],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[4],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[3],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[2],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[1],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[0],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|inter_regrs_cin_ffa[0],   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[13],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[12],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[11],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[10],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[9],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[8],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[7],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[6],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[5],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[4],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[3],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[2],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[1],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[0],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[13],     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[12],     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[11],     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[10],     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[9],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[8],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[7],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[6],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[5],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[4],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[3],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[2],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[1],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[0],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|inter_regrs_cin_ffa[0],   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[13],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[12],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[11],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[10],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[9],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[8],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[7],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[6],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[5],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[4],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[3],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[2],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[1],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[0],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[13],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[12],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[11],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[10],      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[9],       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[8],       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[7],       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[6],       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[5],       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[4],       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[3],       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[2],       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[1],       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[0],       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|cout_sum_regra[1],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|cout_sum_regra[0],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|inter_regrs_cin_ffa[0],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|pad_cell_ffa[13],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|pad_cell_ffa[12],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|pad_cell_ffa[11],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|pad_cell_ffa[10],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|pad_cell_ffa[9],           ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|pad_cell_ffa[8],           ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|pad_cell_ffa[7],           ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|pad_cell_ffa[6],           ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|pad_cell_ffa[5],           ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|pad_cell_ffa[4],           ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|pad_cell_ffa[3],           ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|pad_cell_ffa[2],           ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|pad_cell_ffa[1],           ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|pad_cell_ffa[0],           ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[12],   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[11],   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[10],   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[9],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[8],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[7],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[6],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[5],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[4],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[3],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[2],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[1],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|add_sub_cell_ffa[0],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|inter_regrs_cin_ffa[0], ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[12],       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[11],       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[10],       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[9],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[8],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[7],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[6],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[5],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[4],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[3],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[2],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[1],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|pad_cell_ffa[0],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[12],   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[11],   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[10],   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[9],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[8],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[7],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[6],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[5],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[4],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[3],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[2],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[1],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|add_sub_cell_ffa[0],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|inter_regrs_cin_ffa[0], ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[12],       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[11],       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[10],       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[9],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[8],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[7],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[6],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[5],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[4],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[3],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[2],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[1],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|pad_cell_ffa[0],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[13],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[12],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[11],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[10],    ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[9],     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[8],     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[7],     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[6],     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[5],     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[4],     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[3],     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[2],     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[1],     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|add_sub_cell_ffa[0],     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|cout_sum_regra[1],       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|cout_sum_regra[0],       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|inter_regrs_cin_ffa[0],  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|pad_cell_ffa[13],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|pad_cell_ffa[12],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|pad_cell_ffa[11],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|pad_cell_ffa[10],        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|pad_cell_ffa[9],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|pad_cell_ffa[8],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|pad_cell_ffa[7],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|pad_cell_ffa[6],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|pad_cell_ffa[5],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|pad_cell_ffa[4],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|pad_cell_ffa[3],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|pad_cell_ffa[2],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|pad_cell_ffa[1],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|pad_cell_ffa[0]          ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|denormal_res_dffe4                                ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_out_dffe5[7],                                                                   ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_out_dffe5[6],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_out_dffe5[5],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_out_dffe5[4],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_out_dffe5[3],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_out_dffe5[2],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_out_dffe5[1],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_out_dffe5[0],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[22],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[21],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[20],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[19],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[18],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[17],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[16],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[15],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[14],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[13],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[12],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[11],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[10],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[9],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[8],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[7],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[6],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[5],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[4],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[3],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[2],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[1],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_out_dffe5[0]                                                                    ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_sign_dffe12                         ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_sign_dffe13,                                                          ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_sign_dffe14,                                                          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_sign_dffe1,                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|dataa_sign_dffe25,                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_output_sign_dffe1,                                                         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_output_sign_dffe25,                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|need_complement_dffe2,                                                              ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_9bl:auto_generated|add_sub_regra[0],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_9bl:auto_generated|add_sub_regra[0],         ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower|add_sub_4ql:auto_generated|add_sub_regra[0],          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_9bl:auto_generated|add_sub_regra[0],       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated|add_sub_regra[0],       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated|add_sub_regra[0]         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[23]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[23],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[23],                                                       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[23],                                                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[25],                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[24],                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[23],                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[22],                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[21],                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[20],                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[19],                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[18]                              ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_intermediate_res_dffe41[7]                    ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe4[7],                                                                   ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe4[6],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe4[5],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe4[4],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe4[3],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe4[2],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe4[1],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe4[0],                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|rounded_res_infinity_dffe4                                                          ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_adj_dffe21[1]                                 ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_adj_dffe23[1],                                                                  ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated|lcell_ffa[7],                       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated|lcell_ffa[6],                       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated|lcell_ffa[5],                       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated|lcell_ffa[3],                       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated|lcell_ffa[2],                       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated|lcell_ffa[1],                       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated|lcell_ffa[0]                        ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[25]                    ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[25],                                                     ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[25],                                                                     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_res_not_zero_dffe23,                                                            ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[4],                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[3],                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[2],                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[1],                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[0]                   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[15]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[15],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[15],                                                       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[15],                                                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_cna:trailing_zeros_cnt|pipeline_q_dffe[4],                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_cna:trailing_zeros_cnt|pipeline_q_dffe[3],                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[10]                              ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe27[26]                    ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|round_bit_dffe21,                                                                   ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|round_bit_dffe23,                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|round_bit_dffe31,                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sticky_bit_dffe21,                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sticky_bit_dffe23,                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sticky_bit_dffe31                                                                   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[22]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[22],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[22],                                                       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[22],                                                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_cna:trailing_zeros_cnt|pipeline_q_dffe[0],                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[17]                              ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[21]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[21],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[21],                                                       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[21],                                                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_cna:trailing_zeros_cnt|pipeline_q_dffe[1],                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[16]                              ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[19]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[19],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[19],                                                       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[19],                                                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_cna:trailing_zeros_cnt|pipeline_q_dffe[2],                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[14]                              ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[6]                     ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[6],                                                      ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[6],                                                                      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[22],                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[6]                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[2]                     ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[2],                                                      ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[2],                                                                      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[18],                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[7]                     ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[7],                                                      ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[7],                                                                      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[23],                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[7]                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_dataa_infinite_dffe12                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_dataa_infinite_dffe13,                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_dataa_infinite_dffe14,                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_infinite_dffe1,                                                            ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_infinite_dffe25                                                            ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[5]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[5],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[5],                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[5],                                                              ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[0]                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[6]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[6],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[6],                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[6],                                                              ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[1]                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[5]                     ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[5],                                                      ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[5],                                                                      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[21],                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[5]                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[4]                     ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[4],                                                      ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[4],                                                                      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[20],                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[4]                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[3]                     ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[3],                                                      ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[3],                                                                      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19],                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[3]                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|add_sub_dffe25                                    ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinity_magnitude_sub_dffe2,                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinity_magnitude_sub_dffe27,                                                      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|zero_man_sign_dffe2,                                                                ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|zero_man_sign_dffe27                                                                ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[1]                     ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[1],                                                      ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[1],                                                                      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[25],                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17]                              ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[0]                     ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[0],                                                      ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[0],                                                                      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24],                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[16]                              ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_sign_dffe21                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_sign_dffe23,                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sign_dffe31,                                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sign_res_dffe3,                                                                     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sign_res_dffe41                                                                     ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|rshift_distance_dffe13[4]                         ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|rshift_distance_dffe14[4],                                                          ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sticky_bit_dffe1,                                                                   ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sticky_bit_dffe25,                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sel_pipec4r1d                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[12]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[12],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[12],                                                       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[12],                                                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[7]                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe12[7]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe13[7],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe14[7],                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|data_exp_dffe1[7],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe25[7]                                                                   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe12[6]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe13[6],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe14[6],                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|data_exp_dffe1[6],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe25[6]                                                                   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe12[5]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe13[5],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe14[5],                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|data_exp_dffe1[5],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe25[5]                                                                   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe12[4]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe13[4],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe14[4],                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|data_exp_dffe1[4],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe25[4]                                                                   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe12[3]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe13[3],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe14[3],                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|data_exp_dffe1[3],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe25[3]                                                                   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe12[2]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe13[2],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe14[2],                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|data_exp_dffe1[2],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe25[2]                                                                   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe12[1]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe13[1],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe14[1],                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|data_exp_dffe1[1],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe25[1]                                                                   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe12[0]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe13[0],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_exp_dffe14[0],                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|data_exp_dffe1[0],                                                                  ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe25[0]                                                                   ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[20]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[20],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[20],                                                       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[20],                                                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[15]                              ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[18]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[18],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[18],                                                       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[18],                                                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[13]                              ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[17]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[17],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[17],                                                       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[17],                                                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[12]                              ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[16]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[16],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[16],                                                       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[16],                                                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[11]                              ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[14]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[14],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[14],                                                       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[14],                                                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[9]                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[13]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[13],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[13],                                                       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[13],                                                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[8]                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[7]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[7],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[7],                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[7],                                                              ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[2]                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[8]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[8],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[8],                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[8],                                                              ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[3]                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[10]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[10],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[10],                                                       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[10],                                                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[5]                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[9]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[9],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[9],                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[9],                                                              ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[4]                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[11]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[11],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[11],                                                       ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[11],                                                             ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[6]                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[12]                    ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[12],                                                     ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[12],                                                                     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[12]                              ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_sign_dffe12                         ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_sign_dffe13,                                                          ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_sign_dffe14,                                                          ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|datab_sign_dffe1                                                                    ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[0]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[0],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[0],                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[0]                                                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[8]                     ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[8],                                                      ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[8],                                                                      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[8]                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[1]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[1],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[1],                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[1]                                                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[9]                     ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[9],                                                      ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[9],                                                                      ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[10]                    ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[10],                                                     ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[10],                                                                     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[10]                              ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[11]                    ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[11],                                                     ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[11],                                                                     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[11]                              ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[2]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[2],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[2],                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[2]                                                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[3]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[3],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[3],                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[3]                                                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe12[4]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe13[4],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_dataa_man_dffe14[4],                                                        ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_smaller_dffe13[4]                                                               ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[13]                    ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[13],                                                     ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[13],                                                                     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[13]                              ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[14]                    ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[14],                                                     ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[14],                                                                     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[14]                              ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[15]                    ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[15],                                                     ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[15],                                                                     ;
;                                                                                                               ;                           ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[15]                              ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe21[7]                                 ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe23[7],                                                                  ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated|lcell_ffa[8]                        ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[18]                    ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[18],                                                     ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[18]                                                                      ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[24]                    ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[24],                                                     ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[24]                                                                      ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[19]                    ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[19],                                                     ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[19]                                                                      ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[20]                    ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[20],                                                     ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[20]                                                                      ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe21[4]                                 ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe23[4],                                                                  ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated|lcell_ffa[4]                        ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[21]                    ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[21],                                                     ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[21]                                                                      ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[22]                    ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[22],                                                     ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[22]                                                                      ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[23]                    ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[23],                                                     ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[23]                                                                      ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[17]                    ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[17],                                                     ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[17]                                                                      ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_output_sign_dffe21                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_output_sign_dffe23,                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_output_sign_dffe31                                                         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinity_magnitude_sub_dffe21                     ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinity_magnitude_sub_dffe23,                                                      ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinity_magnitude_sub_dffe31                                                       ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_dataa_nan_dffe12                            ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe13,                                                                ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe14                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_datab_infinite_dffe12                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_datab_infinite_dffe13,                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_datab_infinite_dffe14                                                         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_infinite_dffe21                          ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_infinite_dffe23,                                                           ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_infinite_dffe31                                                            ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe21[16]                    ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_add_sub_res_mag_dffe23[16],                                                     ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_dffe31[16]                                                                      ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe21                               ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe23,                                                                ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe31                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[20]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[20],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[20]                                                        ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[12]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[12],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[12]                                                        ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[13]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[13],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[13]                                                        ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[14]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[14],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[14]                                                        ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[15]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[15],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[15]                                                        ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[16]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[16],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[16]                                                        ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[17]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[17],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[17]                                                        ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[18]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[18],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[18]                                                        ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[19]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[19],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[19]                                                        ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[11]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[11],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[11]                                                        ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[21]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[21],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[21]                                                        ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[22]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[22],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[22]                                                        ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[23]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[23],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[23]                                                        ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe12[0]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe13[0],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe14[0]                                                         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe12[1]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe13[1],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe14[1]                                                         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe12[2]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe13[2],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe14[2]                                                         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe12[3]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe13[3],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe14[3]                                                         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[3]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[3],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[3]                                                         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe12[7]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe13[7],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe14[7]                                                         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|rshift_distance_dffe13[3]                         ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|rshift_distance_dffe14[3],                                                          ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift|sel_pipec3r1d                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe12[6]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe13[6],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe14[6]                                                         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe12[5]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe13[5],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe14[5]                                                         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe12[4]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe13[4],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_exp_dffe14[4]                                                         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[0]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[0],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[0]                                                         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[1]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[1],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[1]                                                         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[2]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[2],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[2]                                                         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[4]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[4],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[4]                                                         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[5]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[5],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[5]                                                         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[6]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[6],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[6]                                                         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[7]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[7],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[7]                                                         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[8]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[8],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[8]                                                         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[9]                       ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[9],                                                        ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[9]                                                         ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe12[10]                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe13[10],                                                       ;
;                                                                                                               ; due to stuck port clock   ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|aligned_datab_man_dffe14[10]                                                        ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sticky_bit_dffe2                                  ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sticky_bit_dffe27                                                                   ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|zero_man_sign_dffe21                              ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|zero_man_sign_dffe23                                                                ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|rshift_distance_dffe13[0]                         ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|rshift_distance_dffe14[0]                                                           ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|rshift_distance_dffe13[1]                         ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|rshift_distance_dffe14[1]                                                           ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|rshift_distance_dffe13[2]                         ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|rshift_distance_dffe14[2]                                                           ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_res_is_not_zero_dffe3                         ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|man_res_is_not_zero_dffe41                                                          ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe21[5]                                 ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe23[5]                                                                   ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|both_inputs_are_infinite_dffe1                    ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|both_inputs_are_infinite_dffe25                                                     ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|denormal_res_dffe3                                ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|denormal_res_dffe41                                                                 ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_adj_dffe21[0]                                 ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_adj_dffe23[0]                                                                   ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_amb_mux_dffe13                                ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_amb_mux_dffe14                                                                  ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe2[7]                                  ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe27[7]                                                                   ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe2[6]                                  ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe27[6]                                                                   ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe2[5]                                  ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe27[5]                                                                   ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe2[4]                                  ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe27[4]                                                                   ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe2[3]                                  ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe27[3]                                                                   ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe2[2]                                  ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe27[2]                                                                   ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe2[1]                                  ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe27[1]                                                                   ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe2[0]                                  ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe27[0]                                                                   ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe21[6]                                 ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe23[6]                                                                   ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe3                                ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe41                                                                 ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe21[3]                                 ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe23[3]                                                                   ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe21[2]                                 ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe23[2]                                                                   ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe21[1]                                 ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe23[1]                                                                   ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe21[0]                                 ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|exp_res_dffe23[0]                                                                   ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_output_sign_dffe2                        ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_output_sign_dffe27                                                         ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_output_sign_dffe3                        ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_output_sign_dffe41                                                         ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_output_sign_dffe4                        ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|sign_out_dffe5                                                                      ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_res_dffe3                                ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinite_res_dffe41                                                                 ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinity_magnitude_sub_dffe3                      ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|infinity_magnitude_sub_dffe41                                                       ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_infinite_dffe2                           ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_infinite_dffe27                                                            ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_infinite_dffe3                           ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_infinite_dffe41                                                            ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe1                                ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe25                                                                 ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe2                                ; Stuck at GND              ; f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|input_is_nan_dffe27                                                                 ;
;                                                                                                               ; due to stuck port clock   ;                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub1 ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                        ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                               ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                               ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                        ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                               ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                               ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                               ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                               ;
; USE_WYS                ; ON           ; Untyped                                                                               ;
; STYLE                  ; FAST         ; Untyped                                                                               ;
; CBXI_PARAMETER         ; add_sub_lqj  ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub2 ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                        ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                               ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                               ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                        ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                               ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                               ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                               ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                               ;
; USE_WYS                ; ON           ; Untyped                                                                               ;
; STYLE                  ; FAST         ; Untyped                                                                               ;
; CBXI_PARAMETER         ; add_sub_lqj  ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub3 ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6            ; Signed Integer                                                                        ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                               ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                               ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                        ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                               ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                               ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                               ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                               ;
; USE_WYS                ; OFF          ; Untyped                                                                               ;
; STYLE                  ; FAST         ; Untyped                                                                               ;
; CBXI_PARAMETER         ; add_sub_icg  ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub4 ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                        ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                               ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                               ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                        ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                               ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                               ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                               ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                               ;
; USE_WYS                ; OFF          ; Untyped                                                                               ;
; STYLE                  ; FAST         ; Untyped                                                                               ;
; CBXI_PARAMETER         ; add_sub_kbg  ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub5 ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                        ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                               ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                               ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                        ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                               ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                               ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                               ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                               ;
; USE_WYS                ; ON           ; Untyped                                                                               ;
; STYLE                  ; FAST         ; Untyped                                                                               ;
; CBXI_PARAMETER         ; add_sub_kpj  ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub6 ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                        ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                               ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                               ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                        ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                               ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                               ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                               ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                               ;
; USE_WYS                ; OFF          ; Untyped                                                                               ;
; STYLE                  ; FAST         ; Untyped                                                                               ;
; CBXI_PARAMETER         ; add_sub_kbg  ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                          ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                          ;
; LPM_PIPELINE           ; 2            ; Signed Integer                                                                                   ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                          ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                          ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                          ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                          ;
; USE_WYS                ; ON           ; Untyped                                                                                          ;
; STYLE                  ; FAST         ; Untyped                                                                                          ;
; CBXI_PARAMETER         ; add_sub_4ql  ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                              ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                           ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                           ;
; LPM_PIPELINE           ; 2            ; Signed Integer                                                                                    ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                           ;
; USE_WYS                ; ON           ; Untyped                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                           ;
; CBXI_PARAMETER         ; add_sub_9bl  ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                              ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                           ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                           ;
; LPM_PIPELINE           ; 2            ; Signed Integer                                                                                    ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                           ;
; USE_WYS                ; ON           ; Untyped                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                           ;
; CBXI_PARAMETER         ; add_sub_9bl  ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_lower ;
+------------------------+--------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                        ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                        ;
; LPM_PIPELINE           ; 2            ; Signed Integer                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                        ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                        ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                        ;
; USE_WYS                ; ON           ; Untyped                                                                                        ;
; STYLE                  ; FAST         ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; add_sub_4ql  ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                         ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                         ;
; LPM_PIPELINE           ; 2            ; Signed Integer                                                                                  ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                         ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                         ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                         ;
; USE_WYS                ; ON           ; Untyped                                                                                         ;
; STYLE                  ; FAST         ; Untyped                                                                                         ;
; CBXI_PARAMETER         ; add_sub_9bl  ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                         ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                         ;
; LPM_PIPELINE           ; 2            ; Signed Integer                                                                                  ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                         ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                         ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                         ;
; USE_WYS                ; ON           ; Untyped                                                                                         ;
; STYLE                  ; FAST         ; Untyped                                                                                         ;
; CBXI_PARAMETER         ; add_sub_9bl  ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_res_rounding_add_sub_lower ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                        ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13           ; Signed Integer                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                     ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                     ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                     ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                     ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                     ;
; USE_WYS                ; OFF          ; Untyped                                                                                                     ;
; STYLE                  ; FAST         ; Untyped                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_qrg  ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                              ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_res_rounding_add_sub_upper1 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                         ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13           ; Signed Integer                                                                                               ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                      ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                      ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                               ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                      ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                      ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                      ;
; USE_WYS                ; OFF          ; Untyped                                                                                                      ;
; STYLE                  ; FAST         ; Untyped                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_34h  ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                               ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                         ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6            ; Signed Integer                                                                                               ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                      ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                               ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                      ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                           ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                      ;
; CBXI_PARAMETER         ; cmpr_7rh     ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                               ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 96                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Mar 20 00:52:25 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off float -c float
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file float.vhd
    Info (12022): Found design unit 1: float-Behavioral File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 12
    Info (12023): Found entity 1: float File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 4
Info (12127): Elaborating entity "float" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at float.vhd(13): used implicit default value for signal "clk" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 13
Warning (12125): Using design file f_p.vhd, which is not specified as a design file for the current project, but contains definitions for 44 design units and 22 entities in project
    Info (12022): Found design unit 1: f_p_altbarrel_shift_35e-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 59
    Info (12022): Found design unit 2: f_p_altbarrel_shift_98g-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 317
    Info (12022): Found design unit 3: f_p_altpriority_encoder_3e8-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 614
    Info (12022): Found design unit 4: f_p_altpriority_encoder_6e8-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 636
    Info (12022): Found design unit 5: f_p_altpriority_encoder_be8-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 690
    Info (12022): Found design unit 6: f_p_altpriority_encoder_3v7-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 761
    Info (12022): Found design unit 7: f_p_altpriority_encoder_6v7-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 781
    Info (12022): Found design unit 8: f_p_altpriority_encoder_bv7-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 838
    Info (12022): Found design unit 9: f_p_altpriority_encoder_uv8-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 901
    Info (12022): Found design unit 10: f_p_altpriority_encoder_ue9-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 969
    Info (12022): Found design unit 11: f_p_altpriority_encoder_ou8-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1031
    Info (12022): Found design unit 12: f_p_altpriority_encoder_nh8-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1130
    Info (12022): Found design unit 13: f_p_altpriority_encoder_qh8-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1156
    Info (12022): Found design unit 14: f_p_altpriority_encoder_vh8-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1210
    Info (12022): Found design unit 15: f_p_altpriority_encoder_ii9-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1270
    Info (12022): Found design unit 16: f_p_altpriority_encoder_n28-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1345
    Info (12022): Found design unit 17: f_p_altpriority_encoder_q28-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1369
    Info (12022): Found design unit 18: f_p_altpriority_encoder_v28-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1426
    Info (12022): Found design unit 19: f_p_altpriority_encoder_i39-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1489
    Info (12022): Found design unit 20: f_p_altpriority_encoder_cna-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1555
    Info (12022): Found design unit 21: f_p_altfp_add_sub_j6j-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1642
    Info (12022): Found design unit 22: f_p-RTL File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5833
    Info (12023): Found entity 1: f_p_altbarrel_shift_35e File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 47
    Info (12023): Found entity 2: f_p_altbarrel_shift_98g File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 305
    Info (12023): Found entity 3: f_p_altpriority_encoder_3e8 File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 605
    Info (12023): Found entity 4: f_p_altpriority_encoder_6e8 File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 627
    Info (12023): Found entity 5: f_p_altpriority_encoder_be8 File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 681
    Info (12023): Found entity 6: f_p_altpriority_encoder_3v7 File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 753
    Info (12023): Found entity 7: f_p_altpriority_encoder_6v7 File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 773
    Info (12023): Found entity 8: f_p_altpriority_encoder_bv7 File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 830
    Info (12023): Found entity 9: f_p_altpriority_encoder_uv8 File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 893
    Info (12023): Found entity 10: f_p_altpriority_encoder_ue9 File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 960
    Info (12023): Found entity 11: f_p_altpriority_encoder_ou8 File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1020
    Info (12023): Found entity 12: f_p_altpriority_encoder_nh8 File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1121
    Info (12023): Found entity 13: f_p_altpriority_encoder_qh8 File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1147
    Info (12023): Found entity 14: f_p_altpriority_encoder_vh8 File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1201
    Info (12023): Found entity 15: f_p_altpriority_encoder_ii9 File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1261
    Info (12023): Found entity 16: f_p_altpriority_encoder_n28 File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1337
    Info (12023): Found entity 17: f_p_altpriority_encoder_q28 File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1361
    Info (12023): Found entity 18: f_p_altpriority_encoder_v28 File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1418
    Info (12023): Found entity 19: f_p_altpriority_encoder_i39 File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1481
    Info (12023): Found entity 20: f_p_altpriority_encoder_cna File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1544
    Info (12023): Found entity 21: f_p_altfp_add_sub_j6j File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1632
    Info (12023): Found entity 22: f_p File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5822
Info (12128): Elaborating entity "f_p" for hierarchy "f_p:U" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 28
Info (12128): Elaborating entity "f_p_altfp_add_sub_j6j" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5851
Info (12128): Elaborating entity "f_p_altbarrel_shift_35e" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_35e:lbarrel_shift" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 4440
Info (12128): Elaborating entity "f_p_altbarrel_shift_98g" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altbarrel_shift_98g:rbarrel_shift" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 4450
Info (12128): Elaborating entity "f_p_altpriority_encoder_ou8" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_ou8:leading_zeroes_cnt" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 4460
Info (12128): Elaborating entity "f_p_altpriority_encoder_uv8" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_ou8:leading_zeroes_cnt|f_p_altpriority_encoder_uv8:altpriority_encoder7" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1065
Info (12128): Elaborating entity "f_p_altpriority_encoder_be8" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_ou8:leading_zeroes_cnt|f_p_altpriority_encoder_uv8:altpriority_encoder7|f_p_altpriority_encoder_be8:altpriority_encoder10" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 938
Info (12128): Elaborating entity "f_p_altpriority_encoder_6e8" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_ou8:leading_zeroes_cnt|f_p_altpriority_encoder_uv8:altpriority_encoder7|f_p_altpriority_encoder_be8:altpriority_encoder10|f_p_altpriority_encoder_6e8:altpriority_encoder11" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 712
Info (12128): Elaborating entity "f_p_altpriority_encoder_3e8" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_ou8:leading_zeroes_cnt|f_p_altpriority_encoder_uv8:altpriority_encoder7|f_p_altpriority_encoder_be8:altpriority_encoder10|f_p_altpriority_encoder_6e8:altpriority_encoder11|f_p_altpriority_encoder_3e8:altpriority_encoder13" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 658
Info (12128): Elaborating entity "f_p_altpriority_encoder_bv7" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_ou8:leading_zeroes_cnt|f_p_altpriority_encoder_uv8:altpriority_encoder7|f_p_altpriority_encoder_bv7:altpriority_encoder9" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 944
Info (12128): Elaborating entity "f_p_altpriority_encoder_6v7" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_ou8:leading_zeroes_cnt|f_p_altpriority_encoder_uv8:altpriority_encoder7|f_p_altpriority_encoder_bv7:altpriority_encoder9|f_p_altpriority_encoder_6v7:altpriority_encoder15" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 865
Info (12128): Elaborating entity "f_p_altpriority_encoder_3v7" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_ou8:leading_zeroes_cnt|f_p_altpriority_encoder_uv8:altpriority_encoder7|f_p_altpriority_encoder_bv7:altpriority_encoder9|f_p_altpriority_encoder_6v7:altpriority_encoder15|f_p_altpriority_encoder_3v7:altpriority_encoder17" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 808
Info (12128): Elaborating entity "f_p_altpriority_encoder_ue9" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_ou8:leading_zeroes_cnt|f_p_altpriority_encoder_ue9:altpriority_encoder8" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1080
Info (12128): Elaborating entity "f_p_altpriority_encoder_cna" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_cna:trailing_zeros_cnt" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 4469
Info (12128): Elaborating entity "f_p_altpriority_encoder_ii9" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_cna:trailing_zeros_cnt|f_p_altpriority_encoder_ii9:altpriority_encoder21" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1603
Info (12128): Elaborating entity "f_p_altpriority_encoder_vh8" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_cna:trailing_zeros_cnt|f_p_altpriority_encoder_ii9:altpriority_encoder21|f_p_altpriority_encoder_vh8:altpriority_encoder23" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1302
Info (12128): Elaborating entity "f_p_altpriority_encoder_qh8" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_cna:trailing_zeros_cnt|f_p_altpriority_encoder_ii9:altpriority_encoder21|f_p_altpriority_encoder_vh8:altpriority_encoder23|f_p_altpriority_encoder_qh8:altpriority_encoder25" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1242
Info (12128): Elaborating entity "f_p_altpriority_encoder_nh8" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_cna:trailing_zeros_cnt|f_p_altpriority_encoder_ii9:altpriority_encoder21|f_p_altpriority_encoder_vh8:altpriority_encoder23|f_p_altpriority_encoder_qh8:altpriority_encoder25|f_p_altpriority_encoder_nh8:altpriority_encoder27" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1182
Info (12128): Elaborating entity "f_p_altpriority_encoder_i39" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_cna:trailing_zeros_cnt|f_p_altpriority_encoder_i39:altpriority_encoder22" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1609
Info (12128): Elaborating entity "f_p_altpriority_encoder_v28" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_cna:trailing_zeros_cnt|f_p_altpriority_encoder_i39:altpriority_encoder22|f_p_altpriority_encoder_v28:altpriority_encoder30" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1532
Info (12128): Elaborating entity "f_p_altpriority_encoder_q28" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_cna:trailing_zeros_cnt|f_p_altpriority_encoder_i39:altpriority_encoder22|f_p_altpriority_encoder_v28:altpriority_encoder30|f_p_altpriority_encoder_q28:altpriority_encoder32" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1469
Info (12128): Elaborating entity "f_p_altpriority_encoder_n28" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|f_p_altpriority_encoder_cna:trailing_zeros_cnt|f_p_altpriority_encoder_i39:altpriority_encoder22|f_p_altpriority_encoder_v28:altpriority_encoder30|f_p_altpriority_encoder_q28:altpriority_encoder32|f_p_altpriority_encoder_n28:altpriority_encoder34" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 1406
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub1" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5565
Info (12130): Elaborated megafunction instantiation "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub1" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5565
Info (12133): Instantiated megafunction "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub1" with the following parameter: File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5565
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lqj.tdf
    Info (12023): Found entity 1: add_sub_lqj File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_lqj.tdf Line: 25
Info (12128): Elaborating entity "add_sub_lqj" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub1|add_sub_lqj:auto_generated" File: /home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub2" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5581
Info (12130): Elaborated megafunction instantiation "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub2" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5581
Info (12133): Instantiated megafunction "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub2" with the following parameter: File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5581
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub3" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5597
Info (12130): Elaborated megafunction instantiation "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub3" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5597
Info (12133): Instantiated megafunction "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub3" with the following parameter: File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5597
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "6"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_icg.tdf
    Info (12023): Found entity 1: add_sub_icg File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_icg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_icg" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated" File: /home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub4" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5608
Info (12130): Elaborated megafunction instantiation "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub4" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5608
Info (12133): Instantiated megafunction "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub4" with the following parameter: File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5608
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kbg.tdf
    Info (12023): Found entity 1: add_sub_kbg File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_kbg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_kbg" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated" File: /home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub5" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5619
Info (12130): Elaborated megafunction instantiation "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub5" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5619
Info (12133): Instantiated megafunction "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub5" with the following parameter: File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5619
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kpj.tdf
    Info (12023): Found entity 1: add_sub_kpj File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_kpj.tdf Line: 25
Info (12128): Elaborating entity "add_sub_kpj" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated" File: /home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub6" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5635
Info (12130): Elaborated megafunction instantiation "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub6" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5635
Info (12133): Instantiated megafunction "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:add_sub6" with the following parameter: File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5635
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5656
Info (12130): Elaborated megafunction instantiation "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5656
Info (12133): Instantiated megafunction "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower" with the following parameter: File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5656
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4ql.tdf
    Info (12023): Found entity 1: add_sub_4ql File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_4ql.tdf Line: 25
Info (12128): Elaborating entity "add_sub_4ql" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_4ql:auto_generated" File: /home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5674
Info (12130): Elaborated megafunction instantiation "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5674
Info (12133): Instantiated megafunction "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0" with the following parameter: File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5674
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9bl.tdf
    Info (12023): Found entity 1: add_sub_9bl File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_9bl.tdf Line: 25
Info (12128): Elaborating entity "add_sub_9bl" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_9bl:auto_generated" File: /home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5691
Info (12130): Elaborated megafunction instantiation "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5691
Info (12133): Instantiated megafunction "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_2comp_res_upper1" with the following parameter: File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5691
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5736
Info (12130): Elaborated megafunction instantiation "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5736
Info (12133): Instantiated megafunction "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper0" with the following parameter: File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5736
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5753
Info (12130): Elaborated megafunction instantiation "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5753
Info (12133): Instantiated megafunction "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_add_sub_upper1" with the following parameter: File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5753
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_res_rounding_add_sub_lower" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5780
Info (12130): Elaborated megafunction instantiation "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_res_rounding_add_sub_lower" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5780
Info (12133): Instantiated megafunction "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_res_rounding_add_sub_lower" with the following parameter: File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5780
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "13"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qrg.tdf
    Info (12023): Found entity 1: add_sub_qrg File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_qrg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_qrg" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated" File: /home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_res_rounding_add_sub_upper1" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5792
Info (12130): Elaborated megafunction instantiation "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_res_rounding_add_sub_upper1" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5792
Info (12133): Instantiated megafunction "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_res_rounding_add_sub_upper1" with the following parameter: File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5792
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "13"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_34h.tdf
    Info (12023): Found entity 1: add_sub_34h File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_34h.tdf Line: 22
Info (12128): Elaborating entity "add_sub_34h" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated" File: /home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_compare:trailing_zeros_limit_comparator" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5804
Info (12130): Elaborated megafunction instantiation "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_compare:trailing_zeros_limit_comparator" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5804
Info (12133): Instantiated megafunction "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_compare:trailing_zeros_limit_comparator" with the following parameter: File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd Line: 5804
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "6"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7rh.tdf
    Info (12023): Found entity 1: cmpr_7rh File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/db/cmpr_7rh.tdf Line: 22
Info (12128): Elaborating entity "cmpr_7rh" for hierarchy "f_p:U|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated" File: /home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "result[0]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[1]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[2]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[3]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[4]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[5]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[6]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[7]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[8]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[9]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[10]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[11]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[12]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[13]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[14]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[15]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[16]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[17]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[18]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[19]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[20]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[21]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[22]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[23]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[24]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[25]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[26]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[27]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[28]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[29]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[30]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
    Warning (13410): Pin "result[31]" is stuck at GND File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 7
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "uygulama11" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity uygulama11 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity uygulama11 -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 64 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "a[0]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[1]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[2]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[3]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[4]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[5]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[6]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[7]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[8]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[9]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[10]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[11]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[12]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[13]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[14]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[15]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[16]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[17]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[18]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[19]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[20]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[21]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[22]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[23]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[24]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[25]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[26]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[27]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[28]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[29]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[30]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "a[31]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 5
    Warning (15610): No output dependent on input pin "b[0]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[1]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[2]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[3]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[4]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[5]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[6]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[7]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[8]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[9]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[10]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[11]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[12]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[13]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[14]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[15]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[16]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[17]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[18]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[19]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[20]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[21]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[22]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[23]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[24]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[25]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[26]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[27]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[28]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[29]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[30]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
    Warning (15610): No output dependent on input pin "b[31]" File: /home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd Line: 6
Info (21057): Implemented 96 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 64 input pins
    Info (21059): Implemented 32 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings
    Info: Peak virtual memory: 978 megabytes
    Info: Processing ended: Wed Mar 20 00:52:37 2019
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:28


