import chisel3._
import circt.stage.ChiselStage

object Elaborate extends App {
  ChiselStage.emitSystemVerilogFile(
    gen = new MyRTL,
    args = Array("--target-dir", "generated")
  )
}
