[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  18977       tick       1764636        768258        723377       1764636 
      2  18977       tick       4374452       2083585       2065724       4374452 
      3  18977       tick       4335230       2067426       2040559       4335230 
      4  18977       tick       4353748       2076856       2049220       4353748 
      5  18977       tick       4348219       2075122       2021273       4348219 
      6  18977       tick       4360670       2079259       2043923       4360670 
      7  18977       tick       4356972       2077025       2056735       4356972 
      8  18977       tick       4354528       2078429       2062593       4354528 
      9  18977       tick       4355160       2078287       2062842       4355160 
     10  18977       tick       4360170       2079211       2062019       4360170 
     11  18977       tick       4361462       2079169       2062766       4361462 
     12  18977       tick       4354591       2077909       2062638       4354591 
     13  18977       tick       4355953       2078183       2062425       4355953 
     14  18977       tick       4352506       2076370       2057456       4352506 
     15  18977       tick       4355495       2076720       2053561       4355495 
     16  18977       tick       4356505       2077019       2060562       4356505 
     17  18977       tick       4357927       2078080       2057841       4357927 
     18  18977       tick       4355662       2077925       2059902       4355662 
     19  18977       tick       4360417       2078895       2060771       4360417 
     20  18977       tick       4359923       2078649       2063632       4359923 
     21  18977       exit       3075371       1468618       1456511       3075371 
