Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Mar 27 09:53:42 2024
| Host         : Laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_generator_wrapper_timing_summary_routed.rpt -pb pwm_generator_wrapper_timing_summary_routed.pb -rpx pwm_generator_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_generator_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   50          inf        0.000                      0                   50           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_generator_i/counter_1/U0/cnt_int_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.077ns  (logic 5.250ns (64.993%)  route 2.828ns (35.007%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDCE                         0.000     0.000 r  pwm_generator_i/counter_1/U0/cnt_int_reg[3]/C
    SLICE_X110Y88        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pwm_generator_i/counter_1/U0/cnt_int_reg[3]/Q
                         net (fo=2, routed)           0.825     1.281    pwm_generator_i/pwm_gen_1/U0/cnt[3]
    SLICE_X111Y90        LUT2 (Prop_lut2_I1_O)        0.124     1.405 r  pwm_generator_i/pwm_gen_1/U0/pwm_INST_0_i_30/O
                         net (fo=1, routed)           0.000     1.405    pwm_generator_i/pwm_gen_1/U0/pwm_INST_0_i_30_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.955 r  pwm_generator_i/pwm_gen_1/U0/pwm_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.955    pwm_generator_i/pwm_gen_1/U0/pwm_INST_0_i_15_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.069 r  pwm_generator_i/pwm_gen_1/U0/pwm_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.069    pwm_generator_i/pwm_gen_1/U0/pwm_INST_0_i_6_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.183 r  pwm_generator_i/pwm_gen_1/U0/pwm_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.183    pwm_generator_i/pwm_gen_1/U0/pwm_INST_0_i_1_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.340 r  pwm_generator_i/pwm_gen_1/U0/pwm_INST_0/CO[1]
                         net (fo=1, routed)           2.002     4.343    led_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.735     8.077 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     8.077    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_0/U0/cnt_int_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ja0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.878ns  (logic 5.240ns (66.522%)  route 2.637ns (33.478%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE                         0.000     0.000 r  pwm_generator_i/counter_0/U0/cnt_int_reg[3]/C
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pwm_generator_i/counter_0/U0/cnt_int_reg[3]/Q
                         net (fo=3, routed)           0.811     1.267    pwm_generator_i/pwm_gen_0/U0/cnt[3]
    SLICE_X111Y62        LUT2 (Prop_lut2_I1_O)        0.124     1.391 r  pwm_generator_i/pwm_gen_0/U0/pwm_INST_0_i_23/O
                         net (fo=1, routed)           0.000     1.391    pwm_generator_i/pwm_gen_0/U0/pwm_INST_0_i_23_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.941 r  pwm_generator_i/pwm_gen_0/U0/pwm_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.941    pwm_generator_i/pwm_gen_0/U0/pwm_INST_0_i_8_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  pwm_generator_i/pwm_gen_0/U0/pwm_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.055    pwm_generator_i/pwm_gen_0/U0/pwm_INST_0_i_1_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.283 r  pwm_generator_i/pwm_gen_0/U0/pwm_INST_0/CO[2]
                         net (fo=1, routed)           1.826     4.109    ja0_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.768     7.878 r  ja0_OBUF_inst/O
                         net (fo=0)                   0.000     7.878    ja0
    Y18                                                               r  ja0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_1/U0/cnt_int_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_generator_i/counter_1/U0/cnt_int_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.585ns  (logic 2.034ns (78.683%)  route 0.551ns (21.317%))
  Logic Levels:           8  (CARRY4=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDCE                         0.000     0.000 r  pwm_generator_i/counter_1/U0/cnt_int_reg[1]/C
    SLICE_X110Y88        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pwm_generator_i/counter_1/U0/cnt_int_reg[1]/Q
                         net (fo=2, routed)           0.551     1.007    pwm_generator_i/counter_1/U0/cnt[1]
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.681 r  pwm_generator_i/counter_1/U0/cnt_int_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    pwm_generator_i/counter_1/U0/cnt_int_reg[3]_i_1_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  pwm_generator_i/counter_1/U0/cnt_int_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.795    pwm_generator_i/counter_1/U0/cnt_int_reg[7]_i_1_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  pwm_generator_i/counter_1/U0/cnt_int_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    pwm_generator_i/counter_1/U0/cnt_int_reg[11]_i_1_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.023 r  pwm_generator_i/counter_1/U0/cnt_int_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    pwm_generator_i/counter_1/U0/cnt_int_reg[15]_i_1_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.137 r  pwm_generator_i/counter_1/U0/cnt_int_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    pwm_generator_i/counter_1/U0/cnt_int_reg[19]_i_1_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.251 r  pwm_generator_i/counter_1/U0/cnt_int_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.251    pwm_generator_i/counter_1/U0/cnt_int_reg[23]_i_1_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.585 r  pwm_generator_i/counter_1/U0/cnt_int_reg[26]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.585    pwm_generator_i/counter_1/U0/cnt_int_reg[26]_i_1_n_6
    SLICE_X110Y94        FDCE                                         r  pwm_generator_i/counter_1/U0/cnt_int_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_1/U0/cnt_int_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_generator_i/counter_1/U0/cnt_int_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.490ns  (logic 1.939ns (77.870%)  route 0.551ns (22.130%))
  Logic Levels:           8  (CARRY4=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDCE                         0.000     0.000 r  pwm_generator_i/counter_1/U0/cnt_int_reg[1]/C
    SLICE_X110Y88        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pwm_generator_i/counter_1/U0/cnt_int_reg[1]/Q
                         net (fo=2, routed)           0.551     1.007    pwm_generator_i/counter_1/U0/cnt[1]
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.681 r  pwm_generator_i/counter_1/U0/cnt_int_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    pwm_generator_i/counter_1/U0/cnt_int_reg[3]_i_1_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  pwm_generator_i/counter_1/U0/cnt_int_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.795    pwm_generator_i/counter_1/U0/cnt_int_reg[7]_i_1_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  pwm_generator_i/counter_1/U0/cnt_int_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    pwm_generator_i/counter_1/U0/cnt_int_reg[11]_i_1_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.023 r  pwm_generator_i/counter_1/U0/cnt_int_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    pwm_generator_i/counter_1/U0/cnt_int_reg[15]_i_1_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.137 r  pwm_generator_i/counter_1/U0/cnt_int_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    pwm_generator_i/counter_1/U0/cnt_int_reg[19]_i_1_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.251 r  pwm_generator_i/counter_1/U0/cnt_int_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.251    pwm_generator_i/counter_1/U0/cnt_int_reg[23]_i_1_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.490 r  pwm_generator_i/counter_1/U0/cnt_int_reg[26]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.490    pwm_generator_i/counter_1/U0/cnt_int_reg[26]_i_1_n_5
    SLICE_X110Y94        FDCE                                         r  pwm_generator_i/counter_1/U0/cnt_int_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_1/U0/cnt_int_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_generator_i/counter_1/U0/cnt_int_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.474ns  (logic 1.923ns (77.727%)  route 0.551ns (22.273%))
  Logic Levels:           8  (CARRY4=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDCE                         0.000     0.000 r  pwm_generator_i/counter_1/U0/cnt_int_reg[1]/C
    SLICE_X110Y88        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pwm_generator_i/counter_1/U0/cnt_int_reg[1]/Q
                         net (fo=2, routed)           0.551     1.007    pwm_generator_i/counter_1/U0/cnt[1]
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.681 r  pwm_generator_i/counter_1/U0/cnt_int_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    pwm_generator_i/counter_1/U0/cnt_int_reg[3]_i_1_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  pwm_generator_i/counter_1/U0/cnt_int_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.795    pwm_generator_i/counter_1/U0/cnt_int_reg[7]_i_1_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  pwm_generator_i/counter_1/U0/cnt_int_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    pwm_generator_i/counter_1/U0/cnt_int_reg[11]_i_1_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.023 r  pwm_generator_i/counter_1/U0/cnt_int_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    pwm_generator_i/counter_1/U0/cnt_int_reg[15]_i_1_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.137 r  pwm_generator_i/counter_1/U0/cnt_int_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    pwm_generator_i/counter_1/U0/cnt_int_reg[19]_i_1_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.251 r  pwm_generator_i/counter_1/U0/cnt_int_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.251    pwm_generator_i/counter_1/U0/cnt_int_reg[23]_i_1_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.474 r  pwm_generator_i/counter_1/U0/cnt_int_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.474    pwm_generator_i/counter_1/U0/cnt_int_reg[26]_i_1_n_7
    SLICE_X110Y94        FDCE                                         r  pwm_generator_i/counter_1/U0/cnt_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_1/U0/cnt_int_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_generator_i/counter_1/U0/cnt_int_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.471ns  (logic 1.920ns (77.700%)  route 0.551ns (22.300%))
  Logic Levels:           7  (CARRY4=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDCE                         0.000     0.000 r  pwm_generator_i/counter_1/U0/cnt_int_reg[1]/C
    SLICE_X110Y88        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pwm_generator_i/counter_1/U0/cnt_int_reg[1]/Q
                         net (fo=2, routed)           0.551     1.007    pwm_generator_i/counter_1/U0/cnt[1]
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.681 r  pwm_generator_i/counter_1/U0/cnt_int_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    pwm_generator_i/counter_1/U0/cnt_int_reg[3]_i_1_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  pwm_generator_i/counter_1/U0/cnt_int_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.795    pwm_generator_i/counter_1/U0/cnt_int_reg[7]_i_1_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  pwm_generator_i/counter_1/U0/cnt_int_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    pwm_generator_i/counter_1/U0/cnt_int_reg[11]_i_1_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.023 r  pwm_generator_i/counter_1/U0/cnt_int_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    pwm_generator_i/counter_1/U0/cnt_int_reg[15]_i_1_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.137 r  pwm_generator_i/counter_1/U0/cnt_int_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    pwm_generator_i/counter_1/U0/cnt_int_reg[19]_i_1_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.471 r  pwm_generator_i/counter_1/U0/cnt_int_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.471    pwm_generator_i/counter_1/U0/cnt_int_reg[23]_i_1_n_6
    SLICE_X110Y93        FDCE                                         r  pwm_generator_i/counter_1/U0/cnt_int_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_1/U0/cnt_int_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_generator_i/counter_1/U0/cnt_int_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.450ns  (logic 1.899ns (77.509%)  route 0.551ns (22.491%))
  Logic Levels:           7  (CARRY4=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDCE                         0.000     0.000 r  pwm_generator_i/counter_1/U0/cnt_int_reg[1]/C
    SLICE_X110Y88        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pwm_generator_i/counter_1/U0/cnt_int_reg[1]/Q
                         net (fo=2, routed)           0.551     1.007    pwm_generator_i/counter_1/U0/cnt[1]
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.681 r  pwm_generator_i/counter_1/U0/cnt_int_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    pwm_generator_i/counter_1/U0/cnt_int_reg[3]_i_1_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  pwm_generator_i/counter_1/U0/cnt_int_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.795    pwm_generator_i/counter_1/U0/cnt_int_reg[7]_i_1_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  pwm_generator_i/counter_1/U0/cnt_int_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    pwm_generator_i/counter_1/U0/cnt_int_reg[11]_i_1_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.023 r  pwm_generator_i/counter_1/U0/cnt_int_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    pwm_generator_i/counter_1/U0/cnt_int_reg[15]_i_1_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.137 r  pwm_generator_i/counter_1/U0/cnt_int_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    pwm_generator_i/counter_1/U0/cnt_int_reg[19]_i_1_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.450 r  pwm_generator_i/counter_1/U0/cnt_int_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.450    pwm_generator_i/counter_1/U0/cnt_int_reg[23]_i_1_n_4
    SLICE_X110Y93        FDCE                                         r  pwm_generator_i/counter_1/U0/cnt_int_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_1/U0/cnt_int_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_generator_i/counter_1/U0/cnt_int_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.376ns  (logic 1.825ns (76.808%)  route 0.551ns (23.192%))
  Logic Levels:           7  (CARRY4=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDCE                         0.000     0.000 r  pwm_generator_i/counter_1/U0/cnt_int_reg[1]/C
    SLICE_X110Y88        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pwm_generator_i/counter_1/U0/cnt_int_reg[1]/Q
                         net (fo=2, routed)           0.551     1.007    pwm_generator_i/counter_1/U0/cnt[1]
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.681 r  pwm_generator_i/counter_1/U0/cnt_int_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    pwm_generator_i/counter_1/U0/cnt_int_reg[3]_i_1_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  pwm_generator_i/counter_1/U0/cnt_int_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.795    pwm_generator_i/counter_1/U0/cnt_int_reg[7]_i_1_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  pwm_generator_i/counter_1/U0/cnt_int_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    pwm_generator_i/counter_1/U0/cnt_int_reg[11]_i_1_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.023 r  pwm_generator_i/counter_1/U0/cnt_int_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    pwm_generator_i/counter_1/U0/cnt_int_reg[15]_i_1_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.137 r  pwm_generator_i/counter_1/U0/cnt_int_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    pwm_generator_i/counter_1/U0/cnt_int_reg[19]_i_1_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.376 r  pwm_generator_i/counter_1/U0/cnt_int_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.376    pwm_generator_i/counter_1/U0/cnt_int_reg[23]_i_1_n_5
    SLICE_X110Y93        FDCE                                         r  pwm_generator_i/counter_1/U0/cnt_int_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_1/U0/cnt_int_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_generator_i/counter_1/U0/cnt_int_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.360ns  (logic 1.809ns (76.651%)  route 0.551ns (23.349%))
  Logic Levels:           7  (CARRY4=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDCE                         0.000     0.000 r  pwm_generator_i/counter_1/U0/cnt_int_reg[1]/C
    SLICE_X110Y88        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pwm_generator_i/counter_1/U0/cnt_int_reg[1]/Q
                         net (fo=2, routed)           0.551     1.007    pwm_generator_i/counter_1/U0/cnt[1]
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.681 r  pwm_generator_i/counter_1/U0/cnt_int_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    pwm_generator_i/counter_1/U0/cnt_int_reg[3]_i_1_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  pwm_generator_i/counter_1/U0/cnt_int_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.795    pwm_generator_i/counter_1/U0/cnt_int_reg[7]_i_1_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  pwm_generator_i/counter_1/U0/cnt_int_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    pwm_generator_i/counter_1/U0/cnt_int_reg[11]_i_1_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.023 r  pwm_generator_i/counter_1/U0/cnt_int_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    pwm_generator_i/counter_1/U0/cnt_int_reg[15]_i_1_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.137 r  pwm_generator_i/counter_1/U0/cnt_int_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    pwm_generator_i/counter_1/U0/cnt_int_reg[19]_i_1_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.360 r  pwm_generator_i/counter_1/U0/cnt_int_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.360    pwm_generator_i/counter_1/U0/cnt_int_reg[23]_i_1_n_7
    SLICE_X110Y93        FDCE                                         r  pwm_generator_i/counter_1/U0/cnt_int_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_1/U0/cnt_int_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_generator_i/counter_1/U0/cnt_int_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 1.806ns (76.621%)  route 0.551ns (23.379%))
  Logic Levels:           6  (CARRY4=5 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDCE                         0.000     0.000 r  pwm_generator_i/counter_1/U0/cnt_int_reg[1]/C
    SLICE_X110Y88        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pwm_generator_i/counter_1/U0/cnt_int_reg[1]/Q
                         net (fo=2, routed)           0.551     1.007    pwm_generator_i/counter_1/U0/cnt[1]
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.681 r  pwm_generator_i/counter_1/U0/cnt_int_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    pwm_generator_i/counter_1/U0/cnt_int_reg[3]_i_1_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  pwm_generator_i/counter_1/U0/cnt_int_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.795    pwm_generator_i/counter_1/U0/cnt_int_reg[7]_i_1_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  pwm_generator_i/counter_1/U0/cnt_int_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    pwm_generator_i/counter_1/U0/cnt_int_reg[11]_i_1_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.023 r  pwm_generator_i/counter_1/U0/cnt_int_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    pwm_generator_i/counter_1/U0/cnt_int_reg[15]_i_1_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.357 r  pwm_generator_i/counter_1/U0/cnt_int_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.357    pwm_generator_i/counter_1/U0/cnt_int_reg[19]_i_1_n_6
    SLICE_X110Y92        FDCE                                         r  pwm_generator_i/counter_1/U0/cnt_int_reg[17]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_generator_i/counter_0/U0/cnt_int_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_generator_i/counter_0/U0/cnt_int_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDCE                         0.000     0.000 r  pwm_generator_i/counter_0/U0/cnt_int_reg[6]/C
    SLICE_X110Y62        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pwm_generator_i/counter_0/U0/cnt_int_reg[6]/Q
                         net (fo=2, routed)           0.133     0.274    pwm_generator_i/counter_0/U0/cnt[6]
    SLICE_X110Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  pwm_generator_i/counter_0/U0/cnt_int_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    pwm_generator_i/counter_0/U0/cnt_int_reg[7]_i_1_n_5
    SLICE_X110Y62        FDCE                                         r  pwm_generator_i/counter_0/U0/cnt_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_1/U0/cnt_int_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_generator_i/counter_1/U0/cnt_int_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE                         0.000     0.000 r  pwm_generator_i/counter_1/U0/cnt_int_reg[14]/C
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pwm_generator_i/counter_1/U0/cnt_int_reg[14]/Q
                         net (fo=2, routed)           0.133     0.274    pwm_generator_i/counter_1/U0/cnt[14]
    SLICE_X110Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  pwm_generator_i/counter_1/U0/cnt_int_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    pwm_generator_i/counter_1/U0/cnt_int_reg[15]_i_1_n_5
    SLICE_X110Y91        FDCE                                         r  pwm_generator_i/counter_1/U0/cnt_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_1/U0/cnt_int_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_generator_i/counter_1/U0/cnt_int_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDCE                         0.000     0.000 r  pwm_generator_i/counter_1/U0/cnt_int_reg[18]/C
    SLICE_X110Y92        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pwm_generator_i/counter_1/U0/cnt_int_reg[18]/Q
                         net (fo=2, routed)           0.133     0.274    pwm_generator_i/counter_1/U0/cnt[18]
    SLICE_X110Y92        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  pwm_generator_i/counter_1/U0/cnt_int_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    pwm_generator_i/counter_1/U0/cnt_int_reg[19]_i_1_n_5
    SLICE_X110Y92        FDCE                                         r  pwm_generator_i/counter_1/U0/cnt_int_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_0/U0/cnt_int_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_generator_i/counter_0/U0/cnt_int_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y63        FDCE                         0.000     0.000 r  pwm_generator_i/counter_0/U0/cnt_int_reg[10]/C
    SLICE_X110Y63        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pwm_generator_i/counter_0/U0/cnt_int_reg[10]/Q
                         net (fo=2, routed)           0.134     0.275    pwm_generator_i/counter_0/U0/cnt[10]
    SLICE_X110Y63        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  pwm_generator_i/counter_0/U0/cnt_int_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    pwm_generator_i/counter_0/U0/cnt_int_reg[11]_i_1_n_5
    SLICE_X110Y63        FDCE                                         r  pwm_generator_i/counter_0/U0/cnt_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_0/U0/cnt_int_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_generator_i/counter_0/U0/cnt_int_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDCE                         0.000     0.000 r  pwm_generator_i/counter_0/U0/cnt_int_reg[14]/C
    SLICE_X110Y64        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pwm_generator_i/counter_0/U0/cnt_int_reg[14]/Q
                         net (fo=3, routed)           0.134     0.275    pwm_generator_i/counter_0/U0/cnt[14]
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  pwm_generator_i/counter_0/U0/cnt_int_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    pwm_generator_i/counter_0/U0/cnt_int_reg[15]_i_1_n_5
    SLICE_X110Y64        FDCE                                         r  pwm_generator_i/counter_0/U0/cnt_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_0/U0/cnt_int_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_generator_i/counter_0/U0/cnt_int_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDCE                         0.000     0.000 r  pwm_generator_i/counter_0/U0/cnt_int_reg[18]/C
    SLICE_X110Y65        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pwm_generator_i/counter_0/U0/cnt_int_reg[18]/Q
                         net (fo=2, routed)           0.134     0.275    pwm_generator_i/counter_0/U0/cnt[18]
    SLICE_X110Y65        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  pwm_generator_i/counter_0/U0/cnt_int_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    pwm_generator_i/counter_0/U0/cnt_int_reg[19]_i_1_n_5
    SLICE_X110Y65        FDCE                                         r  pwm_generator_i/counter_0/U0/cnt_int_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_0/U0/cnt_int_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_generator_i/counter_0/U0/cnt_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE                         0.000     0.000 r  pwm_generator_i/counter_0/U0/cnt_int_reg[2]/C
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pwm_generator_i/counter_0/U0/cnt_int_reg[2]/Q
                         net (fo=3, routed)           0.134     0.275    pwm_generator_i/counter_0/U0/cnt[2]
    SLICE_X110Y61        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  pwm_generator_i/counter_0/U0/cnt_int_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    pwm_generator_i/counter_0/U0/cnt_int_reg[3]_i_1_n_5
    SLICE_X110Y61        FDCE                                         r  pwm_generator_i/counter_0/U0/cnt_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_1/U0/cnt_int_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_generator_i/counter_1/U0/cnt_int_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDCE                         0.000     0.000 r  pwm_generator_i/counter_1/U0/cnt_int_reg[10]/C
    SLICE_X110Y90        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pwm_generator_i/counter_1/U0/cnt_int_reg[10]/Q
                         net (fo=2, routed)           0.134     0.275    pwm_generator_i/counter_1/U0/cnt[10]
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  pwm_generator_i/counter_1/U0/cnt_int_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    pwm_generator_i/counter_1/U0/cnt_int_reg[11]_i_1_n_5
    SLICE_X110Y90        FDCE                                         r  pwm_generator_i/counter_1/U0/cnt_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_1/U0/cnt_int_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_generator_i/counter_1/U0/cnt_int_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDCE                         0.000     0.000 r  pwm_generator_i/counter_1/U0/cnt_int_reg[22]/C
    SLICE_X110Y93        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pwm_generator_i/counter_1/U0/cnt_int_reg[22]/Q
                         net (fo=2, routed)           0.134     0.275    pwm_generator_i/counter_1/U0/cnt[22]
    SLICE_X110Y93        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  pwm_generator_i/counter_1/U0/cnt_int_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    pwm_generator_i/counter_1/U0/cnt_int_reg[23]_i_1_n_5
    SLICE_X110Y93        FDCE                                         r  pwm_generator_i/counter_1/U0/cnt_int_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_1/U0/cnt_int_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_generator_i/counter_1/U0/cnt_int_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE                         0.000     0.000 r  pwm_generator_i/counter_1/U0/cnt_int_reg[26]/C
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pwm_generator_i/counter_1/U0/cnt_int_reg[26]/Q
                         net (fo=3, routed)           0.134     0.275    pwm_generator_i/counter_1/U0/cnt[26]
    SLICE_X110Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  pwm_generator_i/counter_1/U0/cnt_int_reg[26]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    pwm_generator_i/counter_1/U0/cnt_int_reg[26]_i_1_n_5
    SLICE_X110Y94        FDCE                                         r  pwm_generator_i/counter_1/U0/cnt_int_reg[26]/D
  -------------------------------------------------------------------    -------------------





