
---------- Begin Simulation Statistics ----------
final_tick                               100676552500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    621                       # Simulator instruction rate (inst/s)
host_mem_usage                               23873196                       # Number of bytes of host memory used
host_op_rate                                      637                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                110578.94                       # Real time elapsed on the host
host_tick_rate                                 393212                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68640885                       # Number of instructions simulated
sim_ops                                      70436993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.043481                       # Number of seconds simulated
sim_ticks                                 43480950000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.228719                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  190536                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               260193                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3905                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             16010                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            226724                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              37039                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           45373                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8334                       # Number of indirect misses.
system.cpu.branchPred.lookups                  421402                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71889                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4916                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2338604                       # Number of instructions committed
system.cpu.committedOps                       2642524                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.169994                       # CPI: cycles per instruction
system.cpu.discardedOps                         48968                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1238673                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            636629                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           294979                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6471662                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.239808                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3906                       # number of quiesce instructions executed
system.cpu.numCycles                          9751965                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3906                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1467931     55.55%     55.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8310      0.31%     55.86% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::MemRead                 708687     26.82%     82.68% # Class of committed instruction
system.cpu.op_class_0::MemWrite                457596     17.32%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2642524                       # Class of committed instruction
system.cpu.quiesceCycles                     59817555                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3280303                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8929                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1773253                       # Transaction distribution
system.membus.trans_dist::ReadResp            1776385                       # Transaction distribution
system.membus.trans_dist::WriteReq            1070974                       # Transaction distribution
system.membus.trans_dist::WriteResp           1070974                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2788                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1579                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1414                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1415                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2888                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        12803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        62002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        90676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5610678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5610678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5701922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        31532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       451136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        86780                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       572136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    179540660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    179540660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               180128924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2851098                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000015                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003838                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2851056    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      42      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2851098                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7716992695                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            78416125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              571140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15249000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           67452109                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11008794225                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1263750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4521704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1130426                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5652130                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1130426                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4521704                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5652130                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5652130                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5652130                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     11304261                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2144256                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2144256                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3641792                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3641791                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        38332                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        62002                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        86016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11202566                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     11288582                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3303                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3303                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11572095                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        60236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        86780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1376256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    179240972                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    180617228                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        52780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        52780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    184247696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19668274750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.2                       # Network utilization (%)
system.acctest.local_bus.numRequests         12784504                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          744                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15790346816                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10076863000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      9043409                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3391278                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4521704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16956391                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4521704                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3391278                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7912983                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      9043409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7912983                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7912983                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     24869374                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        52780                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       200236                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1652                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149108                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3391278                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7912983                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       11304261                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3391278                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1213865                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4605143                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3391278                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     11304261                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1213865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      15909404                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1769311                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1769303                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1036032                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1036032                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5558278                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1664                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5610678                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    177864716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        52812                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    179540660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3489967                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3489967    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3489967                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   8375606070                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9882514000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1376256                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38304480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        43008                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9060024                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    826688101                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     22608522                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     31651930                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    880948553                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     22608522                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     22634188                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     45242710                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    849296623                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     45242710                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     31651930                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    926191263                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    126072572                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     65077248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    191543036                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     73456468                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    114163724                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    187620192                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     31518143                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2033664                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     33564095                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     18364117                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3567619                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     21931736                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      4521704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2899489823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1496684134                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4521704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4405217365                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1689394275                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2625603258                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4314997533                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      4521704                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4588884098                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4122287393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4521704                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8720214899                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16128                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          252                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           42                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          294                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       370921                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        61820                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         432741                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       370921                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       370921                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       370921                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        61820                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        432741                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    112787468                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        53004                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         272640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          113507444                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       178432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     65077248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66484480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1762307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1773566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2788                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1016832                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1038820                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9069075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2593951328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1219017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6270332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2610509752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4103682                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     22608522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1496684134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4521704                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1130426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1529048468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4103682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31677597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4090635462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4521704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1130426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1219017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6270332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4139558220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2778225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000197722250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1715                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1715                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3181574                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1106610                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1773571                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1038820                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1773571                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1038820                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    915                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            110776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            110797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            110834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            110785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            110756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            110823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            110811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            110785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            110811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           110799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           110767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           110741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           110803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           110787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           110774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             64909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             64937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             64914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             64901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             64928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             64949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             64936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             64910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             64919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            64960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            64960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            64939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            64917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            64911                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58018967930                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8863280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            104551187930                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32729.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58979.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2313                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1653366                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  966910                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1773565                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1038820                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1558580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   62442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   62071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   61926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  75652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 174518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 166945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  78650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  16117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  14921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5772                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       191208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.038450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   868.303954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.769905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4316      2.26%      2.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4299      2.25%      4.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2955      1.55%      6.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3294      1.72%      7.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3655      1.91%      9.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3190      1.67%     11.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2693      1.41%     12.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2951      1.54%     14.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       163855     85.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       191208                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1033.624490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    976.968785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            714     41.63%     41.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            2      0.12%     41.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.06%     41.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.06%     41.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.06%     41.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            2      0.12%     42.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.17%     42.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.12%     42.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          311     18.13%     60.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.06%     60.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.06%     60.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.06%     60.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047           13      0.76%     61.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          606     35.34%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2239            1      0.06%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2751            1      0.06%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135           54      3.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1715                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     605.730612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    206.421045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    491.378871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            594     34.64%     34.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            73      4.26%     38.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            15      0.87%     39.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      0.47%     40.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.23%     40.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.35%     40.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            9      0.52%     41.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.23%     41.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.06%     41.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.17%     41.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            5      0.29%     42.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.06%     42.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.06%     42.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.06%     42.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.06%     42.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.06%     42.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.06%     42.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            3      0.17%     42.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.06%     42.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.06%     42.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.06%     42.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            2      0.12%     42.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           43      2.51%     45.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          934     54.46%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1440-1471            1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1568-1599            1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1715                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              113449984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   58560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                66484992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               113507764                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             66484480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2609.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1529.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2610.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1529.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   43480998750                       # Total gap between requests
system.mem_ctrls.avgGap                      15460.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    112728972                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        53324                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       272576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       180480                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     65077248                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9069075.077706445009                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2592606003.318695068359                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1226376.148635206977                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6268860.270992239937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4150783.274054499809                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 22608521.662935148925                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1496684134.086306810379                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4521704.332587029785                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1095100.268048421247                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1762307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          836                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4260                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2788                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1016832                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    647546015                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 103635313830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     95530855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    172797230                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15282000000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  13326454645                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 823820132700                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2908946650                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1207497570                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma    104984.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58806.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    114271.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40562.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5481348.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    867607.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    810183.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    946922.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1572262.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         94348781.099994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         65852035.199994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3224061750                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1443711213                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     416270603.699917                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     871990367.849972                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     212782818.600004                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6329017569.450144                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        145.558401                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10758439390                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2352210000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30372169110                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7812                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3906                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9571820.660522                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2620717.985195                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3906    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         5375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     23169375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3906                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     63289021000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  37387531500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       880141                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           880141                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       880141                       # number of overall hits
system.cpu.icache.overall_hits::total          880141                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          252                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            252                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          252                       # number of overall misses
system.cpu.icache.overall_misses::total           252                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10934375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10934375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10934375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10934375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       880393                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       880393                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       880393                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       880393                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000286                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000286                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000286                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000286                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43390.376984                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43390.376984                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43390.376984                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43390.376984                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          252                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          252                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10538375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10538375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10538375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10538375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000286                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000286                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000286                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000286                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41818.948413                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41818.948413                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41818.948413                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41818.948413                       # average overall mshr miss latency
system.cpu.icache.replacements                     64                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       880141                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          880141                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          252                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           252                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10934375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10934375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       880393                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       880393                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000286                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000286                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43390.376984                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43390.376984                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10538375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10538375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000286                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000286                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41818.948413                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41818.948413                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           408.269235                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2633512                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                64                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          41148.625000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   408.269235                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.797401                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.797401                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1761038                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1761038                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1129346                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1129346                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1129346                       # number of overall hits
system.cpu.dcache.overall_hits::total         1129346                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5595                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5595                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5595                       # number of overall misses
system.cpu.dcache.overall_misses::total          5595                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    407988875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    407988875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    407988875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    407988875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1134941                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1134941                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1134941                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1134941                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004930                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004930                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004930                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004930                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72920.263628                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72920.263628                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72920.263628                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72920.263628                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2788                       # number of writebacks
system.cpu.dcache.writebacks::total              2788                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1293                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1293                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4302                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4302                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4302                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4302                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        38884                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        38884                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    314629250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    314629250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    314629250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    314629250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     85615375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     85615375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003791                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003791                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003791                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003791                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73135.576476                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73135.576476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73135.576476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73135.576476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2201.815014                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2201.815014                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4303                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       709752                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          709752                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2894                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2894                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    221598375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    221598375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       712646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       712646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76571.656876                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76571.656876                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2888                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2888                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3942                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3942                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    216826500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    216826500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     85615375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     85615375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75078.427978                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75078.427978                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21718.765855                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21718.765855                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       419594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         419594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2701                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2701                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    186390500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    186390500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       422295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       422295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006396                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006396                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69007.960015                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69007.960015                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1287                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1287                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1414                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1414                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34942                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34942                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     97802750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     97802750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69167.432815                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69167.432815                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              121458                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4303                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.226354                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          361                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4544067                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4544067                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 100676552500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               100677595625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    621                       # Simulator instruction rate (inst/s)
host_mem_usage                               23874388                       # Number of bytes of host memory used
host_op_rate                                      637                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                110582.97                       # Real time elapsed on the host
host_tick_rate                                 393207                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68642066                       # Number of instructions simulated
sim_ops                                      70438450                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.043482                       # Number of seconds simulated
sim_ticks                                 43481993125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.212434                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  190591                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               260326                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3905                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             16028                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            226765                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              37039                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           45373                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8334                       # Number of indirect misses.
system.cpu.branchPred.lookups                  421616                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71947                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4916                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2339785                       # Number of instructions committed
system.cpu.committedOps                       2643981                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.168603                       # CPI: cycles per instruction
system.cpu.discardedOps                         49017                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1239465                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            636984                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           295094                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6471880                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.239889                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3906                       # number of quiesce instructions executed
system.cpu.numCycles                          9753634                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3906                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1468773     55.55%     55.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8310      0.31%     55.87% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.87% # Class of committed instruction
system.cpu.op_class_0::MemRead                 709025     26.82%     82.68% # Class of committed instruction
system.cpu.op_class_0::MemWrite                457872     17.32%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2643981                       # Class of committed instruction
system.cpu.quiesceCycles                     59817555                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3281754                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8932                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1773349                       # Transaction distribution
system.membus.trans_dist::ReadResp            1776483                       # Transaction distribution
system.membus.trans_dist::WriteReq            1070974                       # Transaction distribution
system.membus.trans_dist::WriteResp           1070974                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2789                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1579                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1414                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1415                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            253                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2889                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        12806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        62002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        90679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5610870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5610870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5702119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        31532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       451264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        86780                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       572264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    179546804                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    179546804                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               180135260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2851196                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000015                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003838                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2851154    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      42      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2851196                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7717096070                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            78416125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              572765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15249000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           67457394                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11009317905                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1268750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4521596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1130399                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5651995                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1130399                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4521596                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5651995                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5651995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5651995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     11303990                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2144256                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2144256                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3641984                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3641983                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        38332                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        62002                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        86016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11202566                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     11288582                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3687                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3687                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11572479                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        60236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        86780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1376256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    179240972                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    180617228                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        58924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        58924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    184253840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19668946750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.2                       # Network utilization (%)
system.acctest.local_bus.numRequests         12784888                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          744                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15790922816                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10077055000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      9043192                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3391197                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4521596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16955984                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4521596                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3391197                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7912793                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      9043192                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7912793                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7912793                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     24868777                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        58924                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       206380                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1844                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149300                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3391197                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7912793                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       11303990                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3391197                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1355136                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4746333                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3391197                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     11303990                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1355136                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      16050322                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1769407                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1769399                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1036032                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1036032                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5558278                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1856                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5610870                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    177864716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        58956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    179546804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3490063                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3490063    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3490063                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   8375702070                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9882994000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1376256                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38304480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        43008                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9060024                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    826668269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     22607979                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     31651171                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    880927420                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     22607979                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     22633645                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     45241624                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    849276249                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     45241624                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     31651171                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    926169044                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    126085088                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     65077248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    191555552                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     73462732                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    114163724                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    187626456                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     31521272                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2033664                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     33567224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     18365683                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3567619                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     21933302                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      4521596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2899708108                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1496648229                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4521596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4405399528                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1689497806                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2625540271                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4315038077                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      4521596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4589205914                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4122188500                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4521596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8720437605                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18880                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16192                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16192                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          253                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           42                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          295                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       372384                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        61819                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         434203                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       372384                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       372384                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       372384                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        61819                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        434203                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    112787468                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        59148                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         272704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          113513652                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       178496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     65077248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66484544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1762307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1773663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2789                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1016832                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1038821                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9068858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2593889100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1360287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6271654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2610589898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4105056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     22607979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1496648229                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4521596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1130399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1529013259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4105056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31676837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4090537329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4521596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1130399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1360287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6271654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4139603157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2778225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000197722250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1715                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1715                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3181747                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1106610                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1773668                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1038821                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1773668                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1038821                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    915                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            110776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            110797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            110834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            110785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            110756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            110823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            110811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            110785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            110811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           110814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           110799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           110773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           110820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           110788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           110774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             64909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             64937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             64914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             64901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             64928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             64949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             64936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             64910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             64919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            64960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            64960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            64939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            64917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            64911                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58021633715                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8863765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            104556399965                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32729.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58979.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2313                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1653456                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  966910                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1773662                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1038821                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1558662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   62450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   62074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   61930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  75652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 174518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 166945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  78650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  16117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  14921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5772                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       191214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.041053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   868.308448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.766753                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4316      2.26%      2.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4299      2.25%      4.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2955      1.55%      6.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3294      1.72%      7.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3655      1.91%      9.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3190      1.67%     11.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2693      1.41%     12.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2951      1.54%     14.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       163861     85.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       191214                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1033.624490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    976.968785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            714     41.63%     41.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            2      0.12%     41.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.06%     41.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.06%     41.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.06%     41.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            2      0.12%     42.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.17%     42.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.12%     42.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          311     18.13%     60.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.06%     60.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.06%     60.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.06%     60.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047           13      0.76%     61.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          606     35.34%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2239            1      0.06%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2751            1      0.06%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135           54      3.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1715                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     605.730612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    206.421045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    491.378871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            594     34.64%     34.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            73      4.26%     38.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            15      0.87%     39.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      0.47%     40.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.23%     40.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.35%     40.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            9      0.52%     41.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.23%     41.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.06%     41.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.17%     41.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            5      0.29%     42.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.06%     42.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.06%     42.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.06%     42.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.06%     42.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.06%     42.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.06%     42.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            3      0.17%     42.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.06%     42.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.06%     42.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.06%     42.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            2      0.12%     42.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           43      2.51%     45.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          934     54.46%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1440-1471            1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1568-1599            1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1715                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              113456192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   58560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                66484992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               113513972                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             66484544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2609.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1529.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2610.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1529.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   43482042750                       # Total gap between requests
system.mem_ctrls.avgGap                      15460.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    112728972                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        59468                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       272640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       180480                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     65077248                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9068857.512267040089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2592543807.178572177887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1367646.598651634296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6270181.755841488019                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4150683.697528872173                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 22607979.288667898625                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1496648228.909814834595                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4521595.857733580284                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1095073.996794851497                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1762307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4261                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2789                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1016832                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    647546015                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 103635313830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    100671175                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    172868945                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15282000000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  13326454645                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 823820132700                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2908946650                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1207497570                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma    104984.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58806.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    108016.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40570.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5479383.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    867607.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    810183.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    946922.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1572262.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         94352235.074994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         65854101.599994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3224238168.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1443711213                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     416270603.699917                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     872018580.412472                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     212782818.600004                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6329227721.137644                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        145.559742                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10758439390                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2352210000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30373212235                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7812                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3906                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9571820.660522                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2620717.985195                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3906    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         5375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     23169375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3906                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     63290064125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  37387531500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       880524                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           880524                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       880524                       # number of overall hits
system.cpu.icache.overall_hits::total          880524                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          253                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            253                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          253                       # number of overall misses
system.cpu.icache.overall_misses::total           253                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10977500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10977500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10977500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10977500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       880777                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       880777                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       880777                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       880777                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000287                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000287                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000287                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000287                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43389.328063                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43389.328063                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43389.328063                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43389.328063                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          253                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          253                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10580250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10580250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10580250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10580250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000287                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000287                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000287                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000287                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41819.169960                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41819.169960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41819.169960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41819.169960                       # average overall mshr miss latency
system.cpu.icache.replacements                     64                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       880524                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          880524                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          253                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           253                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10977500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10977500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       880777                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       880777                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000287                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000287                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43389.328063                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43389.328063                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10580250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10580250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000287                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000287                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41819.169960                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41819.169960                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           408.269419                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22120926                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               480                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          46085.262500                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   408.269419                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.797401                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.797401                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1761807                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1761807                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1129976                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1129976                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1129976                       # number of overall hits
system.cpu.dcache.overall_hits::total         1129976                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5596                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5596                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5596                       # number of overall misses
system.cpu.dcache.overall_misses::total          5596                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    408094500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    408094500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    408094500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    408094500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1135572                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1135572                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1135572                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1135572                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004928                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004928                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004928                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004928                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72926.107934                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72926.107934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72926.107934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72926.107934                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2789                       # number of writebacks
system.cpu.dcache.writebacks::total              2789                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1293                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1293                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4303                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4303                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4303                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4303                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        38884                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        38884                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    314733375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    314733375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    314733375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    314733375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     85615375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     85615375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003789                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003789                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003789                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003789                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73142.778294                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73142.778294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73142.778294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73142.778294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2201.815014                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2201.815014                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4304                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       710106                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          710106                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2895                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2895                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    221704000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    221704000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       713001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       713001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004060                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004060                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76581.692573                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76581.692573                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2889                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2889                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3942                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3942                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    216930625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    216930625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     85615375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     85615375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004052                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004052                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75088.482174                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75088.482174                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21718.765855                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21718.765855                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       419870                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         419870                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2701                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2701                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    186390500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    186390500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       422571                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       422571                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69007.960015                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69007.960015                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1287                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1287                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1414                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1414                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34942                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34942                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     97802750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     97802750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003346                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003346                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69167.432815                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69167.432815                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1136840                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4816                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            236.054817                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          360                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4546592                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4546592                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 100677595625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
