{:input (genetic.representation/genetic-representation "/vagrant/mediumcorpus/60975.181047AD.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_47, wire1_48, wire2_49, wire3_50, wire4_51, wire5_52, wire6_53, wire7_54, wire8_55, wire9_56, wire10_57, wire11_58, wire12_59, wire13_60, wire14_76, wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37, wire16_41, wire17_42, wire18_43, wire19_44, wire20_45\n, wire21_46, wire22_33, wire23_34, wire24_35, wire25_36, wire26_37, wire27_38, wire28_39, wire29_40);\n  wire \\:missing_edge ;\n  input wire0_47;\n  wire wire0_47;\n  input wire10_57;\n  wire wire10_57;\n  input wire11_58;\n  wire wire11_58;\n  input wire12_59;\n  wire wire12_59;\n  input wire13_60;\n  wire wire13_60;\n  input wire14_76;\n  wire wire14_76;\n  output wire16_41;\n  reg wire16_41;\n  output wire17_42;\n  reg wire17_42;\n  output wire18_43;\n  reg wire18_43;\n  output wire19_44;\n  reg wire19_44;\n  input wire1_48;\n  wire wire1_48;\n  output wire20_45;\n  reg wire20_45;\n  output wire21_46;\n  reg wire21_46;\n  output wire22_33;\n  reg wire22_33;\n  output wire23_34;\n  reg wire23_34;\n  output wire24_35;\n  reg wire24_35;\n  output wire25_36;\n  reg wire25_36;\n  output wire26_37;\n  reg wire26_37;\n  output wire27_38;\n  reg wire27_38;\n  output wire28_39;\n  reg wire28_39;\n  output wire29_40;\n  reg wire29_40;\n  input wire2_49;\n  wire wire2_49;\n  wire wire31;\n  wire wire32;\n  wire wire33_53_68;\n  wire wire34_54_69;\n  wire wire35_55_70;\n  wire wire36_56_71;\n  wire wire37_57_72;\n  wire wire38_58_73;\n  input wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37;\n  wire wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37;\n  wire wire39_59_74;\n  input wire3_50;\n  wire wire3_50;\n  wire wire40_60_75;\n  wire wire41_47_62;\n  wire wire42_48_63;\n  wire wire43_49_64;\n  wire wire44_50_65;\n  wire wire45_51_66;\n  wire wire46_52_67;\n  input wire4_51;\n  wire wire4_51;\n  wire wire59_58_60_55_54_48_50_56_51_47_57_53_30_52_49;\n  wire wire59_58_60_55_54_48_50_56_61_51_47_57_53_52_49;\n  input wire5_52;\n  wire wire5_52;\n  wire wire61_76;\n  wire wire62;\n  wire wire63;\n  wire wire64;\n  wire wire65;\n  wire wire66;\n  wire wire67;\n  wire wire68;\n  wire wire69;\n  input wire6_53;\n  wire wire6_53;\n  wire wire70;\n  wire wire71;\n  wire wire72;\n  wire wire73;\n  wire wire74;\n  wire wire75;\n  input wire7_54;\n  wire wire7_54;\n  input wire8_55;\n  wire wire8_55;\n  input wire9_56;\n  wire wire9_56;\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    wire22_33 <= wire33_53_68;\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    wire17_42 <= wire42_48_63;\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    wire18_43 <= wire43_49_64;\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    wire19_44 <= wire44_50_65;\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    wire20_45 <= wire45_51_66;\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    wire21_46 <= wire46_52_67;\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    wire23_34 <= wire34_54_69;\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    wire24_35 <= wire35_55_70;\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    wire25_36 <= wire36_56_71;\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    wire26_37 <= wire37_57_72;\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    wire27_38 <= wire38_58_73;\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    wire28_39 <= wire39_59_74;\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    wire29_40 <= wire40_60_75;\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    wire16_41 <= wire41_47_62;\n  assign wire41_47_62 = 8'hca >> { wire59_58_60_55_54_48_50_56_61_51_47_57_53_52_49, wire59_58_60_55_54_48_50_56_51_47_57_53_30_52_49, wire0_47 };\n  assign wire42_48_63 = 8'hca >> { wire59_58_60_55_54_48_50_56_61_51_47_57_53_52_49, wire59_58_60_55_54_48_50_56_51_47_57_53_30_52_49, wire1_48 };\n  assign wire43_49_64 = 8'hca >> { wire59_58_60_55_54_48_50_56_61_51_47_57_53_52_49, wire59_58_60_55_54_48_50_56_51_47_57_53_30_52_49, wire2_49 };\n  assign wire44_50_65 = 8'hca >> { wire59_58_60_55_54_48_50_56_61_51_47_57_53_52_49, wire59_58_60_55_54_48_50_56_51_47_57_53_30_52_49, wire3_50 };\n  assign wire45_51_66 = 8'hca >> { wire59_58_60_55_54_48_50_56_61_51_47_57_53_52_49, wire59_58_60_55_54_48_50_56_51_47_57_53_30_52_49, wire4_51 };\n  assign wire46_52_67 = 8'hca >> { wire59_58_60_55_54_48_50_56_61_51_47_57_53_52_49, wire59_58_60_55_54_48_50_56_51_47_57_53_30_52_49, wire5_52 };\n  assign wire33_53_68 = 8'hca >> { wire59_58_60_55_54_48_50_56_61_51_47_57_53_52_49, wire59_58_60_55_54_48_50_56_51_47_57_53_30_52_49, wire6_53 };\n  assign wire34_54_69 = 8'hca >> { wire59_58_60_55_54_48_50_56_61_51_47_57_53_52_49, wire59_58_60_55_54_48_50_56_51_47_57_53_30_52_49, wire7_54 };\n  assign wire35_55_70 = 8'hca >> { wire59_58_60_55_54_48_50_56_61_51_47_57_53_52_49, wire59_58_60_55_54_48_50_56_51_47_57_53_30_52_49, wire8_55 };\n  assign wire36_56_71 = 8'hca >> { wire59_58_60_55_54_48_50_56_61_51_47_57_53_52_49, wire59_58_60_55_54_48_50_56_51_47_57_53_30_52_49, wire9_56 };\n  assign wire37_57_72 = 8'hca >> { wire59_58_60_55_54_48_50_56_61_51_47_57_53_52_49, wire59_58_60_55_54_48_50_56_51_47_57_53_30_52_49, wire10_57 };\n  assign wire38_58_73 = 8'hca >> { wire59_58_60_55_54_48_50_56_61_51_47_57_53_52_49, wire59_58_60_55_54_48_50_56_51_47_57_53_30_52_49, wire11_58 };\n  assign wire39_59_74 = 8'hca >> { wire59_58_60_55_54_48_50_56_61_51_47_57_53_52_49, wire59_58_60_55_54_48_50_56_51_47_57_53_30_52_49, wire12_59 };\n  assign wire40_60_75 = 8'hca >> { wire59_58_60_55_54_48_50_56_61_51_47_57_53_52_49, wire59_58_60_55_54_48_50_56_51_47_57_53_30_52_49, wire13_60 };\n  assign wire59_58_60_55_54_48_50_56_51_47_57_53_30_52_49 = 1'h0;\n  assign wire31 = 1'h1;\n  assign wire32 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire61_76 = wire14_76;\n  assign wire75 = wire40_60_75;\n  assign wire74 = wire39_59_74;\n  assign wire73 = wire38_58_73;\n  assign wire72 = wire37_57_72;\n  assign wire71 = wire36_56_71;\n  assign wire70 = wire35_55_70;\n  assign wire69 = wire34_54_69;\n  assign wire68 = wire33_53_68;\n  assign wire67 = wire46_52_67;\n  assign wire66 = wire45_51_66;\n  assign wire65 = wire44_50_65;\n  assign wire64 = wire43_49_64;\n  assign wire63 = wire42_48_63;\n  assign wire62 = wire41_47_62;\n  assign wire59_58_60_55_54_48_50_56_61_51_47_57_53_52_49 = wire61_76;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:3.1-161.10\" *)\nmodule postsynth(wire0_47, wire1_48, wire2_49, wire3_50, wire4_51, wire5_52, wire6_53, wire7_54, wire8_55, wire9_56, wire10_57, wire11_58, wire12_59, wire13_60, wire14_76, wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37, wire16_41, wire17_42, wire18_43, wire19_44, wire20_45\n, wire21_46, wire22_33, wire23_34, wire24_35, wire25_36, wire26_37, wire27_38, wire28_39, wire29_40);\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:5.8-5.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:6.9-6.17\" *)\n  input wire0_47;\n  wire wire0_47;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:8.9-8.18\" *)\n  input wire10_57;\n  wire wire10_57;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:10.9-10.18\" *)\n  input wire11_58;\n  wire wire11_58;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:12.9-12.18\" *)\n  input wire12_59;\n  wire wire12_59;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:14.9-14.18\" *)\n  input wire13_60;\n  wire wire13_60;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:16.9-16.18\" *)\n  input wire14_76;\n  wire wire14_76;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:18.10-18.19\" *)\n  output wire16_41;\n  reg wire16_41;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:20.10-20.19\" *)\n  output wire17_42;\n  reg wire17_42;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:22.10-22.19\" *)\n  output wire18_43;\n  reg wire18_43;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:24.10-24.19\" *)\n  output wire19_44;\n  reg wire19_44;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:26.9-26.17\" *)\n  input wire1_48;\n  wire wire1_48;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:28.10-28.19\" *)\n  output wire20_45;\n  reg wire20_45;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:30.10-30.19\" *)\n  output wire21_46;\n  reg wire21_46;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:32.10-32.19\" *)\n  output wire22_33;\n  reg wire22_33;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:34.10-34.19\" *)\n  output wire23_34;\n  reg wire23_34;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:36.10-36.19\" *)\n  output wire24_35;\n  reg wire24_35;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:38.10-38.19\" *)\n  output wire25_36;\n  reg wire25_36;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:40.10-40.19\" *)\n  output wire26_37;\n  reg wire26_37;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:42.10-42.19\" *)\n  output wire27_38;\n  reg wire27_38;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:44.10-44.19\" *)\n  output wire28_39;\n  reg wire28_39;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:46.10-46.19\" *)\n  output wire29_40;\n  reg wire29_40;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:48.9-48.17\" *)\n  input wire2_49;\n  wire wire2_49;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:50.8-50.14\" *)\n  wire wire31;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:51.8-51.14\" *)\n  wire wire32;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:58.9-58.57\" *)\n  input wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37;\n  wire wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:61.9-61.17\" *)\n  input wire3_50;\n  wire wire3_50;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:70.9-70.17\" *)\n  input wire4_51;\n  wire wire4_51;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:72.8-72.56\" *)\n  wire wire59_58_60_55_54_48_50_56_51_47_57_53_30_52_49;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:73.8-73.56\" *)\n  wire wire59_58_60_55_54_48_50_56_61_51_47_57_53_52_49;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:74.9-74.17\" *)\n  input wire5_52;\n  wire wire5_52;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:76.8-76.17\" *)\n  wire wire61_76;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:85.9-85.17\" *)\n  input wire6_53;\n  wire wire6_53;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:93.9-93.17\" *)\n  input wire7_54;\n  wire wire7_54;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:95.9-95.17\" *)\n  input wire8_55;\n  wire wire8_55;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:97.9-97.17\" *)\n  input wire9_56;\n  wire wire9_56;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:99.3-100.31\" *)\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    if (wire14_76) wire22_33 <= 1'h0;\n    else wire22_33 <= wire6_53;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:101.3-102.31\" *)\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    if (wire14_76) wire17_42 <= 1'h0;\n    else wire17_42 <= wire1_48;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:103.3-104.31\" *)\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    if (wire14_76) wire18_43 <= 1'h0;\n    else wire18_43 <= wire2_49;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:105.3-106.31\" *)\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    if (wire14_76) wire19_44 <= 1'h0;\n    else wire19_44 <= wire3_50;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:107.3-108.31\" *)\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    if (wire14_76) wire20_45 <= 1'h0;\n    else wire20_45 <= wire4_51;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:109.3-110.31\" *)\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    if (wire14_76) wire21_46 <= 1'h0;\n    else wire21_46 <= wire5_52;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:111.3-112.31\" *)\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    if (wire14_76) wire23_34 <= 1'h0;\n    else wire23_34 <= wire7_54;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:113.3-114.31\" *)\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    if (wire14_76) wire24_35 <= 1'h0;\n    else wire24_35 <= wire8_55;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:115.3-116.31\" *)\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    if (wire14_76) wire25_36 <= 1'h0;\n    else wire25_36 <= wire9_56;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:117.3-118.31\" *)\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    if (wire14_76) wire26_37 <= 1'h0;\n    else wire26_37 <= wire10_57;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:119.3-120.31\" *)\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    if (wire14_76) wire27_38 <= 1'h0;\n    else wire27_38 <= wire11_58;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:121.3-122.31\" *)\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    if (wire14_76) wire28_39 <= 1'h0;\n    else wire28_39 <= wire12_59;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:123.3-124.31\" *)\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    if (wire14_76) wire29_40 <= 1'h0;\n    else wire29_40 <= wire13_60;\n  (* src = \"/dev/shm/fuzzmount37B880B5/ED69D33.v:125.3-126.31\" *)\n  always @(posedge wire39_46_15_40_33_36_41_43_44_34_35_45_38_42_37)\n    if (wire14_76) wire16_41 <= 1'h0;\n    else wire16_41 <= wire0_47;\n  assign \\:missing_edge  = 1'h0;\n  assign wire31 = 1'h1;\n  assign wire32 = 1'h0;\n  assign wire59_58_60_55_54_48_50_56_51_47_57_53_30_52_49 = 1'h0;\n  assign wire59_58_60_55_54_48_50_56_61_51_47_57_53_52_49 = wire14_76;\n  assign wire61_76 = wire14_76;\nendmodule\n", :proof {:exit 2, :out "SBY  9:43:03 [/dev/shm/fuzzmount37B880B5/_equiv_check] Removing directory '/dev/shm/fuzzmount37B880B5/_equiv_check'.\nSBY  9:43:03 [/dev/shm/fuzzmount37B880B5/_equiv_check] Copy '/dev/shm/fuzzmount37B880B5/top.v' to '/dev/shm/fuzzmount37B880B5/_equiv_check/src/top.v'.\nSBY  9:43:03 [/dev/shm/fuzzmount37B880B5/_equiv_check] Copy '/dev/shm/fuzzmount37B880B5/ED69D33.v' to '/dev/shm/fuzzmount37B880B5/_equiv_check/src/ED69D33.v'.\nSBY  9:43:03 [/dev/shm/fuzzmount37B880B5/_equiv_check] Copy '/dev/shm/fuzzmount37B880B5/ED69D33.post.v' to '/dev/shm/fuzzmount37B880B5/_equiv_check/src/ED69D33.post.v'.\nSBY  9:43:03 [/dev/shm/fuzzmount37B880B5/_equiv_check] engine_0: abc pdr\nSBY  9:43:03 [/dev/shm/fuzzmount37B880B5/_equiv_check] base: starting process \"cd /dev/shm/fuzzmount37B880B5/_equiv_check/src; /vagrant/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  9:43:13 [/dev/shm/fuzzmount37B880B5/_equiv_check] base: finished (returncode=0)\nSBY  9:43:13 [/dev/shm/fuzzmount37B880B5/_equiv_check] aig: starting process \"cd /dev/shm/fuzzmount37B880B5/_equiv_check/model; /vagrant/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  9:43:24 [/dev/shm/fuzzmount37B880B5/_equiv_check] aig: finished (returncode=0)\nSBY  9:43:24 [/dev/shm/fuzzmount37B880B5/_equiv_check] engine_0: starting process \"cd /dev/shm/fuzzmount37B880B5/_equiv_check; /vagrant/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  9:43:24 [/dev/shm/fuzzmount37B880B5/_equiv_check] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  9:43:24 [/dev/shm/fuzzmount37B880B5/_equiv_check] engine_0: Warning: The network has no constraints.\nSBY  9:43:24 [/dev/shm/fuzzmount37B880B5/_equiv_check] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  9:43:24 [/dev/shm/fuzzmount37B880B5/_equiv_check] engine_0: finished (returncode=0)\nSBY  9:43:24 [/dev/shm/fuzzmount37B880B5/_equiv_check] engine_0: Status returned by engine: FAIL\nSBY  9:43:24 [/dev/shm/fuzzmount37B880B5/_equiv_check] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:20 (20)\nSBY  9:43:24 [/dev/shm/fuzzmount37B880B5/_equiv_check] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  9:43:24 [/dev/shm/fuzzmount37B880B5/_equiv_check] summary: engine_0 (abc pdr) returned FAIL\nSBY  9:43:24 [/dev/shm/fuzzmount37B880B5/_equiv_check] DONE (FAIL, rc=2)\n", :err ""}}}