 ==  Bambu executed with: bambu -O3 -fno-gcse -floop-strip-mine -fno-move-loop-invariants -fno-predictive-commoning -ftracer -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/includes/values_58 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/kruskal/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    is_connected
    make_non_oriented
    kruskal
    main


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 12
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 2560
    Internally allocated memory: 2560
  Time to perform memory allocation: 0.01 seconds


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 12
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 2560
    Internally allocated memory: 2560
  Time to perform memory allocation: 0.01 seconds


  Module allocation information for function is_connected:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.23 seconds


  Module allocation information for function kruskal:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.99 seconds


  Module allocation information for function make_non_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.89 seconds


  Scheduling Information of function is_connected:
    Number of control steps: 40
    Minimum slack: 0.84159999099999905
    Estimated max frequency (MHz): 240.47710605899042
  Time to perform scheduling: 0.05 seconds


  State Transition Graph Information of function is_connected:
    Number of states: 38
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function kruskal:
    Number of control steps: 67
    Minimum slack: 0.017799999999988825
    Estimated max frequency (MHz): 200.71454377584155
  Time to perform scheduling: 0.53 seconds


  State Transition Graph Information of function kruskal:
    Number of states: 65
    Done port is registered
  Time to perform creation of STG: 0.02 seconds


  Scheduling Information of function make_non_oriented:
    Number of control steps: 204
    Minimum slack: 0.030999998999997058
    Estimated max frequency (MHz): 201.24773592246964
  Time to perform scheduling: 0.61 seconds


  State Transition Graph Information of function make_non_oriented:
    Number of states: 202
    Minimum number of cycles: 51
    Maximum number of cycles 155
    Done port is registered
  Time to perform creation of STG: 0.05 seconds


  Easy binding information for function is_connected:
    Bound operations:72/147
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function kruskal:
    Bound operations:256/534
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_non_oriented:
    Bound operations:749/914
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function is_connected:
    Number of storage values inserted: 41
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function kruskal:
    Number of storage values inserted: 256
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_non_oriented:
    Number of storage values inserted: 293
  Time to compute storage value information: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 30 registers(LB:23)
  Time to perform register binding: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 30 registers(LB:23)
  Time to perform register binding: 0.00 seconds


  Module binding information for function is_connected:
    Number of modules instantiated: 129
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 460
    Estimated area of MUX21: 200
    Total estimated area: 660
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 30 registers(LB:23)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function is_connected:
    Number of allocated multiplexers (2-to-1 equivalent): 23
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function is_connected: 237

  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 115 registers(LB:67)
  Time to perform register binding: 0.17 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 165 registers(LB:67)
  Time to perform register binding: 0.13 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 166 registers(LB:67)
  Time to perform register binding: 0.13 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 165 registers(LB:67)
  Time to perform register binding: 0.12 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 166 registers(LB:67)
  Time to perform register binding: 0.13 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 165 registers(LB:67)
  Time to perform register binding: 0.12 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 166 registers(LB:67)
  Time to perform register binding: 0.13 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 165 registers(LB:67)
  Time to perform register binding: 0.13 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 166 registers(LB:67)
  Time to perform register binding: 0.13 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 165 registers(LB:67)
  Time to perform register binding: 0.13 seconds


  Module binding information for function kruskal:
    Number of modules instantiated: 415
    Number of possible conflicts for possible false paths introduced by resource sharing: 1584
    Estimated resources area (no Muxes and address logic): 9414
    Estimated area of MUX21: 714.33333333333337
    Total estimated area: 10128.333333333334
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.19 seconds
    Clique covering computation completed in 1.32 seconds
  Time to perform module binding: 1.53 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 166 registers(LB:67)
  Time to perform register binding: 0.12 seconds


  Connection Binding Information for function kruskal:
    Number of allocated multiplexers (2-to-1 equivalent): 98
  Time to perform interconnection binding: 0.02 seconds

  Total number of flip-flops in function kruskal: 1648

  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 221 registers(LB:132)
  Time to perform register binding: 0.20 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 222 registers(LB:132)
  Time to perform register binding: 0.20 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 222 registers(LB:132)
  Time to perform register binding: 0.19 seconds


  Module binding information for function make_non_oriented:
    Number of modules instantiated: 785
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 3532
    Estimated area of MUX21: 1666.8333333333335
    Total estimated area: 5198.8333333333339
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.26 seconds
    Clique covering computation completed in 0.55 seconds
  Time to perform module binding: 0.83 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 222 registers(LB:132)
  Time to perform register binding: 0.19 seconds


  Connection Binding Information for function make_non_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 240
  Time to perform interconnection binding: 0.02 seconds

  Total number of flip-flops in function make_non_oriented: 2965

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.03 seconds


  Scheduling Information of function main:
    Number of control steps: 11
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function main:
    Number of states: 12
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:18/24
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 8
  Time to compute storage value information: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 8 registers(LB:7)
  Time to perform register binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 8 registers(LB:7)
  Time to perform register binding: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 20
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 8918
    Estimated area of MUX21: 66
    Total estimated area: 8984
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 8 registers(LB:7)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function main:
    Number of allocated multiplexers (2-to-1 equivalent): 4
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function main: 71
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/files/values_58/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 386 cycles
  Number of executions     : 1
  Average execution        : 386 cycles
