###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 10:49:50 2013
#  Command:           report_timing -net -format {instance arc cell slew net...
###############################################################
Path 1: MET Hold Check with Pin RegX_31/\Reg_reg[6] /CK 
Endpoint:   RegX_31/\Reg_reg[6] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_31/\Reg_reg[6] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.74010
+ Hold                        0.04690
+ Phase Shift                 0.00000
= Required Time               0.78700
  Arrival Time                1.03500
  Slack Time                  0.24800
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.74010
     = Beginpoint Arrival Time       0.74010
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_31/\Reg_reg[6] | CK ^         |          | 0.13350 | clk__L2_N5  |            | 0.04593 |         | 0.74010 | 
     | RegX_31/\Reg_reg[6] | CK ^ -> QN ^ | DFFR_X1  | 0.03080 | RegX_31/n79 |            | 0.00162 | 0.25290 | 0.99300 | 
     | RegX_31/U14         |              | OAI21_X1 | 0.03080 | RegX_31/n79 |            | 0.00162 | 0.00000 | 0.99300 | 
     | RegX_31/U14         | B2 ^ -> ZN v | OAI21_X1 | 0.01350 | RegX_31/n63 |            | 0.00149 | 0.04200 | 1.03500 | 
     | RegX_31/\Reg_reg[6] |              | DFFR_X1  | 0.01350 | RegX_31/n63 |            | 0.00149 | 0.00000 | 1.03500 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin RegX_12/\Reg_reg[1] /CK 
Endpoint:   RegX_12/\Reg_reg[1] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_12/\Reg_reg[1] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.73620
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.78290
  Arrival Time                1.03090
  Slack Time                  0.24800
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.73620
     = Beginpoint Arrival Time       0.73620
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_12/\Reg_reg[1] | CK ^         |          | 0.13130 | clk__L2_N1  |            | 0.04511 |         | 0.73620 | 
     | RegX_12/\Reg_reg[1] | CK ^ -> QN ^ | DFFR_X1  | 0.03080 | RegX_12/n84 |            | 0.00163 | 0.25250 | 0.98870 | 
     | RegX_12/U4          |              | OAI21_X1 | 0.03080 | RegX_12/n84 |            | 0.00163 | 0.00000 | 0.98870 | 
     | RegX_12/U4          | B2 ^ -> ZN v | OAI21_X1 | 0.01350 | RegX_12/n68 |            | 0.00152 | 0.04220 | 1.03090 | 
     | RegX_12/\Reg_reg[1] |              | DFFR_X1  | 0.01350 | RegX_12/n68 |            | 0.00152 | 0.00000 | 1.03090 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin RegX_20/\Reg_reg[13] /CK 
Endpoint:   RegX_20/\Reg_reg[13] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_20/\Reg_reg[13] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.73410
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.78080
  Arrival Time                1.02890
  Slack Time                  0.24810
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.73410
     = Beginpoint Arrival Time       0.73410
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_20/\Reg_reg[13] | CK ^         |          | 0.13120 | clk__L2_N0  |            | 0.04509 |         | 0.73410 | 
     | RegX_20/\Reg_reg[13] | CK ^ -> QN ^ | DFFR_X1  | 0.03090 | RegX_20/n72 |            | 0.00164 | 0.25260 | 0.98670 | 
     | RegX_20/U28          |              | OAI21_X1 | 0.03090 | RegX_20/n72 |            | 0.00164 | 0.00000 | 0.98670 | 
     | RegX_20/U28          | B2 ^ -> ZN v | OAI21_X1 | 0.01350 | RegX_20/n56 |            | 0.00150 | 0.04220 | 1.02890 | 
     | RegX_20/\Reg_reg[13] |              | DFFR_X1  | 0.01350 | RegX_20/n56 |            | 0.00150 | 0.00000 | 1.02890 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin RegX_29/\Reg_reg[14] /CK 
Endpoint:   RegX_29/\Reg_reg[14] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_29/\Reg_reg[14] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.73730
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.78400
  Arrival Time                1.03220
  Slack Time                  0.24820
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.73730
     = Beginpoint Arrival Time       0.73730
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_29/\Reg_reg[14] | CK ^         |          | 0.13130 | clk__L2_N1  |            | 0.04511 |         | 0.73730 | 
     | RegX_29/\Reg_reg[14] | CK ^ -> QN ^ | DFFR_X1  | 0.03110 | RegX_29/n71 |            | 0.00166 | 0.25280 | 0.99010 | 
     | RegX_29/U30          |              | OAI21_X1 | 0.03110 | RegX_29/n71 |            | 0.00166 | 0.00000 | 0.99010 | 
     | RegX_29/U30          | B2 ^ -> ZN v | OAI21_X1 | 0.01330 | RegX_29/n55 |            | 0.00147 | 0.04210 | 1.03220 | 
     | RegX_29/\Reg_reg[14] |              | DFFR_X1  | 0.01330 | RegX_29/n55 |            | 0.00147 | 0.00000 | 1.03220 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin RegX_30/\Reg_reg[13] /CK 
Endpoint:   RegX_30/\Reg_reg[13] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_30/\Reg_reg[13] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.73700
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.78370
  Arrival Time                1.03200
  Slack Time                  0.24830
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.73700
     = Beginpoint Arrival Time       0.73700
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_30/\Reg_reg[13] | CK ^         |          | 0.13130 | clk__L2_N1  |            | 0.04511 |         | 0.73700 | 
     | RegX_30/\Reg_reg[13] | CK ^ -> QN ^ | DFFR_X1  | 0.03080 | RegX_30/n72 |            | 0.00163 | 0.25250 | 0.98950 | 
     | RegX_30/U28          |              | OAI21_X1 | 0.03080 | RegX_30/n72 |            | 0.00163 | 0.00000 | 0.98950 | 
     | RegX_30/U28          | B2 ^ -> ZN v | OAI21_X1 | 0.01380 | RegX_30/n56 |            | 0.00158 | 0.04250 | 1.03200 | 
     | RegX_30/\Reg_reg[13] |              | DFFR_X1  | 0.01380 | RegX_30/n56 |            | 0.00158 | 0.00000 | 1.03200 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin RegX_31/\Reg_reg[14] /CK 
Endpoint:   RegX_31/\Reg_reg[14] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_31/\Reg_reg[14] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.73970
+ Hold                        0.04690
+ Phase Shift                 0.00000
= Required Time               0.78660
  Arrival Time                1.03500
  Slack Time                  0.24840
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.73970
     = Beginpoint Arrival Time       0.73970
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_31/\Reg_reg[14] | CK ^         |          | 0.13350 | clk__L2_N5  |            | 0.04593 |         | 0.73970 | 
     | RegX_31/\Reg_reg[14] | CK ^ -> QN ^ | DFFR_X1  | 0.03080 | RegX_31/n71 |            | 0.00162 | 0.25290 | 0.99260 | 
     | RegX_31/U30          |              | OAI21_X1 | 0.03080 | RegX_31/n71 |            | 0.00162 | 0.00000 | 0.99260 | 
     | RegX_31/U30          | B2 ^ -> ZN v | OAI21_X1 | 0.01360 | RegX_31/n55 |            | 0.00155 | 0.04240 | 1.03500 | 
     | RegX_31/\Reg_reg[14] |              | DFFR_X1  | 0.01360 | RegX_31/n55 |            | 0.00155 | 0.00000 | 1.03500 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin RegX_22/\Reg_reg[14] /CK 
Endpoint:   RegX_22/\Reg_reg[14] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_22/\Reg_reg[14] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.74040
+ Hold                        0.04690
+ Phase Shift                 0.00000
= Required Time               0.78730
  Arrival Time                1.03580
  Slack Time                  0.24850
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.74040
     = Beginpoint Arrival Time       0.74040
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_22/\Reg_reg[14] | CK ^         |          | 0.13350 | clk__L2_N5  |            | 0.04593 |         | 0.74040 | 
     | RegX_22/\Reg_reg[14] | CK ^ -> QN ^ | DFFR_X1  | 0.03100 | RegX_22/n71 |            | 0.00165 | 0.25330 | 0.99370 | 
     | RegX_22/U30          |              | OAI21_X1 | 0.03100 | RegX_22/n71 |            | 0.00165 | 0.00000 | 0.99370 | 
     | RegX_22/U30          | B2 ^ -> ZN v | OAI21_X1 | 0.01350 | RegX_22/n55 |            | 0.00148 | 0.04210 | 1.03580 | 
     | RegX_22/\Reg_reg[14] |              | DFFR_X1  | 0.01350 | RegX_22/n55 |            | 0.00148 | 0.00000 | 1.03580 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin RegX_24/\Reg_reg[11] /CK 
Endpoint:   RegX_24/\Reg_reg[11] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_24/\Reg_reg[11] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.73520
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.78190
  Arrival Time                1.03050
  Slack Time                  0.24860
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.73520
     = Beginpoint Arrival Time       0.73520
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_24/\Reg_reg[11] | CK ^         |          | 0.13120 | clk__L2_N0  |            | 0.04509 |         | 0.73520 | 
     | RegX_24/\Reg_reg[11] | CK ^ -> QN ^ | DFFR_X1  | 0.03110 | RegX_24/n74 |            | 0.00166 | 0.25280 | 0.98800 | 
     | RegX_24/U24          |              | OAI21_X1 | 0.03110 | RegX_24/n74 |            | 0.00166 | 0.00000 | 0.98800 | 
     | RegX_24/U24          | B2 ^ -> ZN v | OAI21_X1 | 0.01350 | RegX_24/n58 |            | 0.00153 | 0.04240 | 1.03040 | 
     | RegX_24/\Reg_reg[11] |              | DFFR_X1  | 0.01350 | RegX_24/n58 |            | 0.00153 | 0.00010 | 1.03050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin RegX_8/\Reg_reg[2] /CK 
Endpoint:   RegX_8/\Reg_reg[2] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_8/\Reg_reg[2] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.73400
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.78070
  Arrival Time                1.02930
  Slack Time                  0.24860
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.73400
     = Beginpoint Arrival Time       0.73400
     +----------------------------------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |    Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                    |              |          |         |            | Annotation |         |         |  Time   | 
     |--------------------+--------------+----------+---------+------------+------------+---------+---------+---------| 
     | RegX_8/\Reg_reg[2] | CK ^         |          | 0.13120 | clk__L2_N0 |            | 0.04509 |         | 0.73400 | 
     | RegX_8/\Reg_reg[2] | CK ^ -> QN ^ | DFFR_X1  | 0.03100 | RegX_8/n83 |            | 0.00165 | 0.25270 | 0.98670 | 
     | RegX_8/U6          |              | OAI21_X1 | 0.03100 | RegX_8/n83 |            | 0.00165 | 0.00000 | 0.98670 | 
     | RegX_8/U6          | B2 ^ -> ZN v | OAI21_X1 | 0.01380 | RegX_8/n67 |            | 0.00158 | 0.04260 | 1.02930 | 
     | RegX_8/\Reg_reg[2] |              | DFFR_X1  | 0.01380 | RegX_8/n67 |            | 0.00158 | 0.00000 | 1.02930 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin RegX_11/\Reg_reg[5] /CK 
Endpoint:   RegX_11/\Reg_reg[5] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_11/\Reg_reg[5] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.74320
+ Hold                        0.04730
+ Phase Shift                 0.00000
= Required Time               0.79050
  Arrival Time                1.03920
  Slack Time                  0.24870
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.74320
     = Beginpoint Arrival Time       0.74320
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_11/\Reg_reg[5] | CK ^         |          | 0.13730 | clk__L2_N4  |            | 0.04734 |         | 0.74320 | 
     | RegX_11/\Reg_reg[5] | CK ^ -> QN ^ | DFFR_X1  | 0.03070 | RegX_11/n80 |            | 0.00162 | 0.25390 | 0.99710 | 
     | RegX_11/U12         |              | OAI21_X1 | 0.03070 | RegX_11/n80 |            | 0.00162 | 0.00000 | 0.99710 | 
     | RegX_11/U12         | B2 ^ -> ZN v | OAI21_X1 | 0.01350 | RegX_11/n64 |            | 0.00152 | 0.04210 | 1.03920 | 
     | RegX_11/\Reg_reg[5] |              | DFFR_X1  | 0.01350 | RegX_11/n64 |            | 0.00152 | 0.00000 | 1.03920 | 
     +------------------------------------------------------------------------------------------------------------------+ 

