Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Fri Feb  5 11:28:08 2016
| Host              : graham-Latitude-E5500 running 64-bit unknown
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file PS_PL_wrapper_timing_summary_routed.rpt -rpx PS_PL_wrapper_timing_summary_routed.rpx
| Design            : PS_PL_wrapper
| Device            : 7z010-clg225
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.176        0.000                      0                 8518        0.037        0.000                      0                 8518        9.056        0.000                       0                  3206  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
PS_PL_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_PS_PL_clk_wiz_0_1    {0.000 10.306}     20.611          48.517          
  clkfbout_PS_PL_clk_wiz_0_1    {0.000 20.000}     40.000          25.000          
clk_fpga_0                      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PS_PL_i/clk_wiz_0/inst/clk_in1                                                                                                                                                   18.751        0.000                       0                     1  
  clk_out1_PS_PL_clk_wiz_0_1          9.176        0.000                      0                 8518        0.037        0.000                      0                 8518        9.056        0.000                       0                  3201  
  clkfbout_PS_PL_clk_wiz_0_1                                                                                                                                                     37.845        0.000                       0                     3  
clk_fpga_0                                                                                                                                                                       17.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PS_PL_i/clk_wiz_0/inst/clk_in1
  To Clock:  PS_PL_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PS_PL_i/clk_wiz_0/inst/clk_in1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PS_PL_i/clk_wiz_0/inst/clk_in1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                          
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     20.000  18.751  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   20.000  80.000  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PS_PL_clk_wiz_0_1
  To Clock:  clk_out1_PS_PL_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.176ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.913ns  (logic 3.803ns (34.847%)  route 7.110ns (65.153%))
  Logic Levels:           5  (LUT5=3 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 22.153 - 20.611 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        1.712     1.712    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.166 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.793     5.959    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/ADDRC0
    SLICE_X4Y8           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     6.112 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.058     7.171    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.359     7.530 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=50, routed)          2.132     9.662    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/port_id[2]
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.332     9.994 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=22, routed)          0.948    10.942    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_present_lut/I2
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.150    11.092 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.693    11.785    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer01_lut/I2
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.355    12.140 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.486    12.626    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/O5
    SLICE_X1Y15          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        1.541    22.153    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/clk
    SLICE_X1Y15                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer0_flop/C
                         clock pessimism              0.115    22.267    
                         clock uncertainty           -0.181    22.086    
    SLICE_X1Y15          FDRE (Setup_fdre_C_D)       -0.284    21.802    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer0_flop
  -------------------------------------------------------------------
                         required time                         21.802    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  9.176    

Slack (MET) :             9.738ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.191ns  (logic 2.980ns (29.241%)  route 7.211ns (70.759%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 22.111 - 20.611 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        1.709     1.709    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y5                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.163 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=24, routed)          2.284     6.447    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/lower_reg_banks/ADDRB2
    SLICE_X4Y21          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     6.597 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/lower_reg_banks/RAMB/O
                         net (fo=13, routed)          1.268     7.866    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[0].second_operand.out_port_lut/I0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.376     8.242 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[0].second_operand.out_port_lut/LUT5/O
                         net (fo=16, routed)          3.659    11.901    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/out_port[0]
    SLICE_X29Y6          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        1.499    22.111    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X29Y6                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism              0.014    22.125    
                         clock uncertainty           -0.181    21.944    
    SLICE_X29Y6          FDRE (Setup_fdre_C_D)       -0.305    21.639    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.639    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  9.738    

Slack (MET) :             9.762ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_1.fdse_comp/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.227ns  (logic 2.994ns (29.275%)  route 7.233ns (70.725%))
  Logic Levels:           2  (LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 22.177 - 20.611 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        1.709     1.709    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y5                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.163 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=24, routed)          1.816     5.980    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/lower_reg_banks/ADDRD1
    SLICE_X4Y21          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.157     6.137 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/lower_reg_banks/RAMD/O
                         net (fo=13, routed)          1.392     7.529    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[2].second_operand.out_port_lut/I0
    SLICE_X7Y19          LUT5 (Prop_lut5_I0_O)        0.383     7.912 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[2].second_operand.out_port_lut/LUT5/O
                         net (fo=14, routed)          4.025    11.937    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/out_port[2]
    SLICE_X37Y18         FDSE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_1.fdse_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        1.565    22.177    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X37Y18                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_1.fdse_comp/C
                         clock pessimism              0.014    22.191    
                         clock uncertainty           -0.181    22.010    
    SLICE_X37Y18         FDSE (Setup_fdse_C_D)       -0.311    21.699    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_1.fdse_comp
  -------------------------------------------------------------------
                         required time                         21.699    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  9.762    

Slack (MET) :             9.871ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem13/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_1.fdse_comp/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.117ns  (logic 2.994ns (29.594%)  route 7.123ns (70.406%))
  Logic Levels:           2  (LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 22.182 - 20.611 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        1.709     1.709    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y5                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.163 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=24, routed)          1.816     5.980    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/lower_reg_banks/ADDRD1
    SLICE_X4Y21          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.157     6.137 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/lower_reg_banks/RAMD/O
                         net (fo=13, routed)          1.392     7.529    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[2].second_operand.out_port_lut/I0
    SLICE_X7Y19          LUT5 (Prop_lut5_I0_O)        0.383     7.912 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[2].second_operand.out_port_lut/LUT5/O
                         net (fo=14, routed)          3.915    11.826    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem13/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/out_port[2]
    SLICE_X37Y14         FDSE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem13/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_1.fdse_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        1.570    22.182    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem13/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X37Y14                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem13/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_1.fdse_comp/C
                         clock pessimism              0.014    22.196    
                         clock uncertainty           -0.181    22.015    
    SLICE_X37Y14         FDSE (Setup_fdse_C_D)       -0.317    21.698    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem13/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_1.fdse_comp
  -------------------------------------------------------------------
                         required time                         21.698    
                         arrival time                         -11.826    
  -------------------------------------------------------------------
                         slack                                  9.871    

Slack (MET) :             9.978ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.004ns  (logic 2.980ns (29.789%)  route 7.024ns (70.211%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 22.186 - 20.611 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        1.709     1.709    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y5                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.163 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=24, routed)          2.284     6.447    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/lower_reg_banks/ADDRB2
    SLICE_X4Y21          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     6.597 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/lower_reg_banks/RAMB/O
                         net (fo=13, routed)          1.268     7.866    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[0].second_operand.out_port_lut/I0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.376     8.242 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[0].second_operand.out_port_lut/LUT5/O
                         net (fo=16, routed)          3.472    11.713    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/out_port[0]
    SLICE_X37Y7          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        1.574    22.186    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X37Y7                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism              0.014    22.200    
                         clock uncertainty           -0.181    22.019    
    SLICE_X37Y7          FDRE (Setup_fdre_C_D)       -0.327    21.692    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.692    
                         arrival time                         -11.713    
  -------------------------------------------------------------------
                         slack                                  9.978    

Slack (MET) :             10.006ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.398ns  (logic 3.774ns (36.295%)  route 6.624ns (63.705%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 22.153 - 20.611 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        1.712     1.712    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.166 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.793     5.959    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/ADDRC0
    SLICE_X4Y8           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     6.112 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.058     7.171    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.359     7.530 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=50, routed)          2.132     9.662    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/port_id[2]
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.332     9.994 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=22, routed)          0.948    10.942    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_present_lut/I2
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.150    11.092 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.693    11.785    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer01_lut/I2
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.326    12.111 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer01_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.111    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/O6
    SLICE_X1Y15          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        1.541    22.153    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/clk
    SLICE_X1Y15                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer1_flop/C
                         clock pessimism              0.115    22.267    
                         clock uncertainty           -0.181    22.086    
    SLICE_X1Y15          FDRE (Setup_fdre_C_D)        0.031    22.117    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer1_flop
  -------------------------------------------------------------------
                         required time                         22.117    
                         arrival time                         -12.111    
  -------------------------------------------------------------------
                         slack                                 10.006    

Slack (MET) :             10.138ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem13/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_1.fdse_comp/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.064ns  (logic 2.702ns (26.847%)  route 7.362ns (73.153%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 22.182 - 20.611 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        1.709     1.709    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y5                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.163 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=24, routed)          2.678     6.842    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/ADDRB2
    SLICE_X6Y21          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     6.966 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/RAMB_D1/O
                         net (fo=12, routed)          0.981     7.947    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].second_operand.out_port_lut/I2
    SLICE_X7Y21          LUT6 (Prop_lut6_I2_O)        0.124     8.071 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].second_operand.out_port_lut/LUT6/O
                         net (fo=13, routed)          3.703    11.774    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem13/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/out_port[5]
    SLICE_X41Y15         FDSE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem13/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_1.fdse_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        1.570    22.182    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem13/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X41Y15                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem13/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_1.fdse_comp/C
                         clock pessimism              0.014    22.196    
                         clock uncertainty           -0.181    22.015    
    SLICE_X41Y15         FDSE (Setup_fdse_C_D)       -0.103    21.912    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem13/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_1.fdse_comp
  -------------------------------------------------------------------
                         required time                         21.912    
                         arrival time                         -11.774    
  -------------------------------------------------------------------
                         slack                                 10.138    

Slack (MET) :             10.230ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.697ns  (logic 3.763ns (38.807%)  route 5.934ns (61.193%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 22.104 - 20.611 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        1.697     1.697    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y4                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.151 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.426     5.578    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/lower_reg_banks/ADDRC0
    SLICE_X24Y23         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.731 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.873     6.604    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X25Y22         LUT5 (Prop_lut5_I0_O)        0.359     6.963 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=59, routed)          1.654     8.617    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/port_id[2]
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.352     8.969 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3/O
                         net (fo=1, routed)           0.428     9.396    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3
    SLICE_X23Y19         LUT6 (Prop_lut6_I5_O)        0.326     9.722 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__5/O
                         net (fo=3, routed)           0.710    10.433    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__5
    SLICE_X23Y16         LUT3 (Prop_lut3_I0_O)        0.119    10.552 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__29/O
                         net (fo=8, routed)           0.842    11.394    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_1
    SLICE_X25Y11         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        1.492    22.104    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X25Y11                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism              0.115    22.218    
                         clock uncertainty           -0.181    22.037    
    SLICE_X25Y11         FDRE (Setup_fdre_C_CE)      -0.413    21.624    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.624    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                 10.230    

Slack (MET) :             10.230ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_1.fdse_comp/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.697ns  (logic 3.763ns (38.807%)  route 5.934ns (61.193%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 22.104 - 20.611 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        1.697     1.697    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y4                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.151 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.426     5.578    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/lower_reg_banks/ADDRC0
    SLICE_X24Y23         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.731 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.873     6.604    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X25Y22         LUT5 (Prop_lut5_I0_O)        0.359     6.963 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=59, routed)          1.654     8.617    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/port_id[2]
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.352     8.969 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3/O
                         net (fo=1, routed)           0.428     9.396    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3
    SLICE_X23Y19         LUT6 (Prop_lut6_I5_O)        0.326     9.722 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__5/O
                         net (fo=3, routed)           0.710    10.433    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__5
    SLICE_X23Y16         LUT3 (Prop_lut3_I0_O)        0.119    10.552 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__29/O
                         net (fo=8, routed)           0.842    11.394    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_1
    SLICE_X25Y11         FDSE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_1.fdse_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        1.492    22.104    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X25Y11                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_1.fdse_comp/C
                         clock pessimism              0.115    22.218    
                         clock uncertainty           -0.181    22.037    
    SLICE_X25Y11         FDSE (Setup_fdse_C_CE)      -0.413    21.624    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_1.fdse_comp
  -------------------------------------------------------------------
                         required time                         21.624    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                 10.230    

Slack (MET) :             10.259ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.881ns  (logic 3.768ns (38.134%)  route 6.113ns (61.866%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 22.109 - 20.611 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        1.697     1.697    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y4                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.151 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.426     5.578    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/lower_reg_banks/ADDRC0
    SLICE_X24Y23         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.731 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.873     6.604    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X25Y22         LUT5 (Prop_lut5_I0_O)        0.359     6.963 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=59, routed)          1.654     8.617    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/port_id[2]
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.352     8.969 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3/O
                         net (fo=1, routed)           0.428     9.396    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3
    SLICE_X23Y19         LUT6 (Prop_lut6_I5_O)        0.326     9.722 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__5/O
                         net (fo=3, routed)           0.706    10.429    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__5
    SLICE_X23Y16         LUT3 (Prop_lut3_I0_O)        0.124    10.553 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_1.fdse_comp_i_1__1/O
                         net (fo=3, routed)           1.026    11.579    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_8
    SLICE_X29Y10         FDSE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        1.497    22.109    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X29Y10                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp/C
                         clock pessimism              0.115    22.223    
                         clock uncertainty           -0.181    22.042    
    SLICE_X29Y10         FDSE (Setup_fdse_C_CE)      -0.205    21.837    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp
  -------------------------------------------------------------------
                         required time                         21.837    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                 10.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.872%)  route 0.252ns (64.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        0.560     0.560    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/clk
    SLICE_X27Y12                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y12         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][13]/Q
                         net (fo=1, routed)           0.252     0.953    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y1          RAMB36E1                                     r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        0.872     0.872    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y1                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.620    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.916    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        0.563     0.563    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X13Y12                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.056     0.759    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X12Y12         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        0.830     0.830    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X12Y12                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.254     0.576    
    SLICE_X12Y12         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.723    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem21_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        0.551     0.551    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem21_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X21Y20                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem21_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem21_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.056     0.747    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X20Y20         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        0.819     0.819    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X20Y20                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.564    
    SLICE_X20Y20         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.711    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        0.590     0.590    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X37Y3                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.100     0.831    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/o[7]
    SLICE_X38Y2          SRL16E                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        0.860     0.860    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/clk
    SLICE_X38Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1/CLK
                         clock pessimism             -0.253     0.607    
    SLICE_X38Y2          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.790    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].srl16_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        0.592     0.592    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X41Y5                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.102     0.835    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/o[23]
    SLICE_X42Y5          SRL16E                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].srl16_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        0.861     0.861    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/clk
    SLICE_X42Y5                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].srl16_used.u1/CLK
                         clock pessimism             -0.253     0.608    
    SLICE_X42Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.791    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].srl16_used.u1
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.803%)  route 0.253ns (64.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        0.560     0.560    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/clk
    SLICE_X27Y12                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y12         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][5]/Q
                         net (fo=1, routed)           0.253     0.953    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y3          RAMB36E1                                     r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        0.864     0.864    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.612    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.908    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem19_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/logical1/latency_pipe_5_26_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.249%)  route 0.216ns (53.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        0.562     0.562    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem19_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X18Y9                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem19_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem19_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.216     0.919    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem19_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/slice9_y_net
    SLICE_X22Y10         LUT2 (Prop_lut2_I0_O)        0.045     0.964 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem19_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/latency_pipe_5_26[0][0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.964    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/logical1/fully_2_1_bit
    SLICE_X22Y10         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/logical1/latency_pipe_5_26_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        0.826     0.826    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/logical1/clk
    SLICE_X22Y10                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/logical1/latency_pipe_5_26_reg[0][0]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X22Y10         FDRE (Hold_fdre_C_D)         0.092     0.913    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/logical1/latency_pipe_5_26_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.790%)  route 0.242ns (63.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        0.559     0.559    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X19Y15                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=3, routed)           0.242     0.942    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/I1[0]
    SLICE_X23Y15         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        0.822     0.822    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X23Y15                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.005     0.817    
    SLICE_X23Y15         FDRE (Hold_fdre_C_D)         0.070     0.887    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/adcvalue/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.427%)  route 0.205ns (49.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        0.559     0.559    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/clk
    SLICE_X20Y8                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDRE (Prop_fdre_C_Q)         0.164     0.723 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2/Q
                         net (fo=2, routed)           0.205     0.928    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/mux/O1[11]
    SLICE_X22Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/mux/fd_prim_array[11].bit_is_0.fdre_comp_i_1/O
                         net (fo=1, routed)           0.000     0.973    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/adcvalue/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[11]
    SLICE_X22Y8          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/adcvalue/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        0.827     0.827    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/adcvalue/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X22Y8                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/adcvalue/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/C
                         clock pessimism             -0.005     0.822    
    SLICE_X22Y8          FDRE (Hold_fdre_C_D)         0.092     0.914    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/adcvalue/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/adcvalue/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.549%)  route 0.204ns (49.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        0.559     0.559    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/clk
    SLICE_X20Y8                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDRE (Prop_fdre_C_Q)         0.164     0.723 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2/Q
                         net (fo=2, routed)           0.204     0.927    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/mux/O1[11]
    SLICE_X22Y8          LUT5 (Prop_lut5_I1_O)        0.045     0.972 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/mux/fd_prim_array[10].bit_is_0.fdre_comp_i_1/O
                         net (fo=1, routed)           0.000     0.972    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/adcvalue/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[10]
    SLICE_X22Y8          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/adcvalue/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3199, routed)        0.827     0.827    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/adcvalue/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X22Y8                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/adcvalue/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/C
                         clock pessimism             -0.005     0.822    
    SLICE_X22Y8          FDRE (Hold_fdre_C_D)         0.091     0.913    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/adcvalue/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PS_PL_clk_wiz_0_1
Waveform:           { 0 10.3057 }
Period:             20.611
Sources:            { PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                                 
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.611  18.035   RAMB36_X1Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK                  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.611  18.035   RAMB36_X1Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK                  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.611  18.035   RAMB36_X1Y1      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK                  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.611  18.035   RAMB36_X1Y1      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK                  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.611  18.035   RAMB36_X0Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.611  18.035   RAMB36_X0Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.611  18.035   RAMB36_X0Y1      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.611  18.035   RAMB36_X0Y1      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     20.611  18.035   RAMB18_X0Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     20.611  18.035   RAMB18_X0Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   20.611  192.749  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                                        
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X28Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK                                                                
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X28Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK                                                             
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X28Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK                                                                
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X28Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK                                                             
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X28Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK                                                                
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X28Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK                                                             
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     10.306  9.056    SLICE_X28Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK                                                                
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     10.306  9.056    SLICE_X28Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK                                                             
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X28Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/CLK                                                                
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X28Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK                                                             
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X8Y11      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK                                                                 
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X8Y11      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK                                                              
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X8Y11      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK                                                                 
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X8Y11      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK                                                              
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X8Y11      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK                                                                 
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X8Y11      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK                                                              
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     10.306  9.056    SLICE_X8Y11      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK                                                                 
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     10.306  9.056    SLICE_X8Y11      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK                                                              
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X8Y10      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/CLK                                                                 
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X8Y10      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK                                                              



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PS_PL_clk_wiz_0_1
  To Clock:  clkfbout_PS_PL_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PS_PL_clk_wiz_0_1
Waveform:           { 0 20 }
Period:             40.000
Sources:            { PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                            
Min Period  n/a     BUFG/I               n/a            2.155     40.000  37.845   BUFGCTRL_X0Y1    PS_PL_i/clk_wiz_0/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   40.000  60.000   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PS_PL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin                                                                    
Min Period  n/a     BUFG/I   n/a            2.155     20.000  17.845  BUFGCTRL_X0Y2  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I  



