var searchData=
[
  ['mxc_5fadc_5fconversion_5freq_5ft',['mxc_adc_conversion_req_t',['../group__adc.html#structmxc__adc__conversion__req__t',1,'']]],
  ['mxc_5fadc_5fmonitor_5freq_5ft',['mxc_adc_monitor_req_t',['../group__adc.html#structmxc__adc__monitor__req__t',1,'']]],
  ['mxc_5fadc_5fregs_5ft',['mxc_adc_regs_t',['../group__adc__registers.html#structmxc__adc__regs__t',1,'']]],
  ['mxc_5faes_5fkey_5fregs_5ft',['mxc_aes_key_regs_t',['../group__aes__key__registers.html#structmxc__aes__key__regs__t',1,'']]],
  ['mxc_5faeskeys_5fregs_5ft',['mxc_aeskeys_regs_t',['../group__aeskeys__registers.html#structmxc__aeskeys__regs__t',1,'']]],
  ['mxc_5fdma_5fadv_5fconfig_5ft',['mxc_dma_adv_config_t',['../group__dma.html#structmxc__dma__adv__config__t',1,'']]],
  ['mxc_5fdma_5fch_5fregs_5ft',['mxc_dma_ch_regs_t',['../group__dma__registers.html#structmxc__dma__ch__regs__t',1,'']]],
  ['mxc_5fdma_5fconfig_5ft',['mxc_dma_config_t',['../group__dma.html#structmxc__dma__config__t',1,'']]],
  ['mxc_5fdma_5fsrcdst_5ft',['mxc_dma_srcdst_t',['../group__dma.html#structmxc__dma__srcdst__t',1,'']]],
  ['mxc_5fdvs_5fregs_5ft',['mxc_dvs_regs_t',['../group__dvs__registers.html#structmxc__dvs__regs__t',1,'']]],
  ['mxc_5ffcr_5fregs_5ft',['mxc_fcr_regs_t',['../group__fcr__registers.html#structmxc__fcr__regs__t',1,'']]],
  ['mxc_5fflc_5fregs_5ft',['mxc_flc_regs_t',['../group__flc__registers.html#structmxc__flc__regs__t',1,'']]],
  ['mxc_5fgcr_5fregs_5ft',['mxc_gcr_regs_t',['../group__gcr__registers.html#structmxc__gcr__regs__t',1,'']]],
  ['mxc_5fgpio_5fcfg_5ft',['mxc_gpio_cfg_t',['../group__gpio.html#structmxc__gpio__cfg__t',1,'']]],
  ['mxc_5fgpio_5fregs_5ft',['mxc_gpio_regs_t',['../group__gpio__registers.html#structmxc__gpio__regs__t',1,'']]],
  ['mxc_5fhtmr_5fregs_5ft',['mxc_htmr_regs_t',['../group__htmr__registers.html#structmxc__htmr__regs__t',1,'']]],
  ['mxc_5fi2c_5fregs_5ft',['mxc_i2c_regs_t',['../group__i2c__registers.html#structmxc__i2c__regs__t',1,'']]],
  ['mxc_5ficc_5fregs_5ft',['mxc_icc_regs_t',['../group__icc__registers.html#structmxc__icc__regs__t',1,'']]],
  ['mxc_5fmcr_5fregs_5ft',['mxc_mcr_regs_t',['../group__mcr__registers.html#structmxc__mcr__regs__t',1,'']]],
  ['mxc_5fowm_5fcfg_5ft',['mxc_owm_cfg_t',['../group__owm.html#structmxc__owm__cfg__t',1,'']]],
  ['mxc_5fowm_5fregs_5ft',['mxc_owm_regs_t',['../group__owm__registers.html#structmxc__owm__regs__t',1,'']]],
  ['mxc_5fpt_5fcfg_5ft',['mxc_pt_cfg_t',['../group__pt.html#structmxc__pt__cfg__t',1,'']]],
  ['mxc_5fpt_5fregs_5ft',['mxc_pt_regs_t',['../group__pt__registers.html#structmxc__pt__regs__t',1,'']]],
  ['mxc_5fptg_5fregs_5ft',['mxc_ptg_regs_t',['../group__ptg__registers.html#structmxc__ptg__regs__t',1,'']]],
  ['mxc_5fpwrseq_5fregs_5ft',['mxc_pwrseq_regs_t',['../group__pwrseq__registers.html#structmxc__pwrseq__regs__t',1,'']]],
  ['mxc_5frpu_5fregs_5ft',['mxc_rpu_regs_t',['../group__rpu__registers.html#structmxc__rpu__regs__t',1,'']]],
  ['mxc_5frtc_5fregs_5ft',['mxc_rtc_regs_t',['../group__rtc__registers.html#structmxc__rtc__regs__t',1,'']]],
  ['mxc_5fsdhc_5fcfg_5ft',['mxc_sdhc_cfg_t',['../group__sdhc.html#structmxc__sdhc__cfg__t',1,'']]],
  ['mxc_5fsdhc_5fcmd_5fcfg_5ft',['mxc_sdhc_cmd_cfg_t',['../group__sdhc.html#structmxc__sdhc__cmd__cfg__t',1,'']]],
  ['mxc_5fsdhc_5fregs_5ft',['mxc_sdhc_regs_t',['../group__sdhc__registers.html#structmxc__sdhc__regs__t',1,'']]],
  ['mxc_5fsdma_5fregs_5ft',['mxc_sdma_regs_t',['../group__sdma__registers.html#structmxc__sdma__regs__t',1,'']]],
  ['mxc_5fsema_5fregs_5ft',['mxc_sema_regs_t',['../group__sema__registers.html#structmxc__sema__regs__t',1,'']]],
  ['mxc_5fsimo_5fregs_5ft',['mxc_simo_regs_t',['../group__simo__registers.html#structmxc__simo__regs__t',1,'']]],
  ['mxc_5fsir_5fregs_5ft',['mxc_sir_regs_t',['../group__sir__registers.html#structmxc__sir__regs__t',1,'']]],
  ['mxc_5fsmon_5fregs_5ft',['mxc_smon_regs_t',['../group__smon__registers.html#structmxc__smon__regs__t',1,'']]],
  ['mxc_5fspi_5fregs_5ft',['mxc_spi_regs_t',['../group__spi__registers.html#structmxc__spi__regs__t',1,'']]],
  ['mxc_5fspixf_5fcfg_5ft',['mxc_spixf_cfg_t',['../group__spixf.html#structmxc__spixf__cfg__t',1,'']]],
  ['mxc_5fspixf_5freq',['mxc_spixf_req',['../group__spixf.html#structmxc__spixf__req',1,'']]],
  ['mxc_5fspixfc_5ffifo_5fregs_5ft',['mxc_spixfc_fifo_regs_t',['../group__spixfc__fifo__registers.html#structmxc__spixfc__fifo__regs__t',1,'']]],
  ['mxc_5fspixfc_5fregs_5ft',['mxc_spixfc_regs_t',['../group__spixfc__registers.html#structmxc__spixfc__regs__t',1,'']]],
  ['mxc_5fspixfm_5fregs_5ft',['mxc_spixfm_regs_t',['../group__spixfm__registers.html#structmxc__spixfm__regs__t',1,'']]],
  ['mxc_5fspixr_5fcfg_5ft',['mxc_spixr_cfg_t',['../group__spixr.html#structmxc__spixr__cfg__t',1,'']]],
  ['mxc_5fspixr_5fregs_5ft',['mxc_spixr_regs_t',['../group__spixr__registers.html#structmxc__spixr__regs__t',1,'']]],
  ['mxc_5fsrcc_5fregs_5ft',['mxc_srcc_regs_t',['../group__srcc__registers.html#structmxc__srcc__regs__t',1,'']]],
  ['mxc_5ftmr_5fcfg_5ft',['mxc_tmr_cfg_t',['../group__tmr.html#structmxc__tmr__cfg__t',1,'']]],
  ['mxc_5ftmr_5fregs_5ft',['mxc_tmr_regs_t',['../group__tmr__registers.html#structmxc__tmr__regs__t',1,'']]],
  ['mxc_5ftpu_5fregs_5ft',['mxc_tpu_regs_t',['../group__tpu__registers.html#structmxc__tpu__regs__t',1,'']]],
  ['mxc_5ftrimsir_5fregs_5ft',['mxc_trimsir_regs_t',['../group__trimsir__registers.html#structmxc__trimsir__regs__t',1,'']]],
  ['mxc_5ftrng_5fregs_5ft',['mxc_trng_regs_t',['../group__trng__registers.html#structmxc__trng__regs__t',1,'']]],
  ['mxc_5fuart_5fregs_5ft',['mxc_uart_regs_t',['../group__uart__registers.html#structmxc__uart__regs__t',1,'']]],
  ['mxc_5fusbhs_5fregs_5ft',['mxc_usbhs_regs_t',['../group__usbhs__registers.html#structmxc__usbhs__regs__t',1,'']]],
  ['mxc_5fwdt_5fregs_5ft',['mxc_wdt_regs_t',['../group__wdt__registers.html#structmxc__wdt__regs__t',1,'']]],
  ['mxc_5fwut_5fcfg_5ft',['mxc_wut_cfg_t',['../group__wut.html#structmxc__wut__cfg__t',1,'']]],
  ['mxc_5fwut_5fregs_5ft',['mxc_wut_regs_t',['../group__wut__registers.html#structmxc__wut__regs__t',1,'']]]
];
