head	1.3;
access;
symbols
	binutils-2_24-branch:1.3.0.10
	binutils-2_24-branchpoint:1.3
	binutils-2_21_1:1.3
	binutils-2_23_2:1.3
	binutils-2_23_1:1.3
	binutils-2_23:1.3
	binutils-2_23-branch:1.3.0.8
	binutils-2_23-branchpoint:1.3
	binutils-2_22_branch:1.3.0.6
	binutils-2_22:1.3
	binutils-2_22-branch:1.3.0.4
	binutils-2_22-branchpoint:1.3
	binutils-2_21:1.3
	binutils-2_21-branch:1.3.0.2
	binutils-2_21-branchpoint:1.3
	binutils_latest_snapshot:1.3;
locks; strict;
comment	@# @;


1.3
date	2010.02.12.20.15.13;	author dgutson;	state Exp;
branches;
next	1.2;

1.2
date	2009.12.17.09.52.18;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	2009.12.14.16.38.23;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.3
log
@	gas/
	* config/tc-arm.c (asm_opcode): operands type
	change.
	(BAD_PC_ADDRESSING): New macro message.
	(BAD_PC_WRITEBACK): Likewise.
	(MIX_ARM_THUMB_OPERANDS): New macro.
	(operand_parse_code): Added enum values.
	(parse_operands): Added thumb/arm distinction,
	plus new enum values handling.
	(encode_arm_addr_mode_2): Validations enhanced.
	(encode_arm_addr_mode_3): Likewise.
	(do_rm_rd_rn): Likewise.
	(encode_thumb32_addr_mode): Likewise.
	(do_t_ldrex): Likewise.
	(do_t_ldst): Likewise.
	(do_t_strex): Likewise.
	(md_assemble): Call parse_operands with
	a new parameter.
	(OPS_1): New macro.
	(OPS_2): Likewise.
	(OPS_3): Likewise.
	(OPS_4): Likewise.
	(OPS_5): Likewise.
	(OPS_6): Likewise.
	(insns): Updated insns operands.

	gas/testsuite/
	* gas/arm/sp-pc-validations-bad.d: New testcase.
	* gas/arm/sp-pc-validations-bad.l: New file.
	* gas/arm/sp-pc-validations-bad.s: New file.
	* gas/arm/sp-pc-validations-bad-t.d: New testcase.
	* gas/arm/sp-pc-validations-bad-t.l: New file.
	* gas/arm/sp-pc-validations-bad-t.s: New file.
	* gas/arm/sp-pc-usage-t.d: Removed invalid insns.
	* gas/arm/sp-pc-usage-t.s: Likewise.
	* gas/arm/unpredictable.d: Likewise.
	* gas/arm/unpredictable.s: Likewise.
	* gas/arm/thumb2_bcond.d: Added test.
	* gas/arm/thumb2_bcond.s: Likewise.
@
text
@        .text
        .global upredictable
unpredictable:
        .word   0x004f00b1      @@ strheq  r0, [pc], #-1
        .word   0x005fffff      @@ ldrsheq pc, [pc], #-255
        .word   0x007fffff      @@ ldrsheq pc, [pc, #-255]!
        .word   0x00cf00b0      @@ strheq  r0, [pc], #0
        .word   0x00df00b0	@@ ldrheq  r0, [pc], #0
        .word   0x00dfffff	@@ ldrsheq pc, [pc], #255
        .word   0x00ffffff      @@ ldrsheq pc, [pc, #255]
        .word   0x0000f0b0      @@ strheq  pc, [r0], -r0
        .word   0x000ff0be      @@ strheq  pc, [pc], -lr
        .word   0xe16fff10      @@ clz     pc, r0
        .word   0xe16f0f1f      @@ clz     r0, r15

        .word   0xe99f0001      @@ ldmib   r15, { r0 }
        .word   0xe9910000      @@ ldmib   r1, { }
        .word   0xe89f0002      @@ ldmia   pc, { r1 }
        .word   0xe93f0004      @@ ldmdb   r15!, { r2 }
        .word   0xe83f0008      @@ ldmda   pc!, { r3 }

        .word   0xe7d0f001      @@ ldrb    pc, [r0, r1]
        .word   0xe6f0f001      @@ ldrbt   pc, [r0], r1
        .word   0xe190f0b1      @@ ldrh    pc, [r0, r1]
        .word   0xe190f0d1      @@ ldrsb   pc, [r0, r1]
        .word   0xe010f0d0      @@ ldrsb   pc, [r0], -r0
        .word   0xe190f0f1      @@ ldrsh   pc, [r0, r1]
        .word   0xe6b0f001      @@ ldrt    pc, [r0], r1

        .word   0xe020f291      @@ mla     r0, r1, r2, pc
        .word   0xe0202f91      @@ mla     r0, r1, pc, r2
        .word   0xe020219f      @@ mla     r0, pc, r1, r2
        .word   0xe02f2190      @@ mla     pc, r0, r1, r2
				  
        .word   0xe10ff000      @@ mrs     pc, cpsr	  
				  
        .word   0xe0000f91      @@ mul     r0, r1, pc	  
        .word   0xe001009f      @@ mul     r0, pc, r1
        .word   0xe00f0091      @@ mul     pc, r1, r0
				  
        .word   0xe0e21f93      @@ smlal   r1, r2, r3, pc
        .word   0xe0e2149f      @@ smlal   r1, r2, pc, r4
        .word   0xe0ef1493      @@ smlal   r1, pc, r3, r4
        .word   0xe0e2f493      @@ smlal   pc, r2, r3, r4
        .word   0xe0e11493      @@ smlal   r1, r1, r3, r4
 				  
        .word   0xe0c21f93      @@ smull   r1, r2, r3, pc
        .word   0xe0c2149f      @@ smull   r1, r2, pc, r4
        .word   0xe0cf1493      @@ smull   r1, pc, r3, r4
        .word   0xe0c2f493      @@ smull   pc, r2, r3, r4
        .word   0xe0c11493      @@ smull   r1, r1, r3, r4
				  
        .word   0xe98f0004      @@ stmib   r15, { r2 }
        .word   0xe88f0008      @@ stmia   r15, { r3 }
        .word   0xe92f0010      @@ stmdb   r15!, { r4 }
        .word   0xe82f0020      @@ stmda   r15!, { r5 }

        .word   0xe180f0b1      @@ strh    pc, [r0, r1]

        .word   0xe103f092      @@ swp     r15, r2, [r3]
        .word   0xe103109f      @@ swp     r1, r15, [r3]
        .word   0xe10f1092      @@ swp     r1, r2, [r15]
        .word   0xe1031093      @@ swp     r1, r3, [r3]
        .word   0xe1033092      @@ swp     r3, r2, [r3]
				  
        .word   0xe143f092      @@ swpb    r15, r2, [r3]
        .word   0xe143109f      @@ swpb    r1, r15, [r3]
        .word   0xe14f1092      @@ swpb    r1, r2, [r15]
        .word   0xe1431093      @@ swpb    r1, r3, [r3]
        .word   0xe1433092      @@ swpb    r3, r2, [r3]
				  
        .word   0xe0a21f93      @@ umlal   r1, r2, r3, r15
        .word   0xe0a2149f      @@ umlal   r1, r2, r15, r4
        .word   0xe0af1493      @@ umlal   r1, r15, r3, r4
        .word   0xe0a2f493      @@ umlal   r15, r2, r3, r4
        .word   0xe0a11493      @@ umlal   r1, r1, r3, r4
				  
        .word   0xe0821f93      @@ umull   r1, r2, r3, r15
        .word   0xe082149f      @@ umull   r1, r2, r15, r4
        .word   0xe08f1493      @@ umull   r1, r15, r3, r4
        .word   0xe082f493      @@ umull   r15, r2, r3, r4
        .word   0xe0811493      @@ umull   r1, r1, r3, r4

	nop	@@ Marker to indicated end of unpredictable insns.
@


1.2
log
@        PR binutils/10924
        * config/tc-arm.c (do_ldstv4): Do not allow r15 as the destination
        register.
        (do_mrs): Likewise.
        (do_mul): Likewise.

        * arm-dis.c: Add support for %<>ru and %<>rU formats to enforce
        unique register numbers.  Extend support for %<>R format to
        thumb32 and coprocessor instructions.

        * gas/arm/unpredictable.s: Add more unpredictable instructions.
        * gas/arm/unpredictable.d: Add expected disassemblies.
@
text
@a57 2
        strb    pc, [r0, r1]
        strbt   pc, [r0], r1
@


1.1
log
@        PR binutils/10924
        * arm-dis.c (arm_opcodes): Specify %R in cases where using r15
        results in unpredictable behaviour.
        (print_insn_arm): Handle %R.

        * gas/arm/unpredictable.s: New test case - checks the disassembly
        of instructions with unpredictable behaviour.
        * gas/arm/unpredictable.d: New file - expected disassembly.
@
text
@d22 7
a28 7
        ldrb    pc, [r0, r1]
        ldrbt   pc, [r0], r1
        ldrh    pc, [r0, r1]
        ldrsb   pc, [r0, r1]
        ldrsb   pc, [r0], -r0
        ldrsh   pc, [r0, r1]
        ldrt    pc, [r0], r1
a33 1
        @@ .word   0xe0202190      @@ mla     r0, r0, r1, r2
d35 1
a35 1
        mrs     pc, cpsr	  
d37 1
a37 1
        mul     r0, r1, pc	  
a39 1
        @@ .word   0xe0010091      @@ mul     r1, r1, r0
d45 1
a45 3
        @@ .word   0xe0e11493      @@ smlal   r1, r1, r3, r4
        @@ .word   0xe0e21492      @@ smlal   r1, r2, r2, r4
        @@ .word   0xe0e21491      @@ smlal   r1, r2, r1, r4
d51 1
a51 3
        @@ .word   0xe0c11493      @@ smull   r1, r1, r3, r4
        @@ .word   0xe0c21492      @@ smull   r1, r2, r2, r4
        @@ .word   0xe0c21491      @@ smull   r1, r2, r1, r4
d60 1
a60 1
        strh    pc, [r0, r1]
d65 2
a66 2
        @@ .word   0xe1031093      @@ swp     r1, r3, [r3]
        @@ .word   0xe1033092      @@ swp     r3, r2, [r3]
d71 2
a72 2
        @@ .word   0xe1431093      @@ swpb    r1, r3, [r3]
        @@ .word   0xe1433092      @@ swpb    r3, r2, [r3]
d78 1
a78 3
        @@ .word   0xe0a11493      @@ umlal   r1, r1, r3, r4
        @@ .word   0xe0a21491      @@ umlal   r1, r2, r1, r4
        @@ .word   0xe0a21492      @@ umlal   r1, r2, r2, r4
d84 3
a86 3
        @@ .word   0xe0811493      @@ umull   r1, r1, r3, r4
        @@ .word   0xe0821491      @@ umull   r1, r2, r1, r4
        @@ .word   0xe0821492      @@ umull   r1, r2, r2, r4
@

