
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mcookie_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014a8 <.init>:
  4014a8:	stp	x29, x30, [sp, #-16]!
  4014ac:	mov	x29, sp
  4014b0:	bl	401910 <ferror@plt+0x60>
  4014b4:	ldp	x29, x30, [sp], #16
  4014b8:	ret

Disassembly of section .plt:

00000000004014c0 <memcpy@plt-0x20>:
  4014c0:	stp	x16, x30, [sp, #-16]!
  4014c4:	adrp	x16, 417000 <ferror@plt+0x15750>
  4014c8:	ldr	x17, [x16, #4088]
  4014cc:	add	x16, x16, #0xff8
  4014d0:	br	x17
  4014d4:	nop
  4014d8:	nop
  4014dc:	nop

00000000004014e0 <memcpy@plt>:
  4014e0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4014e4:	ldr	x17, [x16]
  4014e8:	add	x16, x16, #0x0
  4014ec:	br	x17

00000000004014f0 <ngettext@plt>:
  4014f0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4014f4:	ldr	x17, [x16, #8]
  4014f8:	add	x16, x16, #0x8
  4014fc:	br	x17

0000000000401500 <_exit@plt>:
  401500:	adrp	x16, 418000 <ferror@plt+0x16750>
  401504:	ldr	x17, [x16, #16]
  401508:	add	x16, x16, #0x10
  40150c:	br	x17

0000000000401510 <strtoul@plt>:
  401510:	adrp	x16, 418000 <ferror@plt+0x16750>
  401514:	ldr	x17, [x16, #24]
  401518:	add	x16, x16, #0x18
  40151c:	br	x17

0000000000401520 <strlen@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x16750>
  401524:	ldr	x17, [x16, #32]
  401528:	add	x16, x16, #0x20
  40152c:	br	x17

0000000000401530 <fputs@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x16750>
  401534:	ldr	x17, [x16, #40]
  401538:	add	x16, x16, #0x28
  40153c:	br	x17

0000000000401540 <exit@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x16750>
  401544:	ldr	x17, [x16, #48]
  401548:	add	x16, x16, #0x30
  40154c:	br	x17

0000000000401550 <dup@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x16750>
  401554:	ldr	x17, [x16, #56]
  401558:	add	x16, x16, #0x38
  40155c:	br	x17

0000000000401560 <strtoimax@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x16750>
  401564:	ldr	x17, [x16, #64]
  401568:	add	x16, x16, #0x40
  40156c:	br	x17

0000000000401570 <strtod@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x16750>
  401574:	ldr	x17, [x16, #72]
  401578:	add	x16, x16, #0x48
  40157c:	br	x17

0000000000401580 <getuid@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x16750>
  401584:	ldr	x17, [x16, #80]
  401588:	add	x16, x16, #0x50
  40158c:	br	x17

0000000000401590 <__cxa_atexit@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x16750>
  401594:	ldr	x17, [x16, #88]
  401598:	add	x16, x16, #0x58
  40159c:	br	x17

00000000004015a0 <snprintf@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4015a4:	ldr	x17, [x16, #96]
  4015a8:	add	x16, x16, #0x60
  4015ac:	br	x17

00000000004015b0 <localeconv@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4015b4:	ldr	x17, [x16, #104]
  4015b8:	add	x16, x16, #0x68
  4015bc:	br	x17

00000000004015c0 <fileno@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4015c4:	ldr	x17, [x16, #112]
  4015c8:	add	x16, x16, #0x70
  4015cc:	br	x17

00000000004015d0 <getpid@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4015d4:	ldr	x17, [x16, #120]
  4015d8:	add	x16, x16, #0x78
  4015dc:	br	x17

00000000004015e0 <malloc@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4015e4:	ldr	x17, [x16, #128]
  4015e8:	add	x16, x16, #0x80
  4015ec:	br	x17

00000000004015f0 <open@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4015f4:	ldr	x17, [x16, #136]
  4015f8:	add	x16, x16, #0x88
  4015fc:	br	x17

0000000000401600 <getppid@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x16750>
  401604:	ldr	x17, [x16, #144]
  401608:	add	x16, x16, #0x90
  40160c:	br	x17

0000000000401610 <strncmp@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x16750>
  401614:	ldr	x17, [x16, #152]
  401618:	add	x16, x16, #0x98
  40161c:	br	x17

0000000000401620 <bindtextdomain@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x16750>
  401624:	ldr	x17, [x16, #160]
  401628:	add	x16, x16, #0xa0
  40162c:	br	x17

0000000000401630 <__libc_start_main@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x16750>
  401634:	ldr	x17, [x16, #168]
  401638:	add	x16, x16, #0xa8
  40163c:	br	x17

0000000000401640 <fgetc@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x16750>
  401644:	ldr	x17, [x16, #176]
  401648:	add	x16, x16, #0xb0
  40164c:	br	x17

0000000000401650 <memset@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16750>
  401654:	ldr	x17, [x16, #184]
  401658:	add	x16, x16, #0xb8
  40165c:	br	x17

0000000000401660 <gettimeofday@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16750>
  401664:	ldr	x17, [x16, #192]
  401668:	add	x16, x16, #0xc0
  40166c:	br	x17

0000000000401670 <random@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16750>
  401674:	ldr	x17, [x16, #200]
  401678:	add	x16, x16, #0xc8
  40167c:	br	x17

0000000000401680 <strdup@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x16750>
  401684:	ldr	x17, [x16, #208]
  401688:	add	x16, x16, #0xd0
  40168c:	br	x17

0000000000401690 <close@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x16750>
  401694:	ldr	x17, [x16, #216]
  401698:	add	x16, x16, #0xd8
  40169c:	br	x17

00000000004016a0 <__gmon_start__@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4016a4:	ldr	x17, [x16, #224]
  4016a8:	add	x16, x16, #0xe0
  4016ac:	br	x17

00000000004016b0 <strtoumax@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4016b4:	ldr	x17, [x16, #232]
  4016b8:	add	x16, x16, #0xe8
  4016bc:	br	x17

00000000004016c0 <abort@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4016c4:	ldr	x17, [x16, #240]
  4016c8:	add	x16, x16, #0xf0
  4016cc:	br	x17

00000000004016d0 <textdomain@plt>:
  4016d0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4016d4:	ldr	x17, [x16, #248]
  4016d8:	add	x16, x16, #0xf8
  4016dc:	br	x17

00000000004016e0 <getopt_long@plt>:
  4016e0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4016e4:	ldr	x17, [x16, #256]
  4016e8:	add	x16, x16, #0x100
  4016ec:	br	x17

00000000004016f0 <strcmp@plt>:
  4016f0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4016f4:	ldr	x17, [x16, #264]
  4016f8:	add	x16, x16, #0x108
  4016fc:	br	x17

0000000000401700 <warn@plt>:
  401700:	adrp	x16, 418000 <ferror@plt+0x16750>
  401704:	ldr	x17, [x16, #272]
  401708:	add	x16, x16, #0x110
  40170c:	br	x17

0000000000401710 <__ctype_b_loc@plt>:
  401710:	adrp	x16, 418000 <ferror@plt+0x16750>
  401714:	ldr	x17, [x16, #280]
  401718:	add	x16, x16, #0x118
  40171c:	br	x17

0000000000401720 <strtol@plt>:
  401720:	adrp	x16, 418000 <ferror@plt+0x16750>
  401724:	ldr	x17, [x16, #288]
  401728:	add	x16, x16, #0x120
  40172c:	br	x17

0000000000401730 <free@plt>:
  401730:	adrp	x16, 418000 <ferror@plt+0x16750>
  401734:	ldr	x17, [x16, #296]
  401738:	add	x16, x16, #0x128
  40173c:	br	x17

0000000000401740 <nanosleep@plt>:
  401740:	adrp	x16, 418000 <ferror@plt+0x16750>
  401744:	ldr	x17, [x16, #304]
  401748:	add	x16, x16, #0x130
  40174c:	br	x17

0000000000401750 <vasprintf@plt>:
  401750:	adrp	x16, 418000 <ferror@plt+0x16750>
  401754:	ldr	x17, [x16, #312]
  401758:	add	x16, x16, #0x138
  40175c:	br	x17

0000000000401760 <strndup@plt>:
  401760:	adrp	x16, 418000 <ferror@plt+0x16750>
  401764:	ldr	x17, [x16, #320]
  401768:	add	x16, x16, #0x140
  40176c:	br	x17

0000000000401770 <strspn@plt>:
  401770:	adrp	x16, 418000 <ferror@plt+0x16750>
  401774:	ldr	x17, [x16, #328]
  401778:	add	x16, x16, #0x148
  40177c:	br	x17

0000000000401780 <strchr@plt>:
  401780:	adrp	x16, 418000 <ferror@plt+0x16750>
  401784:	ldr	x17, [x16, #336]
  401788:	add	x16, x16, #0x150
  40178c:	br	x17

0000000000401790 <fcntl@plt>:
  401790:	adrp	x16, 418000 <ferror@plt+0x16750>
  401794:	ldr	x17, [x16, #344]
  401798:	add	x16, x16, #0x158
  40179c:	br	x17

00000000004017a0 <fflush@plt>:
  4017a0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4017a4:	ldr	x17, [x16, #352]
  4017a8:	add	x16, x16, #0x160
  4017ac:	br	x17

00000000004017b0 <warnx@plt>:
  4017b0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4017b4:	ldr	x17, [x16, #360]
  4017b8:	add	x16, x16, #0x168
  4017bc:	br	x17

00000000004017c0 <read@plt>:
  4017c0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4017c4:	ldr	x17, [x16, #368]
  4017c8:	add	x16, x16, #0x170
  4017cc:	br	x17

00000000004017d0 <jrand48@plt>:
  4017d0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4017d4:	ldr	x17, [x16, #376]
  4017d8:	add	x16, x16, #0x178
  4017dc:	br	x17

00000000004017e0 <srandom@plt>:
  4017e0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4017e4:	ldr	x17, [x16, #384]
  4017e8:	add	x16, x16, #0x180
  4017ec:	br	x17

00000000004017f0 <errx@plt>:
  4017f0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4017f4:	ldr	x17, [x16, #392]
  4017f8:	add	x16, x16, #0x188
  4017fc:	br	x17

0000000000401800 <getrandom@plt>:
  401800:	adrp	x16, 418000 <ferror@plt+0x16750>
  401804:	ldr	x17, [x16, #400]
  401808:	add	x16, x16, #0x190
  40180c:	br	x17

0000000000401810 <strcspn@plt>:
  401810:	adrp	x16, 418000 <ferror@plt+0x16750>
  401814:	ldr	x17, [x16, #408]
  401818:	add	x16, x16, #0x198
  40181c:	br	x17

0000000000401820 <printf@plt>:
  401820:	adrp	x16, 418000 <ferror@plt+0x16750>
  401824:	ldr	x17, [x16, #416]
  401828:	add	x16, x16, #0x1a0
  40182c:	br	x17

0000000000401830 <__assert_fail@plt>:
  401830:	adrp	x16, 418000 <ferror@plt+0x16750>
  401834:	ldr	x17, [x16, #424]
  401838:	add	x16, x16, #0x1a8
  40183c:	br	x17

0000000000401840 <__errno_location@plt>:
  401840:	adrp	x16, 418000 <ferror@plt+0x16750>
  401844:	ldr	x17, [x16, #432]
  401848:	add	x16, x16, #0x1b0
  40184c:	br	x17

0000000000401850 <putchar@plt>:
  401850:	adrp	x16, 418000 <ferror@plt+0x16750>
  401854:	ldr	x17, [x16, #440]
  401858:	add	x16, x16, #0x1b8
  40185c:	br	x17

0000000000401860 <syscall@plt>:
  401860:	adrp	x16, 418000 <ferror@plt+0x16750>
  401864:	ldr	x17, [x16, #448]
  401868:	add	x16, x16, #0x1c0
  40186c:	br	x17

0000000000401870 <gettext@plt>:
  401870:	adrp	x16, 418000 <ferror@plt+0x16750>
  401874:	ldr	x17, [x16, #456]
  401878:	add	x16, x16, #0x1c8
  40187c:	br	x17

0000000000401880 <fprintf@plt>:
  401880:	adrp	x16, 418000 <ferror@plt+0x16750>
  401884:	ldr	x17, [x16, #464]
  401888:	add	x16, x16, #0x1d0
  40188c:	br	x17

0000000000401890 <err@plt>:
  401890:	adrp	x16, 418000 <ferror@plt+0x16750>
  401894:	ldr	x17, [x16, #472]
  401898:	add	x16, x16, #0x1d8
  40189c:	br	x17

00000000004018a0 <setlocale@plt>:
  4018a0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4018a4:	ldr	x17, [x16, #480]
  4018a8:	add	x16, x16, #0x1e0
  4018ac:	br	x17

00000000004018b0 <ferror@plt>:
  4018b0:	adrp	x16, 418000 <ferror@plt+0x16750>
  4018b4:	ldr	x17, [x16, #488]
  4018b8:	add	x16, x16, #0x1e8
  4018bc:	br	x17

Disassembly of section .text:

00000000004018c0 <.text>:
  4018c0:	mov	x29, #0x0                   	// #0
  4018c4:	mov	x30, #0x0                   	// #0
  4018c8:	mov	x5, x0
  4018cc:	ldr	x1, [sp]
  4018d0:	add	x2, sp, #0x8
  4018d4:	mov	x6, sp
  4018d8:	movz	x0, #0x0, lsl #48
  4018dc:	movk	x0, #0x0, lsl #32
  4018e0:	movk	x0, #0x40, lsl #16
  4018e4:	movk	x0, #0x19cc
  4018e8:	movz	x3, #0x0, lsl #48
  4018ec:	movk	x3, #0x0, lsl #32
  4018f0:	movk	x3, #0x40, lsl #16
  4018f4:	movk	x3, #0x74b8
  4018f8:	movz	x4, #0x0, lsl #48
  4018fc:	movk	x4, #0x0, lsl #32
  401900:	movk	x4, #0x40, lsl #16
  401904:	movk	x4, #0x7538
  401908:	bl	401630 <__libc_start_main@plt>
  40190c:	bl	4016c0 <abort@plt>
  401910:	adrp	x0, 417000 <ferror@plt+0x15750>
  401914:	ldr	x0, [x0, #4064]
  401918:	cbz	x0, 401920 <ferror@plt+0x70>
  40191c:	b	4016a0 <__gmon_start__@plt>
  401920:	ret
  401924:	nop
  401928:	adrp	x0, 418000 <ferror@plt+0x16750>
  40192c:	add	x0, x0, #0x218
  401930:	adrp	x1, 418000 <ferror@plt+0x16750>
  401934:	add	x1, x1, #0x218
  401938:	cmp	x1, x0
  40193c:	b.eq	401954 <ferror@plt+0xa4>  // b.none
  401940:	adrp	x1, 407000 <ferror@plt+0x5750>
  401944:	ldr	x1, [x1, #1384]
  401948:	cbz	x1, 401954 <ferror@plt+0xa4>
  40194c:	mov	x16, x1
  401950:	br	x16
  401954:	ret
  401958:	adrp	x0, 418000 <ferror@plt+0x16750>
  40195c:	add	x0, x0, #0x218
  401960:	adrp	x1, 418000 <ferror@plt+0x16750>
  401964:	add	x1, x1, #0x218
  401968:	sub	x1, x1, x0
  40196c:	lsr	x2, x1, #63
  401970:	add	x1, x2, x1, asr #3
  401974:	cmp	xzr, x1, asr #1
  401978:	asr	x1, x1, #1
  40197c:	b.eq	401994 <ferror@plt+0xe4>  // b.none
  401980:	adrp	x2, 407000 <ferror@plt+0x5750>
  401984:	ldr	x2, [x2, #1392]
  401988:	cbz	x2, 401994 <ferror@plt+0xe4>
  40198c:	mov	x16, x2
  401990:	br	x16
  401994:	ret
  401998:	stp	x29, x30, [sp, #-32]!
  40199c:	mov	x29, sp
  4019a0:	str	x19, [sp, #16]
  4019a4:	adrp	x19, 418000 <ferror@plt+0x16750>
  4019a8:	ldrb	w0, [x19, #568]
  4019ac:	cbnz	w0, 4019bc <ferror@plt+0x10c>
  4019b0:	bl	401928 <ferror@plt+0x78>
  4019b4:	mov	w0, #0x1                   	// #1
  4019b8:	strb	w0, [x19, #568]
  4019bc:	ldr	x19, [sp, #16]
  4019c0:	ldp	x29, x30, [sp], #32
  4019c4:	ret
  4019c8:	b	401958 <ferror@plt+0xa8>
  4019cc:	sub	sp, sp, #0x1c0
  4019d0:	stp	x29, x30, [sp, #416]
  4019d4:	str	x28, [sp, #432]
  4019d8:	add	x29, sp, #0x1a0
  4019dc:	sub	x8, x29, #0x90
  4019e0:	mov	w9, wzr
  4019e4:	mov	x2, #0x78                  	// #120
  4019e8:	mov	w10, #0x6                   	// #6
  4019ec:	adrp	x11, 407000 <ferror@plt+0x5750>
  4019f0:	add	x11, x11, #0x80e
  4019f4:	adrp	x12, 407000 <ferror@plt+0x5750>
  4019f8:	add	x12, x12, #0x6d1
  4019fc:	adrp	x13, 407000 <ferror@plt+0x5750>
  401a00:	add	x13, x13, #0x6dc
  401a04:	sub	x14, x29, #0x88
  401a08:	stur	wzr, [x29, #-4]
  401a0c:	stur	w0, [x29, #-8]
  401a10:	str	x1, [x8, #128]
  401a14:	mov	x0, x14
  401a18:	mov	w1, w9
  401a1c:	str	x8, [sp, #112]
  401a20:	str	w10, [sp, #108]
  401a24:	str	x11, [sp, #96]
  401a28:	str	x12, [sp, #88]
  401a2c:	str	x13, [sp, #80]
  401a30:	bl	401650 <memset@plt>
  401a34:	ldr	w0, [sp, #108]
  401a38:	ldr	x1, [sp, #96]
  401a3c:	bl	4018a0 <setlocale@plt>
  401a40:	ldr	x8, [sp, #88]
  401a44:	mov	x0, x8
  401a48:	ldr	x1, [sp, #80]
  401a4c:	bl	401620 <bindtextdomain@plt>
  401a50:	ldr	x8, [sp, #88]
  401a54:	mov	x0, x8
  401a58:	bl	4016d0 <textdomain@plt>
  401a5c:	bl	401d4c <ferror@plt+0x49c>
  401a60:	ldur	w0, [x29, #-8]
  401a64:	ldr	x8, [sp, #112]
  401a68:	ldr	x1, [x8, #128]
  401a6c:	adrp	x2, 407000 <ferror@plt+0x5750>
  401a70:	add	x2, x2, #0x6ee
  401a74:	adrp	x3, 407000 <ferror@plt+0x5750>
  401a78:	add	x3, x3, #0x600
  401a7c:	mov	x9, xzr
  401a80:	mov	x4, x9
  401a84:	bl	4016e0 <getopt_long@plt>
  401a88:	str	w0, [sp, #124]
  401a8c:	mov	w10, #0xffffffff            	// #-1
  401a90:	cmp	w0, w10
  401a94:	b.eq	401c04 <ferror@plt+0x354>  // b.none
  401a98:	ldr	w8, [sp, #124]
  401a9c:	subs	w8, w8, #0x56
  401aa0:	mov	w9, w8
  401aa4:	ubfx	x9, x9, #0, #32
  401aa8:	cmp	x9, #0x20
  401aac:	str	x9, [sp, #72]
  401ab0:	b.hi	401bb4 <ferror@plt+0x304>  // b.pmore
  401ab4:	adrp	x8, 407000 <ferror@plt+0x5750>
  401ab8:	add	x8, x8, #0x578
  401abc:	ldr	x11, [sp, #72]
  401ac0:	ldrsw	x10, [x8, x11, lsl #2]
  401ac4:	add	x9, x8, x10
  401ac8:	br	x9
  401acc:	sub	x8, x29, #0x88
  401ad0:	ldrb	w9, [x8, #112]
  401ad4:	and	w9, w9, #0xfffffffe
  401ad8:	orr	w9, w9, #0x1
  401adc:	strb	w9, [x8, #112]
  401ae0:	b	401c00 <ferror@plt+0x350>
  401ae4:	sub	x8, x29, #0x88
  401ae8:	ldr	x8, [x8, #88]
  401aec:	cbnz	x8, 401b08 <ferror@plt+0x258>
  401af0:	ldursw	x8, [x29, #-8]
  401af4:	mov	x9, #0x8                   	// #8
  401af8:	mul	x0, x9, x8
  401afc:	bl	401d68 <ferror@plt+0x4b8>
  401b00:	sub	x8, x29, #0x88
  401b04:	str	x0, [x8, #88]
  401b08:	adrp	x8, 418000 <ferror@plt+0x16750>
  401b0c:	add	x8, x8, #0x220
  401b10:	ldr	x8, [x8]
  401b14:	sub	x9, x29, #0x88
  401b18:	ldr	x9, [x9, #88]
  401b1c:	ldr	x10, [sp, #112]
  401b20:	ldr	x11, [x10, #104]
  401b24:	add	x12, x11, #0x1
  401b28:	str	x12, [x10, #104]
  401b2c:	mov	x12, #0x8                   	// #8
  401b30:	mul	x11, x12, x11
  401b34:	add	x9, x9, x11
  401b38:	str	x8, [x9]
  401b3c:	b	401c00 <ferror@plt+0x350>
  401b40:	adrp	x8, 418000 <ferror@plt+0x16750>
  401b44:	add	x8, x8, #0x220
  401b48:	ldr	x0, [x8]
  401b4c:	adrp	x8, 407000 <ferror@plt+0x5750>
  401b50:	add	x8, x8, #0x6f6
  401b54:	str	x0, [sp, #64]
  401b58:	mov	x0, x8
  401b5c:	bl	401870 <gettext@plt>
  401b60:	ldr	x8, [sp, #64]
  401b64:	str	x0, [sp, #56]
  401b68:	mov	x0, x8
  401b6c:	ldr	x1, [sp, #56]
  401b70:	bl	405bd0 <ferror@plt+0x4320>
  401b74:	ldr	x8, [sp, #112]
  401b78:	str	x0, [x8, #112]
  401b7c:	b	401c00 <ferror@plt+0x350>
  401b80:	adrp	x0, 407000 <ferror@plt+0x5750>
  401b84:	add	x0, x0, #0x70d
  401b88:	bl	401870 <gettext@plt>
  401b8c:	adrp	x8, 418000 <ferror@plt+0x16750>
  401b90:	add	x8, x8, #0x230
  401b94:	ldr	x1, [x8]
  401b98:	adrp	x2, 407000 <ferror@plt+0x5750>
  401b9c:	add	x2, x2, #0x719
  401ba0:	bl	401820 <printf@plt>
  401ba4:	mov	w9, wzr
  401ba8:	mov	w0, w9
  401bac:	bl	401540 <exit@plt>
  401bb0:	bl	401db8 <ferror@plt+0x508>
  401bb4:	adrp	x8, 418000 <ferror@plt+0x16750>
  401bb8:	add	x8, x8, #0x218
  401bbc:	ldr	x0, [x8]
  401bc0:	adrp	x8, 407000 <ferror@plt+0x5750>
  401bc4:	add	x8, x8, #0x72b
  401bc8:	str	x0, [sp, #48]
  401bcc:	mov	x0, x8
  401bd0:	bl	401870 <gettext@plt>
  401bd4:	adrp	x8, 418000 <ferror@plt+0x16750>
  401bd8:	add	x8, x8, #0x230
  401bdc:	ldr	x2, [x8]
  401be0:	ldr	x8, [sp, #48]
  401be4:	str	x0, [sp, #40]
  401be8:	mov	x0, x8
  401bec:	ldr	x1, [sp, #40]
  401bf0:	bl	401880 <fprintf@plt>
  401bf4:	mov	w9, #0x1                   	// #1
  401bf8:	mov	w0, w9
  401bfc:	bl	401540 <exit@plt>
  401c00:	b	401a60 <ferror@plt+0x1b0>
  401c04:	ldr	x8, [sp, #112]
  401c08:	ldr	x9, [x8, #112]
  401c0c:	cbz	x9, 401c2c <ferror@plt+0x37c>
  401c10:	ldr	x8, [sp, #112]
  401c14:	ldr	x9, [x8, #104]
  401c18:	cbnz	x9, 401c2c <ferror@plt+0x37c>
  401c1c:	adrp	x0, 407000 <ferror@plt+0x5750>
  401c20:	add	x0, x0, #0x752
  401c24:	bl	401870 <gettext@plt>
  401c28:	bl	4017b0 <warnx@plt>
  401c2c:	sub	x8, x29, #0x88
  401c30:	mov	x0, x8
  401c34:	str	x8, [sp, #32]
  401c38:	bl	4024f4 <ferror@plt+0xc44>
  401c3c:	ldr	x0, [sp, #32]
  401c40:	bl	401fb4 <ferror@plt+0x704>
  401c44:	ldr	x8, [sp, #32]
  401c48:	ldr	x0, [x8, #88]
  401c4c:	bl	401730 <free@plt>
  401c50:	add	x8, sp, #0x80
  401c54:	mov	x0, x8
  401c58:	mov	x1, #0x80                  	// #128
  401c5c:	str	x8, [sp, #24]
  401c60:	bl	4045a4 <ferror@plt+0x2cf4>
  401c64:	ldr	x0, [sp, #32]
  401c68:	ldr	x1, [sp, #24]
  401c6c:	mov	w2, #0x80                  	// #128
  401c70:	bl	402554 <ferror@plt+0xca4>
  401c74:	ldr	x8, [sp, #32]
  401c78:	ldrb	w9, [x8, #112]
  401c7c:	and	w9, w9, #0x1
  401c80:	and	w9, w9, #0xff
  401c84:	cbz	w9, 401cd8 <ferror@plt+0x428>
  401c88:	adrp	x8, 418000 <ferror@plt+0x16750>
  401c8c:	add	x8, x8, #0x218
  401c90:	ldr	x0, [x8]
  401c94:	adrp	x8, 407000 <ferror@plt+0x5750>
  401c98:	add	x8, x8, #0x77e
  401c9c:	str	x0, [sp, #16]
  401ca0:	mov	x0, x8
  401ca4:	adrp	x1, 407000 <ferror@plt+0x5750>
  401ca8:	add	x1, x1, #0x793
  401cac:	mov	x2, #0x80                  	// #128
  401cb0:	bl	4014f0 <ngettext@plt>
  401cb4:	str	x0, [sp, #8]
  401cb8:	bl	40491c <ferror@plt+0x306c>
  401cbc:	ldr	x8, [sp, #16]
  401cc0:	str	x0, [sp]
  401cc4:	mov	x0, x8
  401cc8:	ldr	x1, [sp, #8]
  401ccc:	mov	w2, #0x80                  	// #128
  401cd0:	ldr	x3, [sp]
  401cd4:	bl	401880 <fprintf@plt>
  401cd8:	sub	x0, x29, #0xa0
  401cdc:	sub	x1, x29, #0x88
  401ce0:	bl	404250 <ferror@plt+0x29a0>
  401ce4:	ldr	x8, [sp, #112]
  401ce8:	str	xzr, [x8]
  401cec:	ldr	x8, [sp, #112]
  401cf0:	ldr	x9, [x8]
  401cf4:	cmp	x9, #0x10
  401cf8:	b.cs	401d2c <ferror@plt+0x47c>  // b.hs, b.nlast
  401cfc:	ldr	x8, [sp, #112]
  401d00:	ldr	x9, [x8]
  401d04:	sub	x10, x29, #0xa0
  401d08:	ldrb	w1, [x10, x9]
  401d0c:	adrp	x0, 407000 <ferror@plt+0x5750>
  401d10:	add	x0, x0, #0x7a9
  401d14:	bl	401820 <printf@plt>
  401d18:	ldr	x8, [sp, #112]
  401d1c:	ldr	x9, [x8]
  401d20:	add	x9, x9, #0x1
  401d24:	str	x9, [x8]
  401d28:	b	401cec <ferror@plt+0x43c>
  401d2c:	mov	w0, #0xa                   	// #10
  401d30:	bl	401850 <putchar@plt>
  401d34:	mov	w8, wzr
  401d38:	mov	w0, w8
  401d3c:	ldr	x28, [sp, #432]
  401d40:	ldp	x29, x30, [sp, #416]
  401d44:	add	sp, sp, #0x1c0
  401d48:	ret
  401d4c:	stp	x29, x30, [sp, #-16]!
  401d50:	mov	x29, sp
  401d54:	adrp	x0, 402000 <ferror@plt+0x750>
  401d58:	add	x0, x0, #0x11c
  401d5c:	bl	407540 <ferror@plt+0x5c90>
  401d60:	ldp	x29, x30, [sp], #16
  401d64:	ret
  401d68:	sub	sp, sp, #0x20
  401d6c:	stp	x29, x30, [sp, #16]
  401d70:	add	x29, sp, #0x10
  401d74:	str	x0, [sp, #8]
  401d78:	ldr	x0, [sp, #8]
  401d7c:	bl	4015e0 <malloc@plt>
  401d80:	str	x0, [sp]
  401d84:	ldr	x8, [sp]
  401d88:	cbnz	x8, 401da8 <ferror@plt+0x4f8>
  401d8c:	ldr	x8, [sp, #8]
  401d90:	cbz	x8, 401da8 <ferror@plt+0x4f8>
  401d94:	ldr	x2, [sp, #8]
  401d98:	mov	w0, #0x1                   	// #1
  401d9c:	adrp	x1, 407000 <ferror@plt+0x5750>
  401da0:	add	x1, x1, #0x7ba
  401da4:	bl	401890 <err@plt>
  401da8:	ldr	x0, [sp]
  401dac:	ldp	x29, x30, [sp, #16]
  401db0:	add	sp, sp, #0x20
  401db4:	ret
  401db8:	sub	sp, sp, #0xc0
  401dbc:	stp	x29, x30, [sp, #176]
  401dc0:	add	x29, sp, #0xb0
  401dc4:	adrp	x8, 418000 <ferror@plt+0x16750>
  401dc8:	add	x8, x8, #0x228
  401dcc:	adrp	x0, 407000 <ferror@plt+0x5750>
  401dd0:	add	x0, x0, #0x7d4
  401dd4:	adrp	x9, 407000 <ferror@plt+0x5750>
  401dd8:	add	x9, x9, #0x7dd
  401ddc:	adrp	x10, 418000 <ferror@plt+0x16750>
  401de0:	add	x10, x10, #0x230
  401de4:	adrp	x11, 407000 <ferror@plt+0x5750>
  401de8:	add	x11, x11, #0x80d
  401dec:	adrp	x12, 407000 <ferror@plt+0x5750>
  401df0:	add	x12, x12, #0x7ec
  401df4:	adrp	x13, 407000 <ferror@plt+0x5750>
  401df8:	add	x13, x13, #0x80f
  401dfc:	adrp	x14, 407000 <ferror@plt+0x5750>
  401e00:	add	x14, x14, #0x81a
  401e04:	adrp	x15, 407000 <ferror@plt+0x5750>
  401e08:	add	x15, x15, #0x84c
  401e0c:	adrp	x16, 407000 <ferror@plt+0x5750>
  401e10:	add	x16, x16, #0x88b
  401e14:	adrp	x17, 407000 <ferror@plt+0x5750>
  401e18:	add	x17, x17, #0x8db
  401e1c:	adrp	x18, 407000 <ferror@plt+0x5750>
  401e20:	add	x18, x18, #0x8fc
  401e24:	adrp	x1, 407000 <ferror@plt+0x5750>
  401e28:	add	x1, x1, #0x8be
  401e2c:	adrp	x2, 407000 <ferror@plt+0x5750>
  401e30:	add	x2, x2, #0x8cf
  401e34:	adrp	x3, 407000 <ferror@plt+0x5750>
  401e38:	add	x3, x3, #0x8ed
  401e3c:	adrp	x4, 407000 <ferror@plt+0x5750>
  401e40:	add	x4, x4, #0x90c
  401e44:	adrp	x5, 407000 <ferror@plt+0x5750>
  401e48:	add	x5, x5, #0x927
  401e4c:	mov	w6, wzr
  401e50:	ldr	x8, [x8]
  401e54:	stur	x8, [x29, #-8]
  401e58:	stur	x9, [x29, #-16]
  401e5c:	stur	x10, [x29, #-24]
  401e60:	stur	x11, [x29, #-32]
  401e64:	stur	x12, [x29, #-40]
  401e68:	stur	x13, [x29, #-48]
  401e6c:	stur	x14, [x29, #-56]
  401e70:	stur	x15, [x29, #-64]
  401e74:	stur	x16, [x29, #-72]
  401e78:	stur	x17, [x29, #-80]
  401e7c:	str	x18, [sp, #88]
  401e80:	str	x1, [sp, #80]
  401e84:	str	x2, [sp, #72]
  401e88:	str	x3, [sp, #64]
  401e8c:	str	x4, [sp, #56]
  401e90:	str	x5, [sp, #48]
  401e94:	str	w6, [sp, #44]
  401e98:	bl	401870 <gettext@plt>
  401e9c:	ldur	x1, [x29, #-8]
  401ea0:	bl	401530 <fputs@plt>
  401ea4:	ldur	x8, [x29, #-8]
  401ea8:	ldur	x9, [x29, #-16]
  401eac:	mov	x0, x9
  401eb0:	str	x8, [sp, #32]
  401eb4:	bl	401870 <gettext@plt>
  401eb8:	ldur	x8, [x29, #-24]
  401ebc:	ldr	x2, [x8]
  401ec0:	ldr	x9, [sp, #32]
  401ec4:	str	x0, [sp, #24]
  401ec8:	mov	x0, x9
  401ecc:	ldr	x1, [sp, #24]
  401ed0:	bl	401880 <fprintf@plt>
  401ed4:	ldur	x1, [x29, #-8]
  401ed8:	ldur	x8, [x29, #-32]
  401edc:	mov	x0, x8
  401ee0:	bl	401530 <fputs@plt>
  401ee4:	ldur	x8, [x29, #-40]
  401ee8:	mov	x0, x8
  401eec:	bl	401870 <gettext@plt>
  401ef0:	ldur	x1, [x29, #-8]
  401ef4:	bl	401530 <fputs@plt>
  401ef8:	ldur	x8, [x29, #-48]
  401efc:	mov	x0, x8
  401f00:	bl	401870 <gettext@plt>
  401f04:	ldur	x1, [x29, #-8]
  401f08:	bl	401530 <fputs@plt>
  401f0c:	ldur	x8, [x29, #-56]
  401f10:	mov	x0, x8
  401f14:	bl	401870 <gettext@plt>
  401f18:	ldur	x1, [x29, #-8]
  401f1c:	bl	401530 <fputs@plt>
  401f20:	ldur	x8, [x29, #-64]
  401f24:	mov	x0, x8
  401f28:	bl	401870 <gettext@plt>
  401f2c:	ldur	x1, [x29, #-8]
  401f30:	bl	401530 <fputs@plt>
  401f34:	ldur	x8, [x29, #-72]
  401f38:	mov	x0, x8
  401f3c:	bl	401870 <gettext@plt>
  401f40:	ldur	x1, [x29, #-8]
  401f44:	bl	401530 <fputs@plt>
  401f48:	ldur	x1, [x29, #-8]
  401f4c:	ldur	x8, [x29, #-32]
  401f50:	mov	x0, x8
  401f54:	bl	401530 <fputs@plt>
  401f58:	ldur	x8, [x29, #-80]
  401f5c:	mov	x0, x8
  401f60:	bl	401870 <gettext@plt>
  401f64:	ldr	x8, [sp, #88]
  401f68:	str	x0, [sp, #16]
  401f6c:	mov	x0, x8
  401f70:	bl	401870 <gettext@plt>
  401f74:	ldr	x8, [sp, #80]
  401f78:	str	x0, [sp, #8]
  401f7c:	mov	x0, x8
  401f80:	ldr	x1, [sp, #72]
  401f84:	ldr	x2, [sp, #16]
  401f88:	ldr	x3, [sp, #64]
  401f8c:	ldr	x4, [sp, #8]
  401f90:	bl	401820 <printf@plt>
  401f94:	ldr	x8, [sp, #56]
  401f98:	mov	x0, x8
  401f9c:	bl	401870 <gettext@plt>
  401fa0:	ldr	x1, [sp, #48]
  401fa4:	bl	401820 <printf@plt>
  401fa8:	ldr	w6, [sp, #44]
  401fac:	mov	w0, w6
  401fb0:	bl	401540 <exit@plt>
  401fb4:	sub	sp, sp, #0x50
  401fb8:	stp	x29, x30, [sp, #64]
  401fbc:	add	x29, sp, #0x40
  401fc0:	stur	x0, [x29, #-8]
  401fc4:	stur	xzr, [x29, #-16]
  401fc8:	ldur	x8, [x29, #-16]
  401fcc:	ldur	x9, [x29, #-8]
  401fd0:	ldr	x9, [x9, #96]
  401fd4:	cmp	x8, x9
  401fd8:	b.cs	402110 <ferror@plt+0x860>  // b.hs, b.nlast
  401fdc:	ldur	x8, [x29, #-8]
  401fe0:	ldr	x8, [x8, #88]
  401fe4:	ldur	x9, [x29, #-16]
  401fe8:	mov	x10, #0x8                   	// #8
  401fec:	mul	x9, x10, x9
  401ff0:	add	x8, x8, x9
  401ff4:	ldr	x8, [x8]
  401ff8:	stur	x8, [x29, #-24]
  401ffc:	ldur	x8, [x29, #-24]
  402000:	ldrsb	w11, [x8]
  402004:	cmp	w11, #0x2d
  402008:	b.ne	402020 <ferror@plt+0x770>  // b.any
  40200c:	ldur	x8, [x29, #-24]
  402010:	ldrb	w9, [x8, #1]
  402014:	cbnz	w9, 402020 <ferror@plt+0x770>
  402018:	str	wzr, [sp, #28]
  40201c:	b	402034 <ferror@plt+0x784>
  402020:	ldur	x0, [x29, #-24]
  402024:	mov	w8, wzr
  402028:	mov	w1, w8
  40202c:	bl	4015f0 <open@plt>
  402030:	str	w0, [sp, #28]
  402034:	ldr	w8, [sp, #28]
  402038:	cmp	w8, #0x0
  40203c:	cset	w8, ge  // ge = tcont
  402040:	tbnz	w8, #0, 40205c <ferror@plt+0x7ac>
  402044:	adrp	x0, 407000 <ferror@plt+0x5750>
  402048:	add	x0, x0, #0x932
  40204c:	bl	401870 <gettext@plt>
  402050:	ldur	x1, [x29, #-24]
  402054:	bl	401700 <warn@plt>
  402058:	b	402100 <ferror@plt+0x850>
  40205c:	ldur	x0, [x29, #-8]
  402060:	ldr	w1, [sp, #28]
  402064:	bl	40224c <ferror@plt+0x99c>
  402068:	str	x0, [sp, #32]
  40206c:	ldur	x8, [x29, #-8]
  402070:	ldrb	w9, [x8, #112]
  402074:	and	w9, w9, #0x1
  402078:	and	w9, w9, #0xff
  40207c:	cbz	w9, 4020c8 <ferror@plt+0x818>
  402080:	adrp	x8, 418000 <ferror@plt+0x16750>
  402084:	add	x8, x8, #0x218
  402088:	ldr	x0, [x8]
  40208c:	ldr	x2, [sp, #32]
  402090:	adrp	x8, 407000 <ferror@plt+0x5750>
  402094:	add	x8, x8, #0x941
  402098:	str	x0, [sp, #16]
  40209c:	mov	x0, x8
  4020a0:	adrp	x1, 407000 <ferror@plt+0x5750>
  4020a4:	add	x1, x1, #0x957
  4020a8:	bl	4014f0 <ngettext@plt>
  4020ac:	ldr	x2, [sp, #32]
  4020b0:	ldur	x3, [x29, #-24]
  4020b4:	ldr	x8, [sp, #16]
  4020b8:	str	x0, [sp, #8]
  4020bc:	mov	x0, x8
  4020c0:	ldr	x1, [sp, #8]
  4020c4:	bl	401880 <fprintf@plt>
  4020c8:	ldr	w8, [sp, #28]
  4020cc:	cbz	w8, 402100 <ferror@plt+0x850>
  4020d0:	ldr	w0, [sp, #28]
  4020d4:	bl	401690 <close@plt>
  4020d8:	cbz	w0, 402100 <ferror@plt+0x850>
  4020dc:	adrp	x0, 407000 <ferror@plt+0x5750>
  4020e0:	add	x0, x0, #0x96e
  4020e4:	bl	401870 <gettext@plt>
  4020e8:	ldur	x2, [x29, #-24]
  4020ec:	mov	w8, #0x1                   	// #1
  4020f0:	str	x0, [sp]
  4020f4:	mov	w0, w8
  4020f8:	ldr	x1, [sp]
  4020fc:	bl	401890 <err@plt>
  402100:	ldur	x8, [x29, #-16]
  402104:	add	x8, x8, #0x1
  402108:	stur	x8, [x29, #-16]
  40210c:	b	401fc8 <ferror@plt+0x718>
  402110:	ldp	x29, x30, [sp, #64]
  402114:	add	sp, sp, #0x50
  402118:	ret
  40211c:	stp	x29, x30, [sp, #-16]!
  402120:	mov	x29, sp
  402124:	adrp	x8, 418000 <ferror@plt+0x16750>
  402128:	add	x8, x8, #0x228
  40212c:	ldr	x0, [x8]
  402130:	bl	4021a4 <ferror@plt+0x8f4>
  402134:	cbz	w0, 402180 <ferror@plt+0x8d0>
  402138:	bl	401840 <__errno_location@plt>
  40213c:	ldr	w8, [x0]
  402140:	cmp	w8, #0x20
  402144:	b.eq	402180 <ferror@plt+0x8d0>  // b.none
  402148:	bl	401840 <__errno_location@plt>
  40214c:	ldr	w8, [x0]
  402150:	cbz	w8, 402168 <ferror@plt+0x8b8>
  402154:	adrp	x0, 407000 <ferror@plt+0x5750>
  402158:	add	x0, x0, #0x7ae
  40215c:	bl	401870 <gettext@plt>
  402160:	bl	401700 <warn@plt>
  402164:	b	402178 <ferror@plt+0x8c8>
  402168:	adrp	x0, 407000 <ferror@plt+0x5750>
  40216c:	add	x0, x0, #0x7ae
  402170:	bl	401870 <gettext@plt>
  402174:	bl	4017b0 <warnx@plt>
  402178:	mov	w0, #0x1                   	// #1
  40217c:	bl	401500 <_exit@plt>
  402180:	adrp	x8, 418000 <ferror@plt+0x16750>
  402184:	add	x8, x8, #0x218
  402188:	ldr	x0, [x8]
  40218c:	bl	4021a4 <ferror@plt+0x8f4>
  402190:	cbz	w0, 40219c <ferror@plt+0x8ec>
  402194:	mov	w0, #0x1                   	// #1
  402198:	bl	401500 <_exit@plt>
  40219c:	ldp	x29, x30, [sp], #16
  4021a0:	ret
  4021a4:	sub	sp, sp, #0x30
  4021a8:	stp	x29, x30, [sp, #32]
  4021ac:	add	x29, sp, #0x20
  4021b0:	str	x0, [sp, #16]
  4021b4:	bl	401840 <__errno_location@plt>
  4021b8:	str	wzr, [x0]
  4021bc:	ldr	x0, [sp, #16]
  4021c0:	bl	4018b0 <ferror@plt>
  4021c4:	cbnz	w0, 4021d4 <ferror@plt+0x924>
  4021c8:	ldr	x0, [sp, #16]
  4021cc:	bl	4017a0 <fflush@plt>
  4021d0:	cbz	w0, 4021d8 <ferror@plt+0x928>
  4021d4:	b	402220 <ferror@plt+0x970>
  4021d8:	ldr	x0, [sp, #16]
  4021dc:	bl	4015c0 <fileno@plt>
  4021e0:	str	w0, [sp, #12]
  4021e4:	cmp	w0, #0x0
  4021e8:	cset	w8, lt  // lt = tstop
  4021ec:	tbnz	w8, #0, 402214 <ferror@plt+0x964>
  4021f0:	ldr	w0, [sp, #12]
  4021f4:	bl	401550 <dup@plt>
  4021f8:	str	w0, [sp, #12]
  4021fc:	cmp	w0, #0x0
  402200:	cset	w8, lt  // lt = tstop
  402204:	tbnz	w8, #0, 402214 <ferror@plt+0x964>
  402208:	ldr	w0, [sp, #12]
  40220c:	bl	401690 <close@plt>
  402210:	cbz	w0, 402218 <ferror@plt+0x968>
  402214:	b	402220 <ferror@plt+0x970>
  402218:	stur	wzr, [x29, #-4]
  40221c:	b	40223c <ferror@plt+0x98c>
  402220:	bl	401840 <__errno_location@plt>
  402224:	ldr	w8, [x0]
  402228:	mov	w9, #0xffffffff            	// #-1
  40222c:	mov	w10, wzr
  402230:	cmp	w8, #0x9
  402234:	csel	w8, w10, w9, eq  // eq = none
  402238:	stur	w8, [x29, #-4]
  40223c:	ldur	w0, [x29, #-4]
  402240:	ldp	x29, x30, [sp, #32]
  402244:	add	sp, sp, #0x30
  402248:	ret
  40224c:	stp	x29, x30, [sp, #-32]!
  402250:	str	x28, [sp, #16]
  402254:	mov	x29, sp
  402258:	sub	sp, sp, #0x1, lsl #12
  40225c:	sub	sp, sp, #0x40
  402260:	stur	x0, [x29, #-8]
  402264:	stur	w1, [x29, #-12]
  402268:	ldur	x8, [x29, #-8]
  40226c:	ldr	x8, [x8, #104]
  402270:	cbz	x8, 402284 <ferror@plt+0x9d4>
  402274:	ldur	x8, [x29, #-8]
  402278:	ldr	x8, [x8, #104]
  40227c:	str	x8, [sp, #8]
  402280:	b	40228c <ferror@plt+0x9dc>
  402284:	mov	x8, #0x1000                	// #4096
  402288:	str	x8, [sp, #8]
  40228c:	ldr	x8, [sp, #8]
  402290:	str	x8, [sp, #40]
  402294:	str	xzr, [sp, #32]
  402298:	ldr	x8, [sp, #32]
  40229c:	ldr	x9, [sp, #40]
  4022a0:	cmp	x8, x9
  4022a4:	b.cs	402328 <ferror@plt+0xa78>  // b.hs, b.nlast
  4022a8:	mov	x8, #0x1000                	// #4096
  4022ac:	str	x8, [sp, #24]
  4022b0:	ldr	x8, [sp, #40]
  4022b4:	ldr	x9, [sp, #32]
  4022b8:	subs	x8, x8, x9
  4022bc:	ldr	x9, [sp, #24]
  4022c0:	cmp	x8, x9
  4022c4:	b.cs	4022d8 <ferror@plt+0xa28>  // b.hs, b.nlast
  4022c8:	ldr	x8, [sp, #40]
  4022cc:	ldr	x9, [sp, #32]
  4022d0:	subs	x8, x8, x9
  4022d4:	str	x8, [sp, #24]
  4022d8:	ldur	w0, [x29, #-12]
  4022dc:	ldr	x2, [sp, #24]
  4022e0:	add	x1, sp, #0x34
  4022e4:	bl	402358 <ferror@plt+0xaa8>
  4022e8:	str	x0, [sp, #16]
  4022ec:	ldr	x8, [sp, #16]
  4022f0:	cmp	x8, #0x0
  4022f4:	cset	w9, ge  // ge = tcont
  4022f8:	tbnz	w9, #0, 402300 <ferror@plt+0xa50>
  4022fc:	b	402328 <ferror@plt+0xa78>
  402300:	ldur	x0, [x29, #-8]
  402304:	ldr	x8, [sp, #16]
  402308:	add	x1, sp, #0x34
  40230c:	mov	w2, w8
  402310:	bl	402554 <ferror@plt+0xca4>
  402314:	ldr	x9, [sp, #16]
  402318:	ldr	x10, [sp, #32]
  40231c:	add	x9, x10, x9
  402320:	str	x9, [sp, #32]
  402324:	b	402298 <ferror@plt+0x9e8>
  402328:	add	x1, sp, #0x34
  40232c:	mov	w8, #0x0                   	// #0
  402330:	strb	w8, [sp, #52]
  402334:	ldur	x0, [x29, #-8]
  402338:	mov	w2, #0x1                   	// #1
  40233c:	bl	402554 <ferror@plt+0xca4>
  402340:	ldr	x0, [sp, #32]
  402344:	add	sp, sp, #0x1, lsl #12
  402348:	add	sp, sp, #0x40
  40234c:	ldr	x28, [sp, #16]
  402350:	ldp	x29, x30, [sp], #32
  402354:	ret
  402358:	sub	sp, sp, #0x50
  40235c:	stp	x29, x30, [sp, #64]
  402360:	add	x29, sp, #0x40
  402364:	mov	w8, wzr
  402368:	stur	w0, [x29, #-12]
  40236c:	stur	x1, [x29, #-24]
  402370:	str	x2, [sp, #32]
  402374:	str	xzr, [sp, #16]
  402378:	str	wzr, [sp, #12]
  40237c:	ldur	x0, [x29, #-24]
  402380:	ldr	x2, [sp, #32]
  402384:	mov	w1, w8
  402388:	bl	401650 <memset@plt>
  40238c:	ldr	x8, [sp, #32]
  402390:	cmp	x8, #0x0
  402394:	cset	w9, ls  // ls = plast
  402398:	tbnz	w9, #0, 402474 <ferror@plt+0xbc4>
  40239c:	ldur	w0, [x29, #-12]
  4023a0:	ldur	x1, [x29, #-24]
  4023a4:	ldr	x2, [sp, #32]
  4023a8:	bl	4017c0 <read@plt>
  4023ac:	str	x0, [sp, #24]
  4023b0:	ldr	x8, [sp, #24]
  4023b4:	cmp	x8, #0x0
  4023b8:	cset	w9, gt
  4023bc:	tbnz	w9, #0, 40243c <ferror@plt+0xb8c>
  4023c0:	ldr	x8, [sp, #24]
  4023c4:	cmp	x8, #0x0
  4023c8:	cset	w9, ge  // ge = tcont
  4023cc:	tbnz	w9, #0, 402414 <ferror@plt+0xb64>
  4023d0:	bl	401840 <__errno_location@plt>
  4023d4:	ldr	w8, [x0]
  4023d8:	cmp	w8, #0xb
  4023dc:	b.eq	4023f0 <ferror@plt+0xb40>  // b.none
  4023e0:	bl	401840 <__errno_location@plt>
  4023e4:	ldr	w8, [x0]
  4023e8:	cmp	w8, #0x4
  4023ec:	b.ne	402414 <ferror@plt+0xb64>  // b.any
  4023f0:	ldr	w8, [sp, #12]
  4023f4:	add	w9, w8, #0x1
  4023f8:	str	w9, [sp, #12]
  4023fc:	cmp	w8, #0x5
  402400:	b.ge	402414 <ferror@plt+0xb64>  // b.tcont
  402404:	mov	w0, #0xd090                	// #53392
  402408:	movk	w0, #0x3, lsl #16
  40240c:	bl	40248c <ferror@plt+0xbdc>
  402410:	b	40238c <ferror@plt+0xadc>
  402414:	ldr	x8, [sp, #16]
  402418:	cbz	x8, 402428 <ferror@plt+0xb78>
  40241c:	ldr	x8, [sp, #16]
  402420:	str	x8, [sp]
  402424:	b	402430 <ferror@plt+0xb80>
  402428:	mov	x8, #0xffffffffffffffff    	// #-1
  40242c:	str	x8, [sp]
  402430:	ldr	x8, [sp]
  402434:	stur	x8, [x29, #-8]
  402438:	b	40247c <ferror@plt+0xbcc>
  40243c:	str	wzr, [sp, #12]
  402440:	ldr	x8, [sp, #24]
  402444:	ldr	x9, [sp, #32]
  402448:	subs	x8, x9, x8
  40244c:	str	x8, [sp, #32]
  402450:	ldr	x8, [sp, #24]
  402454:	ldur	x9, [x29, #-24]
  402458:	add	x8, x9, x8
  40245c:	stur	x8, [x29, #-24]
  402460:	ldr	x8, [sp, #24]
  402464:	ldr	x9, [sp, #16]
  402468:	add	x8, x9, x8
  40246c:	str	x8, [sp, #16]
  402470:	b	40238c <ferror@plt+0xadc>
  402474:	ldr	x8, [sp, #16]
  402478:	stur	x8, [x29, #-8]
  40247c:	ldur	x0, [x29, #-8]
  402480:	ldp	x29, x30, [sp, #64]
  402484:	add	sp, sp, #0x50
  402488:	ret
  40248c:	sub	sp, sp, #0x30
  402490:	stp	x29, x30, [sp, #32]
  402494:	add	x29, sp, #0x20
  402498:	mov	x8, #0x4240                	// #16960
  40249c:	movk	x8, #0xf, lsl #16
  4024a0:	mov	x9, #0x3e8                 	// #1000
  4024a4:	mov	x10, xzr
  4024a8:	add	x11, sp, #0x8
  4024ac:	stur	w0, [x29, #-4]
  4024b0:	ldur	w12, [x29, #-4]
  4024b4:	mov	w13, w12
  4024b8:	sdiv	x13, x13, x8
  4024bc:	str	x13, [sp, #8]
  4024c0:	ldur	w12, [x29, #-4]
  4024c4:	mov	w13, w12
  4024c8:	sdiv	x14, x13, x8
  4024cc:	mul	x8, x14, x8
  4024d0:	subs	x8, x13, x8
  4024d4:	mul	x8, x8, x9
  4024d8:	str	x8, [sp, #16]
  4024dc:	mov	x0, x11
  4024e0:	mov	x1, x10
  4024e4:	bl	401740 <nanosleep@plt>
  4024e8:	ldp	x29, x30, [sp, #32]
  4024ec:	add	sp, sp, #0x30
  4024f0:	ret
  4024f4:	sub	sp, sp, #0x10
  4024f8:	mov	w8, #0x2301                	// #8961
  4024fc:	movk	w8, #0x6745, lsl #16
  402500:	mov	w9, #0xab89                	// #43913
  402504:	movk	w9, #0xefcd, lsl #16
  402508:	mov	w10, #0xdcfe                	// #56574
  40250c:	movk	w10, #0x98ba, lsl #16
  402510:	mov	w11, #0x5476                	// #21622
  402514:	movk	w11, #0x1032, lsl #16
  402518:	str	x0, [sp, #8]
  40251c:	ldr	x12, [sp, #8]
  402520:	str	w8, [x12]
  402524:	ldr	x12, [sp, #8]
  402528:	str	w9, [x12, #4]
  40252c:	ldr	x12, [sp, #8]
  402530:	str	w10, [x12, #8]
  402534:	ldr	x12, [sp, #8]
  402538:	str	w11, [x12, #12]
  40253c:	ldr	x12, [sp, #8]
  402540:	str	wzr, [x12, #16]
  402544:	ldr	x12, [sp, #8]
  402548:	str	wzr, [x12, #20]
  40254c:	add	sp, sp, #0x10
  402550:	ret
  402554:	sub	sp, sp, #0x30
  402558:	stp	x29, x30, [sp, #32]
  40255c:	add	x29, sp, #0x20
  402560:	stur	x0, [x29, #-8]
  402564:	str	x1, [sp, #16]
  402568:	str	w2, [sp, #12]
  40256c:	ldur	x8, [x29, #-8]
  402570:	ldr	w9, [x8, #16]
  402574:	str	w9, [sp, #8]
  402578:	ldr	w9, [sp, #8]
  40257c:	ldr	w10, [sp, #12]
  402580:	add	w9, w9, w10, lsl #3
  402584:	ldur	x8, [x29, #-8]
  402588:	str	w9, [x8, #16]
  40258c:	ldr	w10, [sp, #8]
  402590:	cmp	w9, w10
  402594:	b.cs	4025a8 <ferror@plt+0xcf8>  // b.hs, b.nlast
  402598:	ldur	x8, [x29, #-8]
  40259c:	ldr	w9, [x8, #20]
  4025a0:	add	w9, w9, #0x1
  4025a4:	str	w9, [x8, #20]
  4025a8:	ldr	w8, [sp, #12]
  4025ac:	ldur	x9, [x29, #-8]
  4025b0:	ldr	w10, [x9, #20]
  4025b4:	add	w8, w10, w8, lsr #29
  4025b8:	str	w8, [x9, #20]
  4025bc:	ldr	w8, [sp, #8]
  4025c0:	lsr	w8, w8, #3
  4025c4:	and	w8, w8, #0x3f
  4025c8:	str	w8, [sp, #8]
  4025cc:	ldr	w8, [sp, #8]
  4025d0:	cbz	w8, 40266c <ferror@plt+0xdbc>
  4025d4:	ldur	x8, [x29, #-8]
  4025d8:	add	x8, x8, #0x18
  4025dc:	ldr	w9, [sp, #8]
  4025e0:	mov	w10, w9
  4025e4:	add	x8, x8, x10
  4025e8:	str	x8, [sp]
  4025ec:	ldr	w9, [sp, #8]
  4025f0:	mov	w11, #0x40                  	// #64
  4025f4:	subs	w9, w11, w9
  4025f8:	str	w9, [sp, #8]
  4025fc:	ldr	w9, [sp, #12]
  402600:	ldr	w11, [sp, #8]
  402604:	cmp	w9, w11
  402608:	b.cs	402624 <ferror@plt+0xd74>  // b.hs, b.nlast
  40260c:	ldr	x0, [sp]
  402610:	ldr	x1, [sp, #16]
  402614:	ldr	w8, [sp, #12]
  402618:	mov	w2, w8
  40261c:	bl	4014e0 <memcpy@plt>
  402620:	b	4026d0 <ferror@plt+0xe20>
  402624:	ldr	x0, [sp]
  402628:	ldr	x1, [sp, #16]
  40262c:	ldr	w8, [sp, #8]
  402630:	mov	w2, w8
  402634:	bl	4014e0 <memcpy@plt>
  402638:	ldur	x0, [x29, #-8]
  40263c:	ldur	x9, [x29, #-8]
  402640:	add	x1, x9, #0x18
  402644:	bl	4026dc <ferror@plt+0xe2c>
  402648:	ldr	w8, [sp, #8]
  40264c:	mov	w9, w8
  402650:	ldr	x10, [sp, #16]
  402654:	add	x9, x10, x9
  402658:	str	x9, [sp, #16]
  40265c:	ldr	w8, [sp, #8]
  402660:	ldr	w11, [sp, #12]
  402664:	subs	w8, w11, w8
  402668:	str	w8, [sp, #12]
  40266c:	ldr	w8, [sp, #12]
  402670:	cmp	w8, #0x40
  402674:	b.cc	4026b8 <ferror@plt+0xe08>  // b.lo, b.ul, b.last
  402678:	ldur	x8, [x29, #-8]
  40267c:	add	x0, x8, #0x18
  402680:	ldr	x1, [sp, #16]
  402684:	mov	x2, #0x40                  	// #64
  402688:	bl	4014e0 <memcpy@plt>
  40268c:	ldur	x0, [x29, #-8]
  402690:	ldur	x8, [x29, #-8]
  402694:	add	x1, x8, #0x18
  402698:	bl	4026dc <ferror@plt+0xe2c>
  40269c:	ldr	x8, [sp, #16]
  4026a0:	add	x8, x8, #0x40
  4026a4:	str	x8, [sp, #16]
  4026a8:	ldr	w9, [sp, #12]
  4026ac:	subs	w9, w9, #0x40
  4026b0:	str	w9, [sp, #12]
  4026b4:	b	40266c <ferror@plt+0xdbc>
  4026b8:	ldur	x8, [x29, #-8]
  4026bc:	add	x0, x8, #0x18
  4026c0:	ldr	x1, [sp, #16]
  4026c4:	ldr	w9, [sp, #12]
  4026c8:	mov	w2, w9
  4026cc:	bl	4014e0 <memcpy@plt>
  4026d0:	ldp	x29, x30, [sp, #32]
  4026d4:	add	sp, sp, #0x30
  4026d8:	ret
  4026dc:	sub	sp, sp, #0x190
  4026e0:	stp	x29, x30, [sp, #304]
  4026e4:	stp	x28, x27, [sp, #320]
  4026e8:	stp	x26, x25, [sp, #336]
  4026ec:	stp	x24, x23, [sp, #352]
  4026f0:	stp	x22, x21, [sp, #368]
  4026f4:	stp	x20, x19, [sp, #384]
  4026f8:	mov	w8, #0xa478                	// #42104
  4026fc:	movk	w8, #0xd76a, lsl #16
  402700:	mov	w9, #0xb756                	// #46934
  402704:	movk	w9, #0xe8c7, lsl #16
  402708:	mov	w10, #0x70db                	// #28891
  40270c:	movk	w10, #0x2420, lsl #16
  402710:	mov	w11, #0xceee                	// #52974
  402714:	movk	w11, #0xc1bd, lsl #16
  402718:	mov	w12, #0xfaf                 	// #4015
  40271c:	movk	w12, #0xf57c, lsl #16
  402720:	mov	w13, #0xc62a                	// #50730
  402724:	movk	w13, #0x4787, lsl #16
  402728:	mov	w14, #0x4613                	// #17939
  40272c:	movk	w14, #0xa830, lsl #16
  402730:	mov	w15, #0x9501                	// #38145
  402734:	movk	w15, #0xfd46, lsl #16
  402738:	mov	w16, #0x98d8                	// #39128
  40273c:	movk	w16, #0x6980, lsl #16
  402740:	mov	w17, #0xf7af                	// #63407
  402744:	movk	w17, #0x8b44, lsl #16
  402748:	mov	w18, #0xffff5bb1            	// #-42063
  40274c:	mov	w2, #0xd7be                	// #55230
  402750:	movk	w2, #0x895c, lsl #16
  402754:	mov	w3, #0x1122                	// #4386
  402758:	movk	w3, #0x6b90, lsl #16
  40275c:	mov	w4, #0x7193                	// #29075
  402760:	movk	w4, #0xfd98, lsl #16
  402764:	mov	w5, #0x438e                	// #17294
  402768:	movk	w5, #0xa679, lsl #16
  40276c:	mov	w6, #0x821                 	// #2081
  402770:	movk	w6, #0x49b4, lsl #16
  402774:	mov	w7, #0x2562                	// #9570
  402778:	movk	w7, #0xf61e, lsl #16
  40277c:	mov	w19, #0xb340                	// #45888
  402780:	movk	w19, #0xc040, lsl #16
  402784:	mov	w20, #0x5a51                	// #23121
  402788:	movk	w20, #0x265e, lsl #16
  40278c:	mov	w21, #0xc7aa                	// #51114
  402790:	movk	w21, #0xe9b6, lsl #16
  402794:	mov	w22, #0x105d                	// #4189
  402798:	movk	w22, #0xd62f, lsl #16
  40279c:	mov	w23, #0x1453                	// #5203
  4027a0:	movk	w23, #0x244, lsl #16
  4027a4:	mov	w24, #0xe681                	// #59009
  4027a8:	movk	w24, #0xd8a1, lsl #16
  4027ac:	mov	w25, #0xfbc8                	// #64456
  4027b0:	movk	w25, #0xe7d3, lsl #16
  4027b4:	mov	w26, #0xcde6                	// #52710
  4027b8:	movk	w26, #0x21e1, lsl #16
  4027bc:	mov	w27, #0x7d6                 	// #2006
  4027c0:	movk	w27, #0xc337, lsl #16
  4027c4:	mov	w28, #0xd87                 	// #3463
  4027c8:	movk	w28, #0xf4d5, lsl #16
  4027cc:	mov	w29, #0x14ed                	// #5357
  4027d0:	movk	w29, #0x455a, lsl #16
  4027d4:	mov	w30, #0xe905                	// #59653
  4027d8:	movk	w30, #0xa9e3, lsl #16
  4027dc:	str	w8, [sp, #268]
  4027e0:	mov	w8, #0xa3f8                	// #41976
  4027e4:	movk	w8, #0xfcef, lsl #16
  4027e8:	str	w8, [sp, #264]
  4027ec:	mov	w8, #0x2d9                 	// #729
  4027f0:	movk	w8, #0x676f, lsl #16
  4027f4:	str	w8, [sp, #260]
  4027f8:	mov	w8, #0x4c8a                	// #19594
  4027fc:	movk	w8, #0x8d2a, lsl #16
  402800:	str	w8, [sp, #256]
  402804:	mov	w8, #0x3942                	// #14658
  402808:	movk	w8, #0xfffa, lsl #16
  40280c:	str	w8, [sp, #252]
  402810:	mov	w8, #0xf681                	// #63105
  402814:	movk	w8, #0x8771, lsl #16
  402818:	str	w8, [sp, #248]
  40281c:	mov	w8, #0x6122                	// #24866
  402820:	movk	w8, #0x6d9d, lsl #16
  402824:	str	w8, [sp, #244]
  402828:	mov	w8, #0x380c                	// #14348
  40282c:	movk	w8, #0xfde5, lsl #16
  402830:	str	w8, [sp, #240]
  402834:	mov	w8, #0xea44                	// #59972
  402838:	movk	w8, #0xa4be, lsl #16
  40283c:	str	w8, [sp, #236]
  402840:	mov	w8, #0xcfa9                	// #53161
  402844:	movk	w8, #0x4bde, lsl #16
  402848:	str	w8, [sp, #232]
  40284c:	mov	w8, #0x4b60                	// #19296
  402850:	movk	w8, #0xf6bb, lsl #16
  402854:	str	w8, [sp, #228]
  402858:	mov	w8, #0xbc70                	// #48240
  40285c:	movk	w8, #0xbebf, lsl #16
  402860:	str	w8, [sp, #224]
  402864:	mov	w8, #0x7ec6                	// #32454
  402868:	movk	w8, #0x289b, lsl #16
  40286c:	str	w8, [sp, #220]
  402870:	mov	w8, #0x27fa                	// #10234
  402874:	movk	w8, #0xeaa1, lsl #16
  402878:	str	w8, [sp, #216]
  40287c:	mov	w8, #0x3085                	// #12421
  402880:	movk	w8, #0xd4ef, lsl #16
  402884:	str	w8, [sp, #212]
  402888:	mov	w8, #0x1d05                	// #7429
  40288c:	movk	w8, #0x488, lsl #16
  402890:	str	w8, [sp, #208]
  402894:	mov	w8, #0xd039                	// #53305
  402898:	movk	w8, #0xd9d4, lsl #16
  40289c:	str	w8, [sp, #204]
  4028a0:	mov	w8, #0x99e5                	// #39397
  4028a4:	movk	w8, #0xe6db, lsl #16
  4028a8:	str	w8, [sp, #200]
  4028ac:	mov	w8, #0x7cf8                	// #31992
  4028b0:	movk	w8, #0x1fa2, lsl #16
  4028b4:	str	w8, [sp, #196]
  4028b8:	mov	w8, #0x5665                	// #22117
  4028bc:	movk	w8, #0xc4ac, lsl #16
  4028c0:	str	w8, [sp, #192]
  4028c4:	mov	w8, #0x2244                	// #8772
  4028c8:	movk	w8, #0xf429, lsl #16
  4028cc:	str	w8, [sp, #188]
  4028d0:	mov	w8, #0xff97                	// #65431
  4028d4:	movk	w8, #0x432a, lsl #16
  4028d8:	str	w8, [sp, #184]
  4028dc:	mov	w8, #0x23a7                	// #9127
  4028e0:	movk	w8, #0xab94, lsl #16
  4028e4:	str	w8, [sp, #180]
  4028e8:	mov	w8, #0xa039                	// #41017
  4028ec:	movk	w8, #0xfc93, lsl #16
  4028f0:	str	w8, [sp, #176]
  4028f4:	mov	w8, #0x59c3                	// #22979
  4028f8:	movk	w8, #0x655b, lsl #16
  4028fc:	str	w8, [sp, #172]
  402900:	mov	w8, #0xcc92                	// #52370
  402904:	movk	w8, #0x8f0c, lsl #16
  402908:	str	w8, [sp, #168]
  40290c:	mov	w8, #0xf47d                	// #62589
  402910:	movk	w8, #0xffef, lsl #16
  402914:	str	w8, [sp, #164]
  402918:	mov	w8, #0x5dd1                	// #24017
  40291c:	movk	w8, #0x8584, lsl #16
  402920:	str	w8, [sp, #160]
  402924:	mov	w8, #0x7e4f                	// #32335
  402928:	movk	w8, #0x6fa8, lsl #16
  40292c:	str	w8, [sp, #156]
  402930:	mov	w8, #0xe6e0                	// #59104
  402934:	movk	w8, #0xfe2c, lsl #16
  402938:	str	w8, [sp, #152]
  40293c:	mov	w8, #0x4314                	// #17172
  402940:	movk	w8, #0xa301, lsl #16
  402944:	str	w8, [sp, #148]
  402948:	mov	w8, #0x11a1                	// #4513
  40294c:	movk	w8, #0x4e08, lsl #16
  402950:	str	w8, [sp, #144]
  402954:	mov	w8, #0x7e82                	// #32386
  402958:	movk	w8, #0xf753, lsl #16
  40295c:	str	w8, [sp, #140]
  402960:	mov	w8, #0xf235                	// #62005
  402964:	movk	w8, #0xbd3a, lsl #16
  402968:	str	w8, [sp, #136]
  40296c:	mov	w8, #0xd2bb                	// #53947
  402970:	movk	w8, #0x2ad7, lsl #16
  402974:	str	w8, [sp, #132]
  402978:	mov	w8, #0xd391                	// #54161
  40297c:	movk	w8, #0xeb86, lsl #16
  402980:	str	x0, [sp, #296]
  402984:	str	x1, [sp, #288]
  402988:	ldr	x0, [sp, #296]
  40298c:	ldr	w0, [x0]
  402990:	str	w0, [sp, #284]
  402994:	ldr	x1, [sp, #296]
  402998:	ldr	w0, [x1, #4]
  40299c:	str	w0, [sp, #280]
  4029a0:	ldr	x1, [sp, #296]
  4029a4:	ldr	w0, [x1, #8]
  4029a8:	str	w0, [sp, #276]
  4029ac:	ldr	x1, [sp, #296]
  4029b0:	mov	x0, #0xc                   	// #12
  4029b4:	ldr	w1, [x1, #12]
  4029b8:	str	w1, [sp, #272]
  4029bc:	ldr	w1, [sp, #272]
  4029c0:	str	w8, [sp, #128]
  4029c4:	ldr	w8, [sp, #280]
  4029c8:	str	w8, [sp, #124]
  4029cc:	ldr	w8, [sp, #276]
  4029d0:	str	w8, [sp, #120]
  4029d4:	ldr	w8, [sp, #272]
  4029d8:	str	w8, [sp, #116]
  4029dc:	ldr	w8, [sp, #120]
  4029e0:	str	w9, [sp, #112]
  4029e4:	ldr	w9, [sp, #116]
  4029e8:	eor	w8, w8, w9
  4029ec:	ldr	w9, [sp, #124]
  4029f0:	and	w8, w9, w8
  4029f4:	eor	w8, w1, w8
  4029f8:	ldr	x1, [sp, #288]
  4029fc:	ldr	w1, [x1]
  402a00:	add	w8, w8, w1
  402a04:	ldr	w1, [sp, #268]
  402a08:	add	w8, w8, w1
  402a0c:	ldr	w9, [sp, #284]
  402a10:	add	w8, w9, w8
  402a14:	str	w8, [sp, #284]
  402a18:	ldr	w8, [sp, #284]
  402a1c:	ldr	w9, [sp, #284]
  402a20:	mov	x1, #0x19                  	// #25
  402a24:	lsr	w9, w9, #25
  402a28:	orr	w8, w9, w8, lsl #7
  402a2c:	str	w8, [sp, #284]
  402a30:	ldr	w8, [sp, #280]
  402a34:	ldr	w9, [sp, #284]
  402a38:	add	w8, w9, w8
  402a3c:	str	w8, [sp, #284]
  402a40:	ldr	w8, [sp, #276]
  402a44:	ldr	w9, [sp, #284]
  402a48:	str	w8, [sp, #108]
  402a4c:	ldr	w8, [sp, #280]
  402a50:	str	w8, [sp, #104]
  402a54:	ldr	w8, [sp, #276]
  402a58:	str	w8, [sp, #100]
  402a5c:	ldr	w8, [sp, #104]
  402a60:	str	w9, [sp, #96]
  402a64:	ldr	w9, [sp, #100]
  402a68:	eor	w8, w8, w9
  402a6c:	ldr	w9, [sp, #96]
  402a70:	and	w8, w9, w8
  402a74:	ldr	w9, [sp, #108]
  402a78:	eor	w8, w9, w8
  402a7c:	ldr	x9, [sp, #288]
  402a80:	ldr	w9, [x9, #4]
  402a84:	add	w8, w8, w9
  402a88:	ldr	w9, [sp, #112]
  402a8c:	add	w8, w8, w9
  402a90:	ldr	w9, [sp, #272]
  402a94:	add	w8, w9, w8
  402a98:	str	w8, [sp, #272]
  402a9c:	ldr	w8, [sp, #272]
  402aa0:	ldr	w9, [sp, #272]
  402aa4:	str	w8, [sp, #92]
  402aa8:	mov	x8, #0x14                  	// #20
  402aac:	str	x8, [sp, #80]
  402ab0:	lsr	w8, w9, w8
  402ab4:	ldr	w9, [sp, #92]
  402ab8:	orr	w8, w8, w9, lsl #12
  402abc:	str	w8, [sp, #272]
  402ac0:	ldr	w8, [sp, #284]
  402ac4:	ldr	w9, [sp, #272]
  402ac8:	add	w8, w9, w8
  402acc:	str	w8, [sp, #272]
  402ad0:	ldr	w8, [sp, #280]
  402ad4:	ldr	w9, [sp, #272]
  402ad8:	str	w8, [sp, #76]
  402adc:	ldr	w8, [sp, #284]
  402ae0:	str	w8, [sp, #72]
  402ae4:	ldr	w8, [sp, #280]
  402ae8:	str	w8, [sp, #68]
  402aec:	ldr	w8, [sp, #72]
  402af0:	str	w9, [sp, #64]
  402af4:	ldr	w9, [sp, #68]
  402af8:	eor	w8, w8, w9
  402afc:	ldr	w9, [sp, #64]
  402b00:	and	w8, w9, w8
  402b04:	ldr	w9, [sp, #76]
  402b08:	eor	w8, w9, w8
  402b0c:	ldr	x9, [sp, #288]
  402b10:	ldr	w9, [x9, #8]
  402b14:	add	w8, w8, w9
  402b18:	add	w8, w8, w10
  402b1c:	ldr	w9, [sp, #276]
  402b20:	add	w8, w9, w8
  402b24:	str	w8, [sp, #276]
  402b28:	ldr	w8, [sp, #276]
  402b2c:	ldr	w9, [sp, #276]
  402b30:	mov	x10, #0xf                   	// #15
  402b34:	lsr	w9, w9, #15
  402b38:	orr	w8, w9, w8, lsl #17
  402b3c:	str	w8, [sp, #276]
  402b40:	ldr	w8, [sp, #272]
  402b44:	ldr	w9, [sp, #276]
  402b48:	add	w8, w9, w8
  402b4c:	str	w8, [sp, #276]
  402b50:	ldr	w8, [sp, #284]
  402b54:	ldr	w9, [sp, #276]
  402b58:	str	w8, [sp, #60]
  402b5c:	ldr	w8, [sp, #272]
  402b60:	str	w8, [sp, #56]
  402b64:	ldr	w8, [sp, #284]
  402b68:	str	w8, [sp, #52]
  402b6c:	ldr	w8, [sp, #56]
  402b70:	str	w9, [sp, #48]
  402b74:	ldr	w9, [sp, #52]
  402b78:	eor	w8, w8, w9
  402b7c:	ldr	w9, [sp, #48]
  402b80:	and	w8, w9, w8
  402b84:	ldr	w9, [sp, #60]
  402b88:	eor	w8, w9, w8
  402b8c:	ldr	x9, [sp, #288]
  402b90:	ldr	w9, [x9, #12]
  402b94:	add	w8, w8, w9
  402b98:	add	w8, w8, w11
  402b9c:	ldr	w9, [sp, #280]
  402ba0:	add	w8, w9, w8
  402ba4:	str	w8, [sp, #280]
  402ba8:	ldr	w8, [sp, #280]
  402bac:	ldr	w9, [sp, #280]
  402bb0:	mov	x11, #0xa                   	// #10
  402bb4:	lsr	w9, w9, #10
  402bb8:	orr	w8, w9, w8, lsl #22
  402bbc:	str	w8, [sp, #280]
  402bc0:	ldr	w8, [sp, #276]
  402bc4:	ldr	w9, [sp, #280]
  402bc8:	add	w8, w9, w8
  402bcc:	str	w8, [sp, #280]
  402bd0:	ldr	w8, [sp, #272]
  402bd4:	ldr	w9, [sp, #280]
  402bd8:	str	w8, [sp, #44]
  402bdc:	ldr	w8, [sp, #276]
  402be0:	str	w8, [sp, #40]
  402be4:	ldr	w8, [sp, #272]
  402be8:	str	w8, [sp, #36]
  402bec:	ldr	w8, [sp, #40]
  402bf0:	str	w9, [sp, #32]
  402bf4:	ldr	w9, [sp, #36]
  402bf8:	eor	w8, w8, w9
  402bfc:	ldr	w9, [sp, #32]
  402c00:	and	w8, w9, w8
  402c04:	ldr	w9, [sp, #44]
  402c08:	eor	w8, w9, w8
  402c0c:	ldr	x9, [sp, #288]
  402c10:	str	w8, [sp, #28]
  402c14:	mov	x8, #0x10                  	// #16
  402c18:	ldr	w9, [x9, #16]
  402c1c:	str	x8, [sp, #16]
  402c20:	ldr	w8, [sp, #28]
  402c24:	add	w9, w8, w9
  402c28:	add	w9, w9, w12
  402c2c:	ldr	w12, [sp, #284]
  402c30:	add	w9, w12, w9
  402c34:	str	w9, [sp, #284]
  402c38:	ldr	w9, [sp, #284]
  402c3c:	ldr	w12, [sp, #284]
  402c40:	mov	x8, x1
  402c44:	lsr	w8, w12, w8
  402c48:	orr	w8, w8, w9, lsl #7
  402c4c:	str	w8, [sp, #284]
  402c50:	ldr	w8, [sp, #280]
  402c54:	ldr	w9, [sp, #284]
  402c58:	add	w8, w9, w8
  402c5c:	str	w8, [sp, #284]
  402c60:	ldr	w8, [sp, #276]
  402c64:	ldr	w9, [sp, #284]
  402c68:	ldr	w12, [sp, #280]
  402c6c:	str	w8, [sp, #12]
  402c70:	ldr	w8, [sp, #276]
  402c74:	eor	w8, w12, w8
  402c78:	and	w8, w9, w8
  402c7c:	ldr	w9, [sp, #12]
  402c80:	eor	w8, w9, w8
  402c84:	ldr	x12, [sp, #288]
  402c88:	ldr	w12, [x12, #20]
  402c8c:	add	w8, w8, w12
  402c90:	add	w8, w8, w13
  402c94:	ldr	w12, [sp, #272]
  402c98:	add	w8, w12, w8
  402c9c:	str	w8, [sp, #272]
  402ca0:	ldr	w8, [sp, #272]
  402ca4:	ldr	w12, [sp, #272]
  402ca8:	ldr	x13, [sp, #80]
  402cac:	lsr	w12, w12, w13
  402cb0:	orr	w8, w12, w8, lsl #12
  402cb4:	str	w8, [sp, #272]
  402cb8:	ldr	w8, [sp, #284]
  402cbc:	ldr	w12, [sp, #272]
  402cc0:	add	w8, w12, w8
  402cc4:	str	w8, [sp, #272]
  402cc8:	ldr	w8, [sp, #280]
  402ccc:	ldr	w12, [sp, #272]
  402cd0:	ldr	w13, [sp, #284]
  402cd4:	ldr	w9, [sp, #280]
  402cd8:	eor	w9, w13, w9
  402cdc:	and	w9, w12, w9
  402ce0:	eor	w8, w8, w9
  402ce4:	ldr	x9, [sp, #288]
  402ce8:	ldr	w12, [x9, #24]
  402cec:	add	w8, w8, w12
  402cf0:	add	w8, w8, w14
  402cf4:	ldr	w12, [sp, #276]
  402cf8:	add	w8, w12, w8
  402cfc:	str	w8, [sp, #276]
  402d00:	ldr	w8, [sp, #276]
  402d04:	ldr	w12, [sp, #276]
  402d08:	mov	x9, x10
  402d0c:	lsr	w9, w12, w9
  402d10:	orr	w8, w9, w8, lsl #17
  402d14:	str	w8, [sp, #276]
  402d18:	ldr	w8, [sp, #272]
  402d1c:	ldr	w9, [sp, #276]
  402d20:	add	w8, w9, w8
  402d24:	str	w8, [sp, #276]
  402d28:	ldr	w8, [sp, #284]
  402d2c:	ldr	w9, [sp, #276]
  402d30:	ldr	w12, [sp, #272]
  402d34:	ldr	w13, [sp, #284]
  402d38:	eor	w12, w12, w13
  402d3c:	and	w9, w9, w12
  402d40:	eor	w8, w8, w9
  402d44:	ldr	x9, [sp, #288]
  402d48:	mov	x12, #0x1c                  	// #28
  402d4c:	ldr	w13, [x9, #28]
  402d50:	add	w8, w8, w13
  402d54:	add	w8, w8, w15
  402d58:	ldr	w13, [sp, #280]
  402d5c:	add	w8, w13, w8
  402d60:	str	w8, [sp, #280]
  402d64:	ldr	w8, [sp, #280]
  402d68:	ldr	w13, [sp, #280]
  402d6c:	mov	x9, x11
  402d70:	lsr	w9, w13, w9
  402d74:	orr	w8, w9, w8, lsl #22
  402d78:	str	w8, [sp, #280]
  402d7c:	ldr	w8, [sp, #276]
  402d80:	ldr	w9, [sp, #280]
  402d84:	add	w8, w9, w8
  402d88:	str	w8, [sp, #280]
  402d8c:	ldr	w8, [sp, #272]
  402d90:	ldr	w9, [sp, #280]
  402d94:	ldr	w13, [sp, #276]
  402d98:	ldr	w14, [sp, #272]
  402d9c:	eor	w13, w13, w14
  402da0:	and	w9, w9, w13
  402da4:	eor	w8, w8, w9
  402da8:	ldr	x9, [sp, #288]
  402dac:	ldr	w13, [x9, #32]
  402db0:	add	w8, w8, w13
  402db4:	add	w8, w8, w16
  402db8:	ldr	w13, [sp, #284]
  402dbc:	add	w8, w13, w8
  402dc0:	str	w8, [sp, #284]
  402dc4:	ldr	w8, [sp, #284]
  402dc8:	ldr	w13, [sp, #284]
  402dcc:	mov	x9, x1
  402dd0:	lsr	w9, w13, w9
  402dd4:	orr	w8, w9, w8, lsl #7
  402dd8:	str	w8, [sp, #284]
  402ddc:	ldr	w8, [sp, #280]
  402de0:	ldr	w9, [sp, #284]
  402de4:	add	w8, w9, w8
  402de8:	str	w8, [sp, #284]
  402dec:	ldr	w8, [sp, #276]
  402df0:	ldr	w9, [sp, #284]
  402df4:	ldr	w13, [sp, #280]
  402df8:	ldr	w14, [sp, #276]
  402dfc:	eor	w13, w13, w14
  402e00:	and	w9, w9, w13
  402e04:	eor	w8, w8, w9
  402e08:	ldr	x9, [sp, #288]
  402e0c:	ldr	w13, [x9, #36]
  402e10:	add	w8, w8, w13
  402e14:	add	w8, w8, w17
  402e18:	ldr	w13, [sp, #272]
  402e1c:	add	w8, w13, w8
  402e20:	str	w8, [sp, #272]
  402e24:	ldr	w8, [sp, #272]
  402e28:	ldr	w13, [sp, #272]
  402e2c:	ldr	x9, [sp, #80]
  402e30:	lsr	w9, w13, w9
  402e34:	orr	w8, w9, w8, lsl #12
  402e38:	str	w8, [sp, #272]
  402e3c:	ldr	w8, [sp, #284]
  402e40:	ldr	w9, [sp, #272]
  402e44:	add	w8, w9, w8
  402e48:	str	w8, [sp, #272]
  402e4c:	ldr	w8, [sp, #280]
  402e50:	ldr	w9, [sp, #272]
  402e54:	ldr	w13, [sp, #284]
  402e58:	ldr	w14, [sp, #280]
  402e5c:	eor	w13, w13, w14
  402e60:	and	w9, w9, w13
  402e64:	eor	w8, w8, w9
  402e68:	ldr	x9, [sp, #288]
  402e6c:	ldr	w13, [x9, #40]
  402e70:	add	w8, w8, w13
  402e74:	add	w8, w8, w18
  402e78:	ldr	w13, [sp, #276]
  402e7c:	add	w8, w13, w8
  402e80:	str	w8, [sp, #276]
  402e84:	ldr	w8, [sp, #276]
  402e88:	ldr	w13, [sp, #276]
  402e8c:	mov	x9, x10
  402e90:	lsr	w9, w13, w9
  402e94:	orr	w8, w9, w8, lsl #17
  402e98:	str	w8, [sp, #276]
  402e9c:	ldr	w8, [sp, #272]
  402ea0:	ldr	w9, [sp, #276]
  402ea4:	add	w8, w9, w8
  402ea8:	str	w8, [sp, #276]
  402eac:	ldr	w8, [sp, #284]
  402eb0:	ldr	w9, [sp, #276]
  402eb4:	ldr	w13, [sp, #272]
  402eb8:	ldr	w14, [sp, #284]
  402ebc:	eor	w13, w13, w14
  402ec0:	and	w9, w9, w13
  402ec4:	eor	w8, w8, w9
  402ec8:	ldr	x9, [sp, #288]
  402ecc:	ldr	w13, [x9, #44]
  402ed0:	add	w8, w8, w13
  402ed4:	add	w8, w8, w2
  402ed8:	ldr	w13, [sp, #280]
  402edc:	add	w8, w13, w8
  402ee0:	str	w8, [sp, #280]
  402ee4:	ldr	w8, [sp, #280]
  402ee8:	ldr	w13, [sp, #280]
  402eec:	mov	x9, x11
  402ef0:	lsr	w9, w13, w9
  402ef4:	orr	w8, w9, w8, lsl #22
  402ef8:	str	w8, [sp, #280]
  402efc:	ldr	w8, [sp, #276]
  402f00:	ldr	w9, [sp, #280]
  402f04:	add	w8, w9, w8
  402f08:	str	w8, [sp, #280]
  402f0c:	ldr	w8, [sp, #272]
  402f10:	ldr	w9, [sp, #280]
  402f14:	ldr	w13, [sp, #276]
  402f18:	ldr	w14, [sp, #272]
  402f1c:	eor	w13, w13, w14
  402f20:	and	w9, w9, w13
  402f24:	eor	w8, w8, w9
  402f28:	ldr	x9, [sp, #288]
  402f2c:	ldr	w13, [x9, #48]
  402f30:	add	w8, w8, w13
  402f34:	add	w8, w8, w3
  402f38:	ldr	w13, [sp, #284]
  402f3c:	add	w8, w13, w8
  402f40:	str	w8, [sp, #284]
  402f44:	ldr	w8, [sp, #284]
  402f48:	ldr	w13, [sp, #284]
  402f4c:	lsr	w13, w13, w1
  402f50:	orr	w8, w13, w8, lsl #7
  402f54:	str	w8, [sp, #284]
  402f58:	ldr	w8, [sp, #280]
  402f5c:	ldr	w13, [sp, #284]
  402f60:	add	w8, w13, w8
  402f64:	str	w8, [sp, #284]
  402f68:	ldr	w8, [sp, #276]
  402f6c:	ldr	w13, [sp, #284]
  402f70:	ldr	w14, [sp, #280]
  402f74:	ldr	w15, [sp, #276]
  402f78:	eor	w14, w14, w15
  402f7c:	and	w13, w13, w14
  402f80:	eor	w8, w8, w13
  402f84:	ldr	x9, [sp, #288]
  402f88:	ldr	w13, [x9, #52]
  402f8c:	add	w8, w8, w13
  402f90:	add	w8, w8, w4
  402f94:	ldr	w13, [sp, #272]
  402f98:	add	w8, w13, w8
  402f9c:	str	w8, [sp, #272]
  402fa0:	ldr	w8, [sp, #272]
  402fa4:	ldr	w13, [sp, #272]
  402fa8:	ldr	x9, [sp, #80]
  402fac:	lsr	w9, w13, w9
  402fb0:	orr	w8, w9, w8, lsl #12
  402fb4:	str	w8, [sp, #272]
  402fb8:	ldr	w8, [sp, #284]
  402fbc:	ldr	w9, [sp, #272]
  402fc0:	add	w8, w9, w8
  402fc4:	str	w8, [sp, #272]
  402fc8:	ldr	w8, [sp, #280]
  402fcc:	ldr	w9, [sp, #272]
  402fd0:	ldr	w13, [sp, #284]
  402fd4:	ldr	w14, [sp, #280]
  402fd8:	eor	w13, w13, w14
  402fdc:	and	w9, w9, w13
  402fe0:	eor	w8, w8, w9
  402fe4:	ldr	x9, [sp, #288]
  402fe8:	ldr	w13, [x9, #56]
  402fec:	add	w8, w8, w13
  402ff0:	add	w8, w8, w5
  402ff4:	ldr	w13, [sp, #276]
  402ff8:	add	w8, w13, w8
  402ffc:	str	w8, [sp, #276]
  403000:	ldr	w8, [sp, #276]
  403004:	ldr	w13, [sp, #276]
  403008:	lsr	w10, w13, w10
  40300c:	orr	w8, w10, w8, lsl #17
  403010:	str	w8, [sp, #276]
  403014:	ldr	w8, [sp, #272]
  403018:	ldr	w10, [sp, #276]
  40301c:	add	w8, w10, w8
  403020:	str	w8, [sp, #276]
  403024:	ldr	w8, [sp, #284]
  403028:	ldr	w10, [sp, #276]
  40302c:	ldr	w13, [sp, #272]
  403030:	ldr	w14, [sp, #284]
  403034:	eor	w13, w13, w14
  403038:	and	w10, w10, w13
  40303c:	eor	w8, w8, w10
  403040:	ldr	x9, [sp, #288]
  403044:	ldr	w10, [x9, #60]
  403048:	add	w8, w8, w10
  40304c:	add	w8, w8, w6
  403050:	ldr	w10, [sp, #280]
  403054:	add	w8, w10, w8
  403058:	str	w8, [sp, #280]
  40305c:	ldr	w8, [sp, #280]
  403060:	ldr	w10, [sp, #280]
  403064:	lsr	w10, w10, w11
  403068:	orr	w8, w10, w8, lsl #22
  40306c:	str	w8, [sp, #280]
  403070:	ldr	w8, [sp, #276]
  403074:	ldr	w10, [sp, #280]
  403078:	add	w8, w10, w8
  40307c:	str	w8, [sp, #280]
  403080:	ldr	w8, [sp, #276]
  403084:	ldr	w10, [sp, #272]
  403088:	ldr	w11, [sp, #280]
  40308c:	ldr	w13, [sp, #276]
  403090:	eor	w11, w11, w13
  403094:	and	w10, w10, w11
  403098:	eor	w8, w8, w10
  40309c:	ldr	x9, [sp, #288]
  4030a0:	ldr	w10, [x9, #4]
  4030a4:	add	w8, w8, w10
  4030a8:	add	w8, w8, w7
  4030ac:	ldr	w10, [sp, #284]
  4030b0:	add	w8, w10, w8
  4030b4:	str	w8, [sp, #284]
  4030b8:	ldr	w8, [sp, #284]
  4030bc:	ldr	w10, [sp, #284]
  4030c0:	mov	x9, #0x1b                  	// #27
  4030c4:	lsr	w10, w10, #27
  4030c8:	orr	w8, w10, w8, lsl #5
  4030cc:	str	w8, [sp, #284]
  4030d0:	ldr	w8, [sp, #280]
  4030d4:	ldr	w10, [sp, #284]
  4030d8:	add	w8, w10, w8
  4030dc:	str	w8, [sp, #284]
  4030e0:	ldr	w8, [sp, #280]
  4030e4:	ldr	w10, [sp, #276]
  4030e8:	ldr	w11, [sp, #284]
  4030ec:	ldr	w13, [sp, #280]
  4030f0:	eor	w11, w11, w13
  4030f4:	and	w10, w10, w11
  4030f8:	eor	w8, w8, w10
  4030fc:	ldr	x10, [sp, #288]
  403100:	ldr	w11, [x10, #24]
  403104:	add	w8, w8, w11
  403108:	add	w8, w8, w19
  40310c:	ldr	w11, [sp, #272]
  403110:	add	w8, w11, w8
  403114:	str	w8, [sp, #272]
  403118:	ldr	w8, [sp, #272]
  40311c:	ldr	w11, [sp, #272]
  403120:	mov	x10, #0x17                  	// #23
  403124:	lsr	w11, w11, #23
  403128:	orr	w8, w11, w8, lsl #9
  40312c:	str	w8, [sp, #272]
  403130:	ldr	w8, [sp, #284]
  403134:	ldr	w11, [sp, #272]
  403138:	add	w8, w11, w8
  40313c:	str	w8, [sp, #272]
  403140:	ldr	w8, [sp, #284]
  403144:	ldr	w11, [sp, #280]
  403148:	ldr	w13, [sp, #272]
  40314c:	ldr	w14, [sp, #284]
  403150:	eor	w13, w13, w14
  403154:	and	w11, w11, w13
  403158:	eor	w8, w8, w11
  40315c:	ldr	x11, [sp, #288]
  403160:	ldr	w13, [x11, #44]
  403164:	add	w8, w8, w13
  403168:	add	w8, w8, w20
  40316c:	ldr	w13, [sp, #276]
  403170:	add	w8, w13, w8
  403174:	str	w8, [sp, #276]
  403178:	ldr	w8, [sp, #276]
  40317c:	ldr	w13, [sp, #276]
  403180:	mov	x11, #0x12                  	// #18
  403184:	lsr	w13, w13, #18
  403188:	orr	w8, w13, w8, lsl #14
  40318c:	str	w8, [sp, #276]
  403190:	ldr	w8, [sp, #272]
  403194:	ldr	w13, [sp, #276]
  403198:	add	w8, w13, w8
  40319c:	str	w8, [sp, #276]
  4031a0:	ldr	w8, [sp, #272]
  4031a4:	ldr	w13, [sp, #284]
  4031a8:	ldr	w14, [sp, #276]
  4031ac:	ldr	w15, [sp, #272]
  4031b0:	eor	w14, w14, w15
  4031b4:	and	w13, w13, w14
  4031b8:	eor	w8, w8, w13
  4031bc:	ldr	x13, [sp, #288]
  4031c0:	ldr	w14, [x13]
  4031c4:	add	w8, w8, w14
  4031c8:	add	w8, w8, w21
  4031cc:	ldr	w14, [sp, #280]
  4031d0:	add	w8, w14, w8
  4031d4:	str	w8, [sp, #280]
  4031d8:	ldr	w8, [sp, #280]
  4031dc:	ldr	w14, [sp, #280]
  4031e0:	mov	x13, x0
  4031e4:	lsr	w13, w14, w13
  4031e8:	orr	w8, w13, w8, lsl #20
  4031ec:	str	w8, [sp, #280]
  4031f0:	ldr	w8, [sp, #276]
  4031f4:	ldr	w13, [sp, #280]
  4031f8:	add	w8, w13, w8
  4031fc:	str	w8, [sp, #280]
  403200:	ldr	w8, [sp, #276]
  403204:	ldr	w13, [sp, #272]
  403208:	ldr	w14, [sp, #280]
  40320c:	ldr	w15, [sp, #276]
  403210:	eor	w14, w14, w15
  403214:	and	w13, w13, w14
  403218:	eor	w8, w8, w13
  40321c:	ldr	x13, [sp, #288]
  403220:	ldr	w14, [x13, #20]
  403224:	add	w8, w8, w14
  403228:	add	w8, w8, w22
  40322c:	ldr	w14, [sp, #284]
  403230:	add	w8, w14, w8
  403234:	str	w8, [sp, #284]
  403238:	ldr	w8, [sp, #284]
  40323c:	ldr	w14, [sp, #284]
  403240:	mov	x13, x9
  403244:	lsr	w13, w14, w13
  403248:	orr	w8, w13, w8, lsl #5
  40324c:	str	w8, [sp, #284]
  403250:	ldr	w8, [sp, #280]
  403254:	ldr	w13, [sp, #284]
  403258:	add	w8, w13, w8
  40325c:	str	w8, [sp, #284]
  403260:	ldr	w8, [sp, #280]
  403264:	ldr	w13, [sp, #276]
  403268:	ldr	w14, [sp, #284]
  40326c:	ldr	w15, [sp, #280]
  403270:	eor	w14, w14, w15
  403274:	and	w13, w13, w14
  403278:	eor	w8, w8, w13
  40327c:	ldr	x13, [sp, #288]
  403280:	ldr	w14, [x13, #40]
  403284:	add	w8, w8, w14
  403288:	add	w8, w8, w23
  40328c:	ldr	w14, [sp, #272]
  403290:	add	w8, w14, w8
  403294:	str	w8, [sp, #272]
  403298:	ldr	w8, [sp, #272]
  40329c:	ldr	w14, [sp, #272]
  4032a0:	mov	x13, x10
  4032a4:	lsr	w13, w14, w13
  4032a8:	orr	w8, w13, w8, lsl #9
  4032ac:	str	w8, [sp, #272]
  4032b0:	ldr	w8, [sp, #284]
  4032b4:	ldr	w13, [sp, #272]
  4032b8:	add	w8, w13, w8
  4032bc:	str	w8, [sp, #272]
  4032c0:	ldr	w8, [sp, #284]
  4032c4:	ldr	w13, [sp, #280]
  4032c8:	ldr	w14, [sp, #272]
  4032cc:	ldr	w15, [sp, #284]
  4032d0:	eor	w14, w14, w15
  4032d4:	and	w13, w13, w14
  4032d8:	eor	w8, w8, w13
  4032dc:	ldr	x13, [sp, #288]
  4032e0:	ldr	w14, [x13, #60]
  4032e4:	add	w8, w8, w14
  4032e8:	add	w8, w8, w24
  4032ec:	ldr	w14, [sp, #276]
  4032f0:	add	w8, w14, w8
  4032f4:	str	w8, [sp, #276]
  4032f8:	ldr	w8, [sp, #276]
  4032fc:	ldr	w14, [sp, #276]
  403300:	mov	x13, x11
  403304:	lsr	w13, w14, w13
  403308:	orr	w8, w13, w8, lsl #14
  40330c:	str	w8, [sp, #276]
  403310:	ldr	w8, [sp, #272]
  403314:	ldr	w13, [sp, #276]
  403318:	add	w8, w13, w8
  40331c:	str	w8, [sp, #276]
  403320:	ldr	w8, [sp, #272]
  403324:	ldr	w13, [sp, #284]
  403328:	ldr	w14, [sp, #276]
  40332c:	ldr	w15, [sp, #272]
  403330:	eor	w14, w14, w15
  403334:	and	w13, w13, w14
  403338:	eor	w8, w8, w13
  40333c:	ldr	x13, [sp, #288]
  403340:	ldr	w14, [x13, #16]
  403344:	add	w8, w8, w14
  403348:	add	w8, w8, w25
  40334c:	ldr	w14, [sp, #280]
  403350:	add	w8, w14, w8
  403354:	str	w8, [sp, #280]
  403358:	ldr	w8, [sp, #280]
  40335c:	ldr	w14, [sp, #280]
  403360:	mov	x13, x0
  403364:	lsr	w13, w14, w13
  403368:	orr	w8, w13, w8, lsl #20
  40336c:	str	w8, [sp, #280]
  403370:	ldr	w8, [sp, #276]
  403374:	ldr	w13, [sp, #280]
  403378:	add	w8, w13, w8
  40337c:	str	w8, [sp, #280]
  403380:	ldr	w8, [sp, #276]
  403384:	ldr	w13, [sp, #272]
  403388:	ldr	w14, [sp, #280]
  40338c:	ldr	w15, [sp, #276]
  403390:	eor	w14, w14, w15
  403394:	and	w13, w13, w14
  403398:	eor	w8, w8, w13
  40339c:	ldr	x13, [sp, #288]
  4033a0:	ldr	w14, [x13, #36]
  4033a4:	add	w8, w8, w14
  4033a8:	add	w8, w8, w26
  4033ac:	ldr	w14, [sp, #284]
  4033b0:	add	w8, w14, w8
  4033b4:	str	w8, [sp, #284]
  4033b8:	ldr	w8, [sp, #284]
  4033bc:	ldr	w14, [sp, #284]
  4033c0:	mov	x13, x9
  4033c4:	lsr	w13, w14, w13
  4033c8:	orr	w8, w13, w8, lsl #5
  4033cc:	str	w8, [sp, #284]
  4033d0:	ldr	w8, [sp, #280]
  4033d4:	ldr	w13, [sp, #284]
  4033d8:	add	w8, w13, w8
  4033dc:	str	w8, [sp, #284]
  4033e0:	ldr	w8, [sp, #280]
  4033e4:	ldr	w13, [sp, #276]
  4033e8:	ldr	w14, [sp, #284]
  4033ec:	ldr	w15, [sp, #280]
  4033f0:	eor	w14, w14, w15
  4033f4:	and	w13, w13, w14
  4033f8:	eor	w8, w8, w13
  4033fc:	ldr	x13, [sp, #288]
  403400:	ldr	w14, [x13, #56]
  403404:	add	w8, w8, w14
  403408:	add	w8, w8, w27
  40340c:	ldr	w14, [sp, #272]
  403410:	add	w8, w14, w8
  403414:	str	w8, [sp, #272]
  403418:	ldr	w8, [sp, #272]
  40341c:	ldr	w14, [sp, #272]
  403420:	mov	x13, x10
  403424:	lsr	w13, w14, w13
  403428:	orr	w8, w13, w8, lsl #9
  40342c:	str	w8, [sp, #272]
  403430:	ldr	w8, [sp, #284]
  403434:	ldr	w13, [sp, #272]
  403438:	add	w8, w13, w8
  40343c:	str	w8, [sp, #272]
  403440:	ldr	w8, [sp, #284]
  403444:	ldr	w13, [sp, #280]
  403448:	ldr	w14, [sp, #272]
  40344c:	ldr	w15, [sp, #284]
  403450:	eor	w14, w14, w15
  403454:	and	w13, w13, w14
  403458:	eor	w8, w8, w13
  40345c:	ldr	x13, [sp, #288]
  403460:	ldr	w14, [x13, #12]
  403464:	add	w8, w8, w14
  403468:	add	w8, w8, w28
  40346c:	ldr	w14, [sp, #276]
  403470:	add	w8, w14, w8
  403474:	str	w8, [sp, #276]
  403478:	ldr	w8, [sp, #276]
  40347c:	ldr	w14, [sp, #276]
  403480:	mov	x13, x11
  403484:	lsr	w13, w14, w13
  403488:	orr	w8, w13, w8, lsl #14
  40348c:	str	w8, [sp, #276]
  403490:	ldr	w8, [sp, #272]
  403494:	ldr	w13, [sp, #276]
  403498:	add	w8, w13, w8
  40349c:	str	w8, [sp, #276]
  4034a0:	ldr	w8, [sp, #272]
  4034a4:	ldr	w13, [sp, #284]
  4034a8:	ldr	w14, [sp, #276]
  4034ac:	ldr	w15, [sp, #272]
  4034b0:	eor	w14, w14, w15
  4034b4:	and	w13, w13, w14
  4034b8:	eor	w8, w8, w13
  4034bc:	ldr	x13, [sp, #288]
  4034c0:	ldr	w14, [x13, #32]
  4034c4:	add	w8, w8, w14
  4034c8:	add	w8, w8, w29
  4034cc:	ldr	w14, [sp, #280]
  4034d0:	add	w8, w14, w8
  4034d4:	str	w8, [sp, #280]
  4034d8:	ldr	w8, [sp, #280]
  4034dc:	ldr	w14, [sp, #280]
  4034e0:	mov	x13, x0
  4034e4:	lsr	w13, w14, w13
  4034e8:	orr	w8, w13, w8, lsl #20
  4034ec:	str	w8, [sp, #280]
  4034f0:	ldr	w8, [sp, #276]
  4034f4:	ldr	w13, [sp, #280]
  4034f8:	add	w8, w13, w8
  4034fc:	str	w8, [sp, #280]
  403500:	ldr	w8, [sp, #276]
  403504:	ldr	w13, [sp, #272]
  403508:	ldr	w14, [sp, #280]
  40350c:	ldr	w15, [sp, #276]
  403510:	eor	w14, w14, w15
  403514:	and	w13, w13, w14
  403518:	eor	w8, w8, w13
  40351c:	ldr	x13, [sp, #288]
  403520:	ldr	w14, [x13, #52]
  403524:	add	w8, w8, w14
  403528:	add	w8, w8, w30
  40352c:	ldr	w14, [sp, #284]
  403530:	add	w8, w14, w8
  403534:	str	w8, [sp, #284]
  403538:	ldr	w8, [sp, #284]
  40353c:	ldr	w14, [sp, #284]
  403540:	lsr	w9, w14, w9
  403544:	orr	w8, w9, w8, lsl #5
  403548:	str	w8, [sp, #284]
  40354c:	ldr	w8, [sp, #280]
  403550:	ldr	w9, [sp, #284]
  403554:	add	w8, w9, w8
  403558:	str	w8, [sp, #284]
  40355c:	ldr	w8, [sp, #280]
  403560:	ldr	w9, [sp, #276]
  403564:	ldr	w14, [sp, #284]
  403568:	ldr	w15, [sp, #280]
  40356c:	eor	w14, w14, w15
  403570:	and	w9, w9, w14
  403574:	eor	w8, w8, w9
  403578:	ldr	x13, [sp, #288]
  40357c:	ldr	w9, [x13, #8]
  403580:	add	w8, w8, w9
  403584:	ldr	w9, [sp, #264]
  403588:	add	w8, w8, w9
  40358c:	ldr	w14, [sp, #272]
  403590:	add	w8, w14, w8
  403594:	str	w8, [sp, #272]
  403598:	ldr	w8, [sp, #272]
  40359c:	ldr	w14, [sp, #272]
  4035a0:	lsr	w10, w14, w10
  4035a4:	orr	w8, w10, w8, lsl #9
  4035a8:	str	w8, [sp, #272]
  4035ac:	ldr	w8, [sp, #284]
  4035b0:	ldr	w10, [sp, #272]
  4035b4:	add	w8, w10, w8
  4035b8:	str	w8, [sp, #272]
  4035bc:	ldr	w8, [sp, #284]
  4035c0:	ldr	w10, [sp, #280]
  4035c4:	ldr	w14, [sp, #272]
  4035c8:	ldr	w15, [sp, #284]
  4035cc:	eor	w14, w14, w15
  4035d0:	and	w10, w10, w14
  4035d4:	eor	w8, w8, w10
  4035d8:	ldr	x13, [sp, #288]
  4035dc:	ldr	w10, [x13, #28]
  4035e0:	add	w8, w8, w10
  4035e4:	ldr	w10, [sp, #260]
  4035e8:	add	w8, w8, w10
  4035ec:	ldr	w14, [sp, #276]
  4035f0:	add	w8, w14, w8
  4035f4:	str	w8, [sp, #276]
  4035f8:	ldr	w8, [sp, #276]
  4035fc:	ldr	w14, [sp, #276]
  403600:	lsr	w11, w14, w11
  403604:	orr	w8, w11, w8, lsl #14
  403608:	str	w8, [sp, #276]
  40360c:	ldr	w8, [sp, #272]
  403610:	ldr	w11, [sp, #276]
  403614:	add	w8, w11, w8
  403618:	str	w8, [sp, #276]
  40361c:	ldr	w8, [sp, #272]
  403620:	ldr	w11, [sp, #284]
  403624:	ldr	w14, [sp, #276]
  403628:	ldr	w15, [sp, #272]
  40362c:	eor	w14, w14, w15
  403630:	and	w11, w11, w14
  403634:	eor	w8, w8, w11
  403638:	ldr	x13, [sp, #288]
  40363c:	ldr	w11, [x13, #48]
  403640:	add	w8, w8, w11
  403644:	ldr	w11, [sp, #256]
  403648:	add	w8, w8, w11
  40364c:	ldr	w14, [sp, #280]
  403650:	add	w8, w14, w8
  403654:	str	w8, [sp, #280]
  403658:	ldr	w8, [sp, #280]
  40365c:	ldr	w14, [sp, #280]
  403660:	lsr	w14, w14, w0
  403664:	orr	w8, w14, w8, lsl #20
  403668:	str	w8, [sp, #280]
  40366c:	ldr	w8, [sp, #276]
  403670:	ldr	w14, [sp, #280]
  403674:	add	w8, w14, w8
  403678:	str	w8, [sp, #280]
  40367c:	ldr	w8, [sp, #280]
  403680:	ldr	w14, [sp, #276]
  403684:	eor	w8, w8, w14
  403688:	ldr	w14, [sp, #272]
  40368c:	eor	w8, w8, w14
  403690:	ldr	x13, [sp, #288]
  403694:	ldr	w14, [x13, #20]
  403698:	add	w8, w8, w14
  40369c:	ldr	w14, [sp, #252]
  4036a0:	add	w8, w8, w14
  4036a4:	ldr	w15, [sp, #284]
  4036a8:	add	w8, w15, w8
  4036ac:	str	w8, [sp, #284]
  4036b0:	ldr	w8, [sp, #284]
  4036b4:	ldr	w15, [sp, #284]
  4036b8:	mov	x13, x12
  4036bc:	lsr	w13, w15, w13
  4036c0:	orr	w8, w13, w8, lsl #4
  4036c4:	str	w8, [sp, #284]
  4036c8:	ldr	w8, [sp, #280]
  4036cc:	ldr	w13, [sp, #284]
  4036d0:	add	w8, w13, w8
  4036d4:	str	w8, [sp, #284]
  4036d8:	ldr	w8, [sp, #284]
  4036dc:	ldr	w13, [sp, #280]
  4036e0:	eor	w8, w8, w13
  4036e4:	ldr	w13, [sp, #276]
  4036e8:	eor	w8, w8, w13
  4036ec:	ldr	x13, [sp, #288]
  4036f0:	ldr	w15, [x13, #32]
  4036f4:	add	w8, w8, w15
  4036f8:	ldr	w15, [sp, #248]
  4036fc:	add	w8, w8, w15
  403700:	ldr	w16, [sp, #272]
  403704:	add	w8, w16, w8
  403708:	str	w8, [sp, #272]
  40370c:	ldr	w8, [sp, #272]
  403710:	ldr	w16, [sp, #272]
  403714:	mov	x13, #0x15                  	// #21
  403718:	lsr	w16, w16, #21
  40371c:	orr	w8, w16, w8, lsl #11
  403720:	str	w8, [sp, #272]
  403724:	ldr	w8, [sp, #284]
  403728:	ldr	w16, [sp, #272]
  40372c:	add	w8, w16, w8
  403730:	str	w8, [sp, #272]
  403734:	ldr	w8, [sp, #272]
  403738:	ldr	w16, [sp, #284]
  40373c:	eor	w8, w8, w16
  403740:	ldr	w16, [sp, #280]
  403744:	eor	w8, w8, w16
  403748:	ldr	x16, [sp, #288]
  40374c:	ldr	w17, [x16, #44]
  403750:	add	w8, w8, w17
  403754:	ldr	w17, [sp, #244]
  403758:	add	w8, w8, w17
  40375c:	ldr	w18, [sp, #276]
  403760:	add	w8, w18, w8
  403764:	str	w8, [sp, #276]
  403768:	ldr	w8, [sp, #276]
  40376c:	ldr	w18, [sp, #276]
  403770:	ldr	x16, [sp, #16]
  403774:	lsr	w16, w18, w16
  403778:	orr	w8, w16, w8, lsl #16
  40377c:	str	w8, [sp, #276]
  403780:	ldr	w8, [sp, #272]
  403784:	ldr	w16, [sp, #276]
  403788:	add	w8, w16, w8
  40378c:	str	w8, [sp, #276]
  403790:	ldr	w8, [sp, #276]
  403794:	ldr	w16, [sp, #272]
  403798:	eor	w8, w8, w16
  40379c:	ldr	w16, [sp, #284]
  4037a0:	eor	w8, w8, w16
  4037a4:	ldr	x16, [sp, #288]
  4037a8:	ldr	w18, [x16, #56]
  4037ac:	add	w8, w8, w18
  4037b0:	ldr	w18, [sp, #240]
  4037b4:	add	w8, w8, w18
  4037b8:	ldr	w0, [sp, #280]
  4037bc:	add	w8, w0, w8
  4037c0:	str	w8, [sp, #280]
  4037c4:	ldr	w8, [sp, #280]
  4037c8:	ldr	w0, [sp, #280]
  4037cc:	mov	x16, #0x9                   	// #9
  4037d0:	lsr	w0, w0, #9
  4037d4:	orr	w8, w0, w8, lsl #23
  4037d8:	str	w8, [sp, #280]
  4037dc:	ldr	w8, [sp, #276]
  4037e0:	ldr	w0, [sp, #280]
  4037e4:	add	w8, w0, w8
  4037e8:	str	w8, [sp, #280]
  4037ec:	ldr	w8, [sp, #280]
  4037f0:	ldr	w0, [sp, #276]
  4037f4:	eor	w8, w8, w0
  4037f8:	ldr	w0, [sp, #272]
  4037fc:	eor	w8, w8, w0
  403800:	ldr	x0, [sp, #288]
  403804:	ldr	w1, [x0, #4]
  403808:	add	w8, w8, w1
  40380c:	ldr	w1, [sp, #236]
  403810:	add	w8, w8, w1
  403814:	ldr	w2, [sp, #284]
  403818:	add	w8, w2, w8
  40381c:	str	w8, [sp, #284]
  403820:	ldr	w8, [sp, #284]
  403824:	ldr	w2, [sp, #284]
  403828:	mov	x0, x12
  40382c:	lsr	w0, w2, w0
  403830:	orr	w8, w0, w8, lsl #4
  403834:	str	w8, [sp, #284]
  403838:	ldr	w8, [sp, #280]
  40383c:	ldr	w0, [sp, #284]
  403840:	add	w8, w0, w8
  403844:	str	w8, [sp, #284]
  403848:	ldr	w8, [sp, #284]
  40384c:	ldr	w0, [sp, #280]
  403850:	eor	w8, w8, w0
  403854:	ldr	w0, [sp, #276]
  403858:	eor	w8, w8, w0
  40385c:	ldr	x0, [sp, #288]
  403860:	ldr	w2, [x0, #16]
  403864:	add	w8, w8, w2
  403868:	ldr	w2, [sp, #232]
  40386c:	add	w8, w8, w2
  403870:	ldr	w3, [sp, #272]
  403874:	add	w8, w3, w8
  403878:	str	w8, [sp, #272]
  40387c:	ldr	w8, [sp, #272]
  403880:	ldr	w3, [sp, #272]
  403884:	mov	x0, x13
  403888:	lsr	w0, w3, w0
  40388c:	orr	w8, w0, w8, lsl #11
  403890:	str	w8, [sp, #272]
  403894:	ldr	w8, [sp, #284]
  403898:	ldr	w0, [sp, #272]
  40389c:	add	w8, w0, w8
  4038a0:	str	w8, [sp, #272]
  4038a4:	ldr	w8, [sp, #272]
  4038a8:	ldr	w0, [sp, #284]
  4038ac:	eor	w8, w8, w0
  4038b0:	ldr	w0, [sp, #280]
  4038b4:	eor	w8, w8, w0
  4038b8:	ldr	x0, [sp, #288]
  4038bc:	ldr	w3, [x0, #28]
  4038c0:	add	w8, w8, w3
  4038c4:	ldr	w3, [sp, #228]
  4038c8:	add	w8, w8, w3
  4038cc:	ldr	w4, [sp, #276]
  4038d0:	add	w8, w4, w8
  4038d4:	str	w8, [sp, #276]
  4038d8:	ldr	w8, [sp, #276]
  4038dc:	ldr	w4, [sp, #276]
  4038e0:	ldr	x0, [sp, #16]
  4038e4:	lsr	w0, w4, w0
  4038e8:	orr	w8, w0, w8, lsl #16
  4038ec:	str	w8, [sp, #276]
  4038f0:	ldr	w8, [sp, #272]
  4038f4:	ldr	w0, [sp, #276]
  4038f8:	add	w8, w0, w8
  4038fc:	str	w8, [sp, #276]
  403900:	ldr	w8, [sp, #276]
  403904:	ldr	w0, [sp, #272]
  403908:	eor	w8, w8, w0
  40390c:	ldr	w0, [sp, #284]
  403910:	eor	w8, w8, w0
  403914:	ldr	x0, [sp, #288]
  403918:	ldr	w4, [x0, #40]
  40391c:	add	w8, w8, w4
  403920:	ldr	w4, [sp, #224]
  403924:	add	w8, w8, w4
  403928:	ldr	w5, [sp, #280]
  40392c:	add	w8, w5, w8
  403930:	str	w8, [sp, #280]
  403934:	ldr	w8, [sp, #280]
  403938:	ldr	w5, [sp, #280]
  40393c:	mov	x0, x16
  403940:	lsr	w0, w5, w0
  403944:	orr	w8, w0, w8, lsl #23
  403948:	str	w8, [sp, #280]
  40394c:	ldr	w8, [sp, #276]
  403950:	ldr	w0, [sp, #280]
  403954:	add	w8, w0, w8
  403958:	str	w8, [sp, #280]
  40395c:	ldr	w8, [sp, #280]
  403960:	ldr	w0, [sp, #276]
  403964:	eor	w8, w8, w0
  403968:	ldr	w0, [sp, #272]
  40396c:	eor	w8, w8, w0
  403970:	ldr	x0, [sp, #288]
  403974:	ldr	w5, [x0, #52]
  403978:	add	w8, w8, w5
  40397c:	ldr	w5, [sp, #220]
  403980:	add	w8, w8, w5
  403984:	ldr	w6, [sp, #284]
  403988:	add	w8, w6, w8
  40398c:	str	w8, [sp, #284]
  403990:	ldr	w8, [sp, #284]
  403994:	ldr	w6, [sp, #284]
  403998:	mov	x0, x12
  40399c:	lsr	w0, w6, w0
  4039a0:	orr	w8, w0, w8, lsl #4
  4039a4:	str	w8, [sp, #284]
  4039a8:	ldr	w8, [sp, #280]
  4039ac:	ldr	w0, [sp, #284]
  4039b0:	add	w8, w0, w8
  4039b4:	str	w8, [sp, #284]
  4039b8:	ldr	w8, [sp, #284]
  4039bc:	ldr	w0, [sp, #280]
  4039c0:	eor	w8, w8, w0
  4039c4:	ldr	w0, [sp, #276]
  4039c8:	eor	w8, w8, w0
  4039cc:	ldr	x0, [sp, #288]
  4039d0:	ldr	w6, [x0]
  4039d4:	add	w8, w8, w6
  4039d8:	ldr	w6, [sp, #216]
  4039dc:	add	w8, w8, w6
  4039e0:	ldr	w7, [sp, #272]
  4039e4:	add	w8, w7, w8
  4039e8:	str	w8, [sp, #272]
  4039ec:	ldr	w8, [sp, #272]
  4039f0:	ldr	w7, [sp, #272]
  4039f4:	mov	x0, x13
  4039f8:	lsr	w0, w7, w0
  4039fc:	orr	w8, w0, w8, lsl #11
  403a00:	str	w8, [sp, #272]
  403a04:	ldr	w8, [sp, #284]
  403a08:	ldr	w0, [sp, #272]
  403a0c:	add	w8, w0, w8
  403a10:	str	w8, [sp, #272]
  403a14:	ldr	w8, [sp, #272]
  403a18:	ldr	w0, [sp, #284]
  403a1c:	eor	w8, w8, w0
  403a20:	ldr	w0, [sp, #280]
  403a24:	eor	w8, w8, w0
  403a28:	ldr	x0, [sp, #288]
  403a2c:	ldr	w7, [x0, #12]
  403a30:	add	w8, w8, w7
  403a34:	ldr	w7, [sp, #212]
  403a38:	add	w8, w8, w7
  403a3c:	ldr	w19, [sp, #276]
  403a40:	add	w8, w19, w8
  403a44:	str	w8, [sp, #276]
  403a48:	ldr	w8, [sp, #276]
  403a4c:	ldr	w19, [sp, #276]
  403a50:	ldr	x0, [sp, #16]
  403a54:	lsr	w0, w19, w0
  403a58:	orr	w8, w0, w8, lsl #16
  403a5c:	str	w8, [sp, #276]
  403a60:	ldr	w8, [sp, #272]
  403a64:	ldr	w0, [sp, #276]
  403a68:	add	w8, w0, w8
  403a6c:	str	w8, [sp, #276]
  403a70:	ldr	w8, [sp, #276]
  403a74:	ldr	w0, [sp, #272]
  403a78:	eor	w8, w8, w0
  403a7c:	ldr	w0, [sp, #284]
  403a80:	eor	w8, w8, w0
  403a84:	ldr	x0, [sp, #288]
  403a88:	ldr	w19, [x0, #24]
  403a8c:	add	w8, w8, w19
  403a90:	ldr	w19, [sp, #208]
  403a94:	add	w8, w8, w19
  403a98:	ldr	w20, [sp, #280]
  403a9c:	add	w8, w20, w8
  403aa0:	str	w8, [sp, #280]
  403aa4:	ldr	w8, [sp, #280]
  403aa8:	ldr	w20, [sp, #280]
  403aac:	mov	x0, x16
  403ab0:	lsr	w0, w20, w0
  403ab4:	orr	w8, w0, w8, lsl #23
  403ab8:	str	w8, [sp, #280]
  403abc:	ldr	w8, [sp, #276]
  403ac0:	ldr	w0, [sp, #280]
  403ac4:	add	w8, w0, w8
  403ac8:	str	w8, [sp, #280]
  403acc:	ldr	w8, [sp, #280]
  403ad0:	ldr	w0, [sp, #276]
  403ad4:	eor	w8, w8, w0
  403ad8:	ldr	w0, [sp, #272]
  403adc:	eor	w8, w8, w0
  403ae0:	ldr	x0, [sp, #288]
  403ae4:	ldr	w20, [x0, #36]
  403ae8:	add	w8, w8, w20
  403aec:	ldr	w20, [sp, #204]
  403af0:	add	w8, w8, w20
  403af4:	ldr	w21, [sp, #284]
  403af8:	add	w8, w21, w8
  403afc:	str	w8, [sp, #284]
  403b00:	ldr	w8, [sp, #284]
  403b04:	ldr	w21, [sp, #284]
  403b08:	lsr	w12, w21, w12
  403b0c:	orr	w8, w12, w8, lsl #4
  403b10:	str	w8, [sp, #284]
  403b14:	ldr	w8, [sp, #280]
  403b18:	ldr	w12, [sp, #284]
  403b1c:	add	w8, w12, w8
  403b20:	str	w8, [sp, #284]
  403b24:	ldr	w8, [sp, #284]
  403b28:	ldr	w12, [sp, #280]
  403b2c:	eor	w8, w8, w12
  403b30:	ldr	w12, [sp, #276]
  403b34:	eor	w8, w8, w12
  403b38:	ldr	x0, [sp, #288]
  403b3c:	ldr	w12, [x0, #48]
  403b40:	add	w8, w8, w12
  403b44:	ldr	w12, [sp, #200]
  403b48:	add	w8, w8, w12
  403b4c:	ldr	w21, [sp, #272]
  403b50:	add	w8, w21, w8
  403b54:	str	w8, [sp, #272]
  403b58:	ldr	w8, [sp, #272]
  403b5c:	ldr	w21, [sp, #272]
  403b60:	lsr	w13, w21, w13
  403b64:	orr	w8, w13, w8, lsl #11
  403b68:	str	w8, [sp, #272]
  403b6c:	ldr	w8, [sp, #284]
  403b70:	ldr	w13, [sp, #272]
  403b74:	add	w8, w13, w8
  403b78:	str	w8, [sp, #272]
  403b7c:	ldr	w8, [sp, #272]
  403b80:	ldr	w13, [sp, #284]
  403b84:	eor	w8, w8, w13
  403b88:	ldr	w13, [sp, #280]
  403b8c:	eor	w8, w8, w13
  403b90:	ldr	x0, [sp, #288]
  403b94:	ldr	w13, [x0, #60]
  403b98:	add	w8, w8, w13
  403b9c:	ldr	w13, [sp, #196]
  403ba0:	add	w8, w8, w13
  403ba4:	ldr	w21, [sp, #276]
  403ba8:	add	w8, w21, w8
  403bac:	str	w8, [sp, #276]
  403bb0:	ldr	w8, [sp, #276]
  403bb4:	ldr	w21, [sp, #276]
  403bb8:	ldr	x0, [sp, #16]
  403bbc:	lsr	w0, w21, w0
  403bc0:	orr	w8, w0, w8, lsl #16
  403bc4:	str	w8, [sp, #276]
  403bc8:	ldr	w8, [sp, #272]
  403bcc:	ldr	w0, [sp, #276]
  403bd0:	add	w8, w0, w8
  403bd4:	str	w8, [sp, #276]
  403bd8:	ldr	w8, [sp, #276]
  403bdc:	ldr	w0, [sp, #272]
  403be0:	eor	w8, w8, w0
  403be4:	ldr	w0, [sp, #284]
  403be8:	eor	w8, w8, w0
  403bec:	ldr	x0, [sp, #288]
  403bf0:	ldr	w21, [x0, #8]
  403bf4:	add	w8, w8, w21
  403bf8:	ldr	w21, [sp, #192]
  403bfc:	add	w8, w8, w21
  403c00:	ldr	w22, [sp, #280]
  403c04:	add	w8, w22, w8
  403c08:	str	w8, [sp, #280]
  403c0c:	ldr	w8, [sp, #280]
  403c10:	ldr	w22, [sp, #280]
  403c14:	lsr	w16, w22, w16
  403c18:	orr	w8, w16, w8, lsl #23
  403c1c:	str	w8, [sp, #280]
  403c20:	ldr	w8, [sp, #276]
  403c24:	ldr	w16, [sp, #280]
  403c28:	add	w8, w16, w8
  403c2c:	str	w8, [sp, #280]
  403c30:	ldr	w8, [sp, #276]
  403c34:	ldr	w16, [sp, #280]
  403c38:	ldr	w22, [sp, #272]
  403c3c:	orn	w16, w16, w22
  403c40:	eor	w8, w8, w16
  403c44:	ldr	x0, [sp, #288]
  403c48:	ldr	w16, [x0]
  403c4c:	add	w8, w8, w16
  403c50:	ldr	w16, [sp, #188]
  403c54:	add	w8, w8, w16
  403c58:	ldr	w22, [sp, #284]
  403c5c:	add	w8, w22, w8
  403c60:	str	w8, [sp, #284]
  403c64:	ldr	w8, [sp, #284]
  403c68:	ldr	w22, [sp, #284]
  403c6c:	mov	x0, #0x1a                  	// #26
  403c70:	lsr	w22, w22, #26
  403c74:	orr	w8, w22, w8, lsl #6
  403c78:	str	w8, [sp, #284]
  403c7c:	ldr	w8, [sp, #280]
  403c80:	ldr	w22, [sp, #284]
  403c84:	add	w8, w22, w8
  403c88:	str	w8, [sp, #284]
  403c8c:	ldr	w8, [sp, #280]
  403c90:	ldr	w22, [sp, #284]
  403c94:	ldr	w23, [sp, #276]
  403c98:	orn	w22, w22, w23
  403c9c:	eor	w8, w8, w22
  403ca0:	ldr	x22, [sp, #288]
  403ca4:	ldr	w23, [x22, #28]
  403ca8:	add	w8, w8, w23
  403cac:	ldr	w23, [sp, #184]
  403cb0:	add	w8, w8, w23
  403cb4:	ldr	w24, [sp, #272]
  403cb8:	add	w8, w24, w8
  403cbc:	str	w8, [sp, #272]
  403cc0:	ldr	w8, [sp, #272]
  403cc4:	ldr	w24, [sp, #272]
  403cc8:	mov	x22, #0x16                  	// #22
  403ccc:	lsr	w24, w24, #22
  403cd0:	orr	w8, w24, w8, lsl #10
  403cd4:	str	w8, [sp, #272]
  403cd8:	ldr	w8, [sp, #284]
  403cdc:	ldr	w24, [sp, #272]
  403ce0:	add	w8, w24, w8
  403ce4:	str	w8, [sp, #272]
  403ce8:	ldr	w8, [sp, #284]
  403cec:	ldr	w24, [sp, #272]
  403cf0:	ldr	w25, [sp, #280]
  403cf4:	orn	w24, w24, w25
  403cf8:	eor	w8, w8, w24
  403cfc:	ldr	x24, [sp, #288]
  403d00:	ldr	w25, [x24, #56]
  403d04:	add	w8, w8, w25
  403d08:	ldr	w25, [sp, #180]
  403d0c:	add	w8, w8, w25
  403d10:	ldr	w26, [sp, #276]
  403d14:	add	w8, w26, w8
  403d18:	str	w8, [sp, #276]
  403d1c:	ldr	w8, [sp, #276]
  403d20:	ldr	w26, [sp, #276]
  403d24:	mov	x24, #0x11                  	// #17
  403d28:	lsr	w26, w26, #17
  403d2c:	orr	w8, w26, w8, lsl #15
  403d30:	str	w8, [sp, #276]
  403d34:	ldr	w8, [sp, #272]
  403d38:	ldr	w26, [sp, #276]
  403d3c:	add	w8, w26, w8
  403d40:	str	w8, [sp, #276]
  403d44:	ldr	w8, [sp, #272]
  403d48:	ldr	w26, [sp, #276]
  403d4c:	ldr	w27, [sp, #284]
  403d50:	orn	w26, w26, w27
  403d54:	eor	w8, w8, w26
  403d58:	ldr	x26, [sp, #288]
  403d5c:	ldr	w27, [x26, #20]
  403d60:	add	w8, w8, w27
  403d64:	ldr	w27, [sp, #176]
  403d68:	add	w8, w8, w27
  403d6c:	ldr	w28, [sp, #280]
  403d70:	add	w8, w28, w8
  403d74:	str	w8, [sp, #280]
  403d78:	ldr	w8, [sp, #280]
  403d7c:	ldr	w28, [sp, #280]
  403d80:	mov	x26, #0xb                   	// #11
  403d84:	lsr	w28, w28, #11
  403d88:	orr	w8, w28, w8, lsl #21
  403d8c:	str	w8, [sp, #280]
  403d90:	ldr	w8, [sp, #276]
  403d94:	ldr	w28, [sp, #280]
  403d98:	add	w8, w28, w8
  403d9c:	str	w8, [sp, #280]
  403da0:	ldr	w8, [sp, #276]
  403da4:	ldr	w28, [sp, #280]
  403da8:	ldr	w29, [sp, #272]
  403dac:	orn	w28, w28, w29
  403db0:	eor	w8, w8, w28
  403db4:	ldr	x28, [sp, #288]
  403db8:	ldr	w29, [x28, #48]
  403dbc:	add	w8, w8, w29
  403dc0:	ldr	w29, [sp, #172]
  403dc4:	add	w8, w8, w29
  403dc8:	ldr	w30, [sp, #284]
  403dcc:	add	w8, w30, w8
  403dd0:	str	w8, [sp, #284]
  403dd4:	ldr	w8, [sp, #284]
  403dd8:	ldr	w30, [sp, #284]
  403ddc:	mov	x28, x0
  403de0:	lsr	w28, w30, w28
  403de4:	orr	w8, w28, w8, lsl #6
  403de8:	str	w8, [sp, #284]
  403dec:	ldr	w8, [sp, #280]
  403df0:	ldr	w28, [sp, #284]
  403df4:	add	w8, w28, w8
  403df8:	str	w8, [sp, #284]
  403dfc:	ldr	w8, [sp, #280]
  403e00:	ldr	w28, [sp, #284]
  403e04:	ldr	w30, [sp, #276]
  403e08:	orn	w28, w28, w30
  403e0c:	eor	w8, w8, w28
  403e10:	ldr	x28, [sp, #288]
  403e14:	ldr	w30, [x28, #12]
  403e18:	add	w8, w8, w30
  403e1c:	ldr	w30, [sp, #168]
  403e20:	add	w8, w8, w30
  403e24:	ldr	w28, [sp, #272]
  403e28:	add	w8, w28, w8
  403e2c:	str	w8, [sp, #272]
  403e30:	ldr	w8, [sp, #272]
  403e34:	ldr	w28, [sp, #272]
  403e38:	mov	x1, x22
  403e3c:	lsr	w1, w28, w1
  403e40:	orr	w8, w1, w8, lsl #10
  403e44:	str	w8, [sp, #272]
  403e48:	ldr	w8, [sp, #284]
  403e4c:	ldr	w1, [sp, #272]
  403e50:	add	w8, w1, w8
  403e54:	str	w8, [sp, #272]
  403e58:	ldr	w8, [sp, #284]
  403e5c:	ldr	w1, [sp, #272]
  403e60:	ldr	w28, [sp, #280]
  403e64:	orn	w1, w1, w28
  403e68:	eor	w8, w8, w1
  403e6c:	ldr	x1, [sp, #288]
  403e70:	ldr	w28, [x1, #40]
  403e74:	add	w8, w8, w28
  403e78:	ldr	w28, [sp, #164]
  403e7c:	add	w8, w8, w28
  403e80:	ldr	w1, [sp, #276]
  403e84:	add	w8, w1, w8
  403e88:	str	w8, [sp, #276]
  403e8c:	ldr	w8, [sp, #276]
  403e90:	ldr	w1, [sp, #276]
  403e94:	mov	x2, x24
  403e98:	lsr	w1, w1, w2
  403e9c:	orr	w8, w1, w8, lsl #15
  403ea0:	str	w8, [sp, #276]
  403ea4:	ldr	w8, [sp, #272]
  403ea8:	ldr	w1, [sp, #276]
  403eac:	add	w8, w1, w8
  403eb0:	str	w8, [sp, #276]
  403eb4:	ldr	w8, [sp, #272]
  403eb8:	ldr	w1, [sp, #276]
  403ebc:	ldr	w2, [sp, #284]
  403ec0:	orn	w1, w1, w2
  403ec4:	eor	w8, w8, w1
  403ec8:	ldr	x1, [sp, #288]
  403ecc:	ldr	w2, [x1, #4]
  403ed0:	add	w8, w8, w2
  403ed4:	ldr	w2, [sp, #160]
  403ed8:	add	w8, w8, w2
  403edc:	ldr	w1, [sp, #280]
  403ee0:	add	w8, w1, w8
  403ee4:	str	w8, [sp, #280]
  403ee8:	ldr	w8, [sp, #280]
  403eec:	ldr	w1, [sp, #280]
  403ef0:	mov	x2, x26
  403ef4:	lsr	w1, w1, w2
  403ef8:	orr	w8, w1, w8, lsl #21
  403efc:	str	w8, [sp, #280]
  403f00:	ldr	w8, [sp, #276]
  403f04:	ldr	w1, [sp, #280]
  403f08:	add	w8, w1, w8
  403f0c:	str	w8, [sp, #280]
  403f10:	ldr	w8, [sp, #276]
  403f14:	ldr	w1, [sp, #280]
  403f18:	ldr	w2, [sp, #272]
  403f1c:	orn	w1, w1, w2
  403f20:	eor	w8, w8, w1
  403f24:	ldr	x1, [sp, #288]
  403f28:	ldr	w2, [x1, #32]
  403f2c:	add	w8, w8, w2
  403f30:	ldr	w2, [sp, #156]
  403f34:	add	w8, w8, w2
  403f38:	ldr	w1, [sp, #284]
  403f3c:	add	w8, w1, w8
  403f40:	str	w8, [sp, #284]
  403f44:	ldr	w8, [sp, #284]
  403f48:	ldr	w1, [sp, #284]
  403f4c:	mov	x2, x0
  403f50:	lsr	w1, w1, w2
  403f54:	orr	w8, w1, w8, lsl #6
  403f58:	str	w8, [sp, #284]
  403f5c:	ldr	w8, [sp, #280]
  403f60:	ldr	w1, [sp, #284]
  403f64:	add	w8, w1, w8
  403f68:	str	w8, [sp, #284]
  403f6c:	ldr	w8, [sp, #280]
  403f70:	ldr	w1, [sp, #284]
  403f74:	ldr	w2, [sp, #276]
  403f78:	orn	w1, w1, w2
  403f7c:	eor	w8, w8, w1
  403f80:	ldr	x1, [sp, #288]
  403f84:	ldr	w2, [x1, #60]
  403f88:	add	w8, w8, w2
  403f8c:	ldr	w2, [sp, #152]
  403f90:	add	w8, w8, w2
  403f94:	ldr	w1, [sp, #272]
  403f98:	add	w8, w1, w8
  403f9c:	str	w8, [sp, #272]
  403fa0:	ldr	w8, [sp, #272]
  403fa4:	ldr	w1, [sp, #272]
  403fa8:	mov	x2, x22
  403fac:	lsr	w1, w1, w2
  403fb0:	orr	w8, w1, w8, lsl #10
  403fb4:	str	w8, [sp, #272]
  403fb8:	ldr	w8, [sp, #284]
  403fbc:	ldr	w1, [sp, #272]
  403fc0:	add	w8, w1, w8
  403fc4:	str	w8, [sp, #272]
  403fc8:	ldr	w8, [sp, #284]
  403fcc:	ldr	w1, [sp, #272]
  403fd0:	ldr	w2, [sp, #280]
  403fd4:	orn	w1, w1, w2
  403fd8:	eor	w8, w8, w1
  403fdc:	ldr	x1, [sp, #288]
  403fe0:	ldr	w2, [x1, #24]
  403fe4:	add	w8, w8, w2
  403fe8:	ldr	w2, [sp, #148]
  403fec:	add	w8, w8, w2
  403ff0:	ldr	w1, [sp, #276]
  403ff4:	add	w8, w1, w8
  403ff8:	str	w8, [sp, #276]
  403ffc:	ldr	w8, [sp, #276]
  404000:	ldr	w1, [sp, #276]
  404004:	mov	x2, x24
  404008:	lsr	w1, w1, w2
  40400c:	orr	w8, w1, w8, lsl #15
  404010:	str	w8, [sp, #276]
  404014:	ldr	w8, [sp, #272]
  404018:	ldr	w1, [sp, #276]
  40401c:	add	w8, w1, w8
  404020:	str	w8, [sp, #276]
  404024:	ldr	w8, [sp, #272]
  404028:	ldr	w1, [sp, #276]
  40402c:	ldr	w2, [sp, #284]
  404030:	orn	w1, w1, w2
  404034:	eor	w8, w8, w1
  404038:	ldr	x1, [sp, #288]
  40403c:	ldr	w2, [x1, #52]
  404040:	add	w8, w8, w2
  404044:	ldr	w2, [sp, #144]
  404048:	add	w8, w8, w2
  40404c:	ldr	w1, [sp, #280]
  404050:	add	w8, w1, w8
  404054:	str	w8, [sp, #280]
  404058:	ldr	w8, [sp, #280]
  40405c:	ldr	w1, [sp, #280]
  404060:	mov	x2, x26
  404064:	lsr	w1, w1, w2
  404068:	orr	w8, w1, w8, lsl #21
  40406c:	str	w8, [sp, #280]
  404070:	ldr	w8, [sp, #276]
  404074:	ldr	w1, [sp, #280]
  404078:	add	w8, w1, w8
  40407c:	str	w8, [sp, #280]
  404080:	ldr	w8, [sp, #276]
  404084:	ldr	w1, [sp, #280]
  404088:	ldr	w2, [sp, #272]
  40408c:	orn	w1, w1, w2
  404090:	eor	w8, w8, w1
  404094:	ldr	x1, [sp, #288]
  404098:	ldr	w2, [x1, #16]
  40409c:	add	w8, w8, w2
  4040a0:	ldr	w2, [sp, #140]
  4040a4:	add	w8, w8, w2
  4040a8:	ldr	w1, [sp, #284]
  4040ac:	add	w8, w1, w8
  4040b0:	str	w8, [sp, #284]
  4040b4:	ldr	w8, [sp, #284]
  4040b8:	ldr	w1, [sp, #284]
  4040bc:	lsr	w0, w1, w0
  4040c0:	orr	w8, w0, w8, lsl #6
  4040c4:	str	w8, [sp, #284]
  4040c8:	ldr	w8, [sp, #280]
  4040cc:	ldr	w0, [sp, #284]
  4040d0:	add	w8, w0, w8
  4040d4:	str	w8, [sp, #284]
  4040d8:	ldr	w8, [sp, #280]
  4040dc:	ldr	w0, [sp, #284]
  4040e0:	ldr	w1, [sp, #276]
  4040e4:	orn	w0, w0, w1
  4040e8:	eor	w8, w8, w0
  4040ec:	ldr	x0, [sp, #288]
  4040f0:	ldr	w1, [x0, #44]
  4040f4:	add	w8, w8, w1
  4040f8:	ldr	w1, [sp, #136]
  4040fc:	add	w8, w8, w1
  404100:	ldr	w0, [sp, #272]
  404104:	add	w8, w0, w8
  404108:	str	w8, [sp, #272]
  40410c:	ldr	w8, [sp, #272]
  404110:	ldr	w0, [sp, #272]
  404114:	lsr	w0, w0, w22
  404118:	orr	w8, w0, w8, lsl #10
  40411c:	str	w8, [sp, #272]
  404120:	ldr	w8, [sp, #284]
  404124:	ldr	w0, [sp, #272]
  404128:	add	w8, w0, w8
  40412c:	str	w8, [sp, #272]
  404130:	ldr	w8, [sp, #284]
  404134:	ldr	w0, [sp, #272]
  404138:	ldr	w22, [sp, #280]
  40413c:	orn	w0, w0, w22
  404140:	eor	w8, w8, w0
  404144:	ldr	x0, [sp, #288]
  404148:	ldr	w22, [x0, #8]
  40414c:	add	w8, w8, w22
  404150:	ldr	w22, [sp, #132]
  404154:	add	w8, w8, w22
  404158:	ldr	w0, [sp, #276]
  40415c:	add	w8, w0, w8
  404160:	str	w8, [sp, #276]
  404164:	ldr	w8, [sp, #276]
  404168:	ldr	w0, [sp, #276]
  40416c:	lsr	w0, w0, w24
  404170:	orr	w8, w0, w8, lsl #15
  404174:	str	w8, [sp, #276]
  404178:	ldr	w8, [sp, #272]
  40417c:	ldr	w0, [sp, #276]
  404180:	add	w8, w0, w8
  404184:	str	w8, [sp, #276]
  404188:	ldr	w8, [sp, #272]
  40418c:	ldr	w0, [sp, #276]
  404190:	ldr	w24, [sp, #284]
  404194:	orn	w0, w0, w24
  404198:	eor	w8, w8, w0
  40419c:	ldr	x0, [sp, #288]
  4041a0:	ldr	w24, [x0, #36]
  4041a4:	add	w8, w8, w24
  4041a8:	ldr	w24, [sp, #128]
  4041ac:	add	w8, w8, w24
  4041b0:	ldr	w0, [sp, #280]
  4041b4:	add	w8, w0, w8
  4041b8:	str	w8, [sp, #280]
  4041bc:	ldr	w8, [sp, #280]
  4041c0:	ldr	w0, [sp, #280]
  4041c4:	lsr	w0, w0, w26
  4041c8:	orr	w8, w0, w8, lsl #21
  4041cc:	str	w8, [sp, #280]
  4041d0:	ldr	w8, [sp, #276]
  4041d4:	ldr	w0, [sp, #280]
  4041d8:	add	w8, w0, w8
  4041dc:	str	w8, [sp, #280]
  4041e0:	ldr	w8, [sp, #284]
  4041e4:	ldr	x0, [sp, #296]
  4041e8:	ldr	w26, [x0]
  4041ec:	add	w8, w26, w8
  4041f0:	str	w8, [x0]
  4041f4:	ldr	w8, [sp, #280]
  4041f8:	ldr	x0, [sp, #296]
  4041fc:	ldr	w26, [x0, #4]
  404200:	add	w8, w26, w8
  404204:	str	w8, [x0, #4]
  404208:	ldr	w8, [sp, #276]
  40420c:	ldr	x0, [sp, #296]
  404210:	ldr	w26, [x0, #8]
  404214:	add	w8, w26, w8
  404218:	str	w8, [x0, #8]
  40421c:	ldr	w8, [sp, #272]
  404220:	ldr	x0, [sp, #296]
  404224:	ldr	w26, [x0, #12]
  404228:	add	w8, w26, w8
  40422c:	str	w8, [x0, #12]
  404230:	ldp	x20, x19, [sp, #384]
  404234:	ldp	x22, x21, [sp, #368]
  404238:	ldp	x24, x23, [sp, #352]
  40423c:	ldp	x26, x25, [sp, #336]
  404240:	ldp	x28, x27, [sp, #320]
  404244:	ldp	x29, x30, [sp, #304]
  404248:	add	sp, sp, #0x190
  40424c:	ret
  404250:	sub	sp, sp, #0x40
  404254:	stp	x29, x30, [sp, #48]
  404258:	add	x29, sp, #0x30
  40425c:	mov	w8, #0x3f                  	// #63
  404260:	mov	w9, #0x80                  	// #128
  404264:	stur	x0, [x29, #-8]
  404268:	stur	x1, [x29, #-16]
  40426c:	ldur	x10, [x29, #-16]
  404270:	ldr	w11, [x10, #16]
  404274:	lsr	w11, w11, #3
  404278:	and	w11, w11, #0x3f
  40427c:	stur	w11, [x29, #-20]
  404280:	ldur	x10, [x29, #-16]
  404284:	add	x10, x10, #0x18
  404288:	ldur	w11, [x29, #-20]
  40428c:	mov	w12, w11
  404290:	add	x10, x10, x12
  404294:	str	x10, [sp, #16]
  404298:	ldr	x10, [sp, #16]
  40429c:	add	x12, x10, #0x1
  4042a0:	str	x12, [sp, #16]
  4042a4:	strb	w9, [x10]
  4042a8:	ldur	w9, [x29, #-20]
  4042ac:	subs	w8, w8, w9
  4042b0:	stur	w8, [x29, #-20]
  4042b4:	ldur	w8, [x29, #-20]
  4042b8:	cmp	w8, #0x8
  4042bc:	b.cs	404308 <ferror@plt+0x2a58>  // b.hs, b.nlast
  4042c0:	ldr	x0, [sp, #16]
  4042c4:	ldur	w8, [x29, #-20]
  4042c8:	mov	w2, w8
  4042cc:	mov	w8, wzr
  4042d0:	mov	w1, w8
  4042d4:	str	w8, [sp, #12]
  4042d8:	bl	401650 <memset@plt>
  4042dc:	ldur	x0, [x29, #-16]
  4042e0:	ldur	x9, [x29, #-16]
  4042e4:	add	x1, x9, #0x18
  4042e8:	bl	4026dc <ferror@plt+0xe2c>
  4042ec:	ldur	x9, [x29, #-16]
  4042f0:	add	x0, x9, #0x18
  4042f4:	ldr	w8, [sp, #12]
  4042f8:	mov	w1, w8
  4042fc:	mov	x2, #0x38                  	// #56
  404300:	bl	401650 <memset@plt>
  404304:	b	404328 <ferror@plt+0x2a78>
  404308:	ldr	x0, [sp, #16]
  40430c:	ldur	w8, [x29, #-20]
  404310:	subs	w8, w8, #0x8
  404314:	mov	w9, w8
  404318:	ubfx	x2, x9, #0, #32
  40431c:	mov	w8, wzr
  404320:	mov	w1, w8
  404324:	bl	401650 <memset@plt>
  404328:	ldur	x8, [x29, #-16]
  40432c:	ldur	x9, [x29, #-16]
  404330:	ldr	w10, [x9, #16]
  404334:	str	w10, [x8, #80]
  404338:	ldur	x8, [x29, #-16]
  40433c:	ldur	x9, [x29, #-16]
  404340:	ldr	w10, [x9, #20]
  404344:	str	w10, [x8, #84]
  404348:	ldur	x0, [x29, #-16]
  40434c:	ldur	x8, [x29, #-16]
  404350:	add	x1, x8, #0x18
  404354:	bl	4026dc <ferror@plt+0xe2c>
  404358:	ldur	x8, [x29, #-8]
  40435c:	ldur	x9, [x29, #-16]
  404360:	ldr	q0, [x9]
  404364:	str	q0, [x8]
  404368:	ldur	x0, [x29, #-16]
  40436c:	mov	w10, wzr
  404370:	mov	w1, w10
  404374:	mov	x2, #0x58                  	// #88
  404378:	bl	401650 <memset@plt>
  40437c:	ldp	x29, x30, [sp, #48]
  404380:	add	sp, sp, #0x40
  404384:	ret
  404388:	sub	sp, sp, #0x20
  40438c:	stp	x29, x30, [sp, #16]
  404390:	add	x29, sp, #0x10
  404394:	stur	w0, [x29, #-4]
  404398:	str	w1, [sp, #8]
  40439c:	bl	401670 <random@plt>
  4043a0:	ldr	w8, [sp, #8]
  4043a4:	ldur	w9, [x29, #-4]
  4043a8:	subs	w8, w8, w9
  4043ac:	add	w8, w8, #0x1
  4043b0:	mov	w2, w8
  4043b4:	sxtw	x10, w2
  4043b8:	sdiv	x11, x0, x10
  4043bc:	mul	x10, x11, x10
  4043c0:	subs	x10, x0, x10
  4043c4:	ldursw	x11, [x29, #-4]
  4043c8:	add	x10, x10, x11
  4043cc:	mov	w0, w10
  4043d0:	ldp	x29, x30, [sp, #16]
  4043d4:	add	sp, sp, #0x20
  4043d8:	ret
  4043dc:	sub	sp, sp, #0x20
  4043e0:	stp	x29, x30, [sp, #16]
  4043e4:	add	x29, sp, #0x10
  4043e8:	adrp	x0, 407000 <ferror@plt+0x5750>
  4043ec:	add	x0, x0, #0x980
  4043f0:	mov	w1, #0x80000               	// #524288
  4043f4:	mov	w8, #0xffffffff            	// #-1
  4043f8:	str	w8, [sp, #4]
  4043fc:	bl	4015f0 <open@plt>
  404400:	str	w0, [sp, #8]
  404404:	ldr	w8, [sp, #8]
  404408:	ldr	w9, [sp, #4]
  40440c:	cmp	w8, w9
  404410:	b.ne	40442c <ferror@plt+0x2b7c>  // b.any
  404414:	adrp	x0, 407000 <ferror@plt+0x5750>
  404418:	add	x0, x0, #0x98d
  40441c:	mov	w1, #0x800                 	// #2048
  404420:	movk	w1, #0x8, lsl #16
  404424:	bl	4015f0 <open@plt>
  404428:	str	w0, [sp, #8]
  40442c:	ldr	w8, [sp, #8]
  404430:	cmp	w8, #0x0
  404434:	cset	w8, lt  // lt = tstop
  404438:	tbnz	w8, #0, 404470 <ferror@plt+0x2bc0>
  40443c:	ldr	w0, [sp, #8]
  404440:	mov	w1, #0x1                   	// #1
  404444:	bl	401790 <fcntl@plt>
  404448:	stur	w0, [x29, #-4]
  40444c:	ldur	w8, [x29, #-4]
  404450:	cmp	w8, #0x0
  404454:	cset	w8, lt  // lt = tstop
  404458:	tbnz	w8, #0, 404470 <ferror@plt+0x2bc0>
  40445c:	ldr	w0, [sp, #8]
  404460:	ldur	w8, [x29, #-4]
  404464:	orr	w2, w8, #0x1
  404468:	mov	w1, #0x2                   	// #2
  40446c:	bl	401790 <fcntl@plt>
  404470:	bl	404484 <ferror@plt+0x2bd4>
  404474:	ldr	w0, [sp, #8]
  404478:	ldp	x29, x30, [sp, #16]
  40447c:	add	sp, sp, #0x20
  404480:	ret
  404484:	sub	sp, sp, #0x60
  404488:	stp	x29, x30, [sp, #80]
  40448c:	add	x29, sp, #0x50
  404490:	sub	x8, x29, #0x18
  404494:	mov	x0, xzr
  404498:	str	x0, [sp, #40]
  40449c:	mov	x0, x8
  4044a0:	ldr	x1, [sp, #40]
  4044a4:	str	x8, [sp, #32]
  4044a8:	bl	401660 <gettimeofday@plt>
  4044ac:	str	w0, [sp, #28]
  4044b0:	bl	4015d0 <getpid@plt>
  4044b4:	stur	w0, [x29, #-28]
  4044b8:	bl	401580 <getuid@plt>
  4044bc:	stur	w0, [x29, #-32]
  4044c0:	ldur	w9, [x29, #-28]
  4044c4:	ldur	w10, [x29, #-32]
  4044c8:	eor	w9, w10, w9, lsl #16
  4044cc:	ldur	w10, [x29, #-24]
  4044d0:	eor	w9, w9, w10
  4044d4:	ldur	w10, [x29, #-16]
  4044d8:	eor	w0, w9, w10
  4044dc:	bl	4017e0 <srandom@plt>
  4044e0:	bl	4015d0 <getpid@plt>
  4044e4:	ldur	w9, [x29, #-24]
  4044e8:	eor	w9, w0, w9
  4044ec:	mov	w1, w9
  4044f0:	str	x1, [sp, #16]
  4044f4:	movz	x0, #0x0, lsl #16
  4044f8:	movk	x0, #0x10
  4044fc:	nop
  404500:	nop
  404504:	mrs	x8, tpidr_el0
  404508:	add	x8, x8, x0
  40450c:	ldr	x0, [sp, #16]
  404510:	strh	w0, [x8]
  404514:	str	x8, [sp, #8]
  404518:	bl	401600 <getppid@plt>
  40451c:	ldur	w9, [x29, #-16]
  404520:	eor	w9, w0, w9
  404524:	mov	w1, w9
  404528:	ldr	x8, [sp, #8]
  40452c:	strh	w1, [x8, #2]
  404530:	ldur	w9, [x29, #-24]
  404534:	ldur	w10, [x29, #-16]
  404538:	eor	w9, w9, w10
  40453c:	lsr	w9, w9, #16
  404540:	mov	w2, w9
  404544:	strh	w2, [x8, #4]
  404548:	ldr	x0, [sp, #32]
  40454c:	ldr	x1, [sp, #40]
  404550:	bl	401660 <gettimeofday@plt>
  404554:	ldur	w9, [x29, #-24]
  404558:	ldur	w10, [x29, #-16]
  40455c:	eor	w9, w9, w10
  404560:	and	w9, w9, #0x1f
  404564:	mov	w1, w9
  404568:	stur	w1, [x29, #-4]
  40456c:	b	404570 <ferror@plt+0x2cc0>
  404570:	ldur	w8, [x29, #-4]
  404574:	subs	w8, w8, #0x1
  404578:	b.lt	404598 <ferror@plt+0x2ce8>  // b.tstop
  40457c:	b	404580 <ferror@plt+0x2cd0>
  404580:	bl	401670 <random@plt>
  404584:	b	404588 <ferror@plt+0x2cd8>
  404588:	ldur	w8, [x29, #-4]
  40458c:	subs	w8, w8, #0x1
  404590:	stur	w8, [x29, #-4]
  404594:	b	404570 <ferror@plt+0x2cc0>
  404598:	ldp	x29, x30, [sp, #80]
  40459c:	add	sp, sp, #0x60
  4045a0:	ret
  4045a4:	sub	sp, sp, #0x70
  4045a8:	stp	x29, x30, [sp, #96]
  4045ac:	add	x29, sp, #0x60
  4045b0:	stur	x0, [x29, #-8]
  4045b4:	stur	x1, [x29, #-16]
  4045b8:	ldur	x8, [x29, #-8]
  4045bc:	stur	x8, [x29, #-24]
  4045c0:	ldur	x8, [x29, #-16]
  4045c4:	stur	x8, [x29, #-40]
  4045c8:	mov	w9, wzr
  4045cc:	stur	w9, [x29, #-44]
  4045d0:	b	4045d4 <ferror@plt+0x2d24>
  4045d4:	ldur	x8, [x29, #-40]
  4045d8:	cbz	x8, 4046a4 <ferror@plt+0x2df4>
  4045dc:	b	4045e0 <ferror@plt+0x2d30>
  4045e0:	bl	401840 <__errno_location@plt>
  4045e4:	mov	w8, wzr
  4045e8:	str	w8, [x0]
  4045ec:	ldur	x0, [x29, #-24]
  4045f0:	ldur	x1, [x29, #-40]
  4045f4:	mov	w2, #0x1                   	// #1
  4045f8:	bl	401800 <getrandom@plt>
  4045fc:	str	w0, [sp, #48]
  404600:	ldr	w8, [sp, #48]
  404604:	subs	w8, w8, #0x1
  404608:	b.lt	40463c <ferror@plt+0x2d8c>  // b.tstop
  40460c:	b	404610 <ferror@plt+0x2d60>
  404610:	ldrsw	x8, [sp, #48]
  404614:	ldur	x9, [x29, #-40]
  404618:	subs	x8, x9, x8
  40461c:	stur	x8, [x29, #-40]
  404620:	ldrsw	x8, [sp, #48]
  404624:	ldur	x9, [x29, #-24]
  404628:	add	x8, x9, x8
  40462c:	stur	x8, [x29, #-24]
  404630:	mov	w10, wzr
  404634:	stur	w10, [x29, #-44]
  404638:	b	4046a0 <ferror@plt+0x2df0>
  40463c:	bl	401840 <__errno_location@plt>
  404640:	ldr	w8, [x0]
  404644:	subs	w8, w8, #0x26
  404648:	b.ne	404654 <ferror@plt+0x2da4>  // b.any
  40464c:	b	404650 <ferror@plt+0x2da0>
  404650:	b	4046a4 <ferror@plt+0x2df4>
  404654:	bl	401840 <__errno_location@plt>
  404658:	ldr	w8, [x0]
  40465c:	subs	w8, w8, #0xb
  404660:	b.ne	404694 <ferror@plt+0x2de4>  // b.any
  404664:	b	404668 <ferror@plt+0x2db8>
  404668:	ldur	w8, [x29, #-44]
  40466c:	subs	w8, w8, #0x7
  404670:	b.gt	404694 <ferror@plt+0x2de4>
  404674:	b	404678 <ferror@plt+0x2dc8>
  404678:	mov	w0, #0xe848                	// #59464
  40467c:	movk	w0, #0x1, lsl #16
  404680:	bl	4048b4 <ferror@plt+0x3004>
  404684:	ldur	w8, [x29, #-44]
  404688:	add	w8, w8, #0x1
  40468c:	stur	w8, [x29, #-44]
  404690:	b	404698 <ferror@plt+0x2de8>
  404694:	b	4046a4 <ferror@plt+0x2df4>
  404698:	b	40469c <ferror@plt+0x2dec>
  40469c:	b	4046a0 <ferror@plt+0x2df0>
  4046a0:	b	4045d4 <ferror@plt+0x2d24>
  4046a4:	bl	401840 <__errno_location@plt>
  4046a8:	ldr	w8, [x0]
  4046ac:	subs	w8, w8, #0x26
  4046b0:	b.ne	404770 <ferror@plt+0x2ec0>  // b.any
  4046b4:	b	4046b8 <ferror@plt+0x2e08>
  4046b8:	bl	4043dc <ferror@plt+0x2b2c>
  4046bc:	str	w0, [sp, #44]
  4046c0:	mov	w8, wzr
  4046c4:	stur	w8, [x29, #-44]
  4046c8:	ldr	w8, [sp, #44]
  4046cc:	tbnz	w8, #31, 40476c <ferror@plt+0x2ebc>
  4046d0:	b	4046d4 <ferror@plt+0x2e24>
  4046d4:	b	4046d8 <ferror@plt+0x2e28>
  4046d8:	ldur	x8, [x29, #-40]
  4046dc:	cbz	x8, 404760 <ferror@plt+0x2eb0>
  4046e0:	b	4046e4 <ferror@plt+0x2e34>
  4046e4:	ldr	w0, [sp, #44]
  4046e8:	ldur	x1, [x29, #-24]
  4046ec:	ldur	x2, [x29, #-40]
  4046f0:	bl	4017c0 <read@plt>
  4046f4:	str	x0, [sp, #32]
  4046f8:	ldr	x8, [sp, #32]
  4046fc:	subs	x8, x8, #0x0
  404700:	b.gt	404734 <ferror@plt+0x2e84>
  404704:	b	404708 <ferror@plt+0x2e58>
  404708:	ldur	w8, [x29, #-44]
  40470c:	add	w9, w8, #0x1
  404710:	stur	w9, [x29, #-44]
  404714:	subs	w8, w8, #0x9
  404718:	b.lt	404724 <ferror@plt+0x2e74>  // b.tstop
  40471c:	b	404720 <ferror@plt+0x2e70>
  404720:	b	404760 <ferror@plt+0x2eb0>
  404724:	mov	w0, #0xe848                	// #59464
  404728:	movk	w0, #0x1, lsl #16
  40472c:	bl	4048b4 <ferror@plt+0x3004>
  404730:	b	4046d8 <ferror@plt+0x2e28>
  404734:	ldr	x8, [sp, #32]
  404738:	ldur	x9, [x29, #-40]
  40473c:	subs	x8, x9, x8
  404740:	stur	x8, [x29, #-40]
  404744:	ldr	x8, [sp, #32]
  404748:	ldur	x9, [x29, #-24]
  40474c:	add	x8, x9, x8
  404750:	stur	x8, [x29, #-24]
  404754:	mov	w10, wzr
  404758:	stur	w10, [x29, #-44]
  40475c:	b	4046d8 <ferror@plt+0x2e28>
  404760:	ldr	w0, [sp, #44]
  404764:	bl	401690 <close@plt>
  404768:	b	40476c <ferror@plt+0x2ebc>
  40476c:	b	404770 <ferror@plt+0x2ec0>
  404770:	bl	404484 <ferror@plt+0x2bd4>
  404774:	ldur	x8, [x29, #-8]
  404778:	stur	x8, [x29, #-24]
  40477c:	mov	x8, xzr
  404780:	stur	x8, [x29, #-32]
  404784:	b	404788 <ferror@plt+0x2ed8>
  404788:	ldur	x8, [x29, #-32]
  40478c:	ldur	x9, [x29, #-16]
  404790:	subs	x8, x8, x9
  404794:	b.cs	4047d0 <ferror@plt+0x2f20>  // b.hs, b.nlast
  404798:	b	40479c <ferror@plt+0x2eec>
  40479c:	bl	401670 <random@plt>
  4047a0:	ldur	x8, [x29, #-24]
  4047a4:	add	x9, x8, #0x1
  4047a8:	stur	x9, [x29, #-24]
  4047ac:	ldrb	w10, [x8]
  4047b0:	eor	w10, w10, w0, lsr #7
  4047b4:	mov	w1, w10
  4047b8:	strb	w1, [x8]
  4047bc:	b	4047c0 <ferror@plt+0x2f10>
  4047c0:	ldur	x8, [x29, #-32]
  4047c4:	add	x8, x8, #0x1
  4047c8:	stur	x8, [x29, #-32]
  4047cc:	b	404788 <ferror@plt+0x2ed8>
  4047d0:	movz	x0, #0x0, lsl #16
  4047d4:	movk	x0, #0x10
  4047d8:	nop
  4047dc:	nop
  4047e0:	mrs	x8, tpidr_el0
  4047e4:	add	x8, x8, x0
  4047e8:	ldr	w9, [x8]
  4047ec:	ldrh	w10, [x8, #4]
  4047f0:	strh	w10, [sp, #28]
  4047f4:	str	w9, [sp, #24]
  4047f8:	ldrh	w9, [x8, #4]
  4047fc:	mov	w10, #0xb2                  	// #178
  404800:	mov	w0, w10
  404804:	str	x8, [sp, #16]
  404808:	str	w9, [sp, #12]
  40480c:	bl	401860 <syscall@plt>
  404810:	ldr	w9, [sp, #12]
  404814:	eor	w9, w9, w0
  404818:	mov	w1, w9
  40481c:	ldr	x8, [sp, #16]
  404820:	strh	w1, [x8, #4]
  404824:	ldur	x11, [x29, #-8]
  404828:	stur	x11, [x29, #-24]
  40482c:	mov	x11, xzr
  404830:	stur	x11, [x29, #-32]
  404834:	b	404838 <ferror@plt+0x2f88>
  404838:	ldur	x8, [x29, #-32]
  40483c:	ldur	x9, [x29, #-16]
  404840:	subs	x8, x8, x9
  404844:	b.cs	404884 <ferror@plt+0x2fd4>  // b.hs, b.nlast
  404848:	b	40484c <ferror@plt+0x2f9c>
  40484c:	add	x0, sp, #0x18
  404850:	bl	4017d0 <jrand48@plt>
  404854:	ldur	x8, [x29, #-24]
  404858:	add	x9, x8, #0x1
  40485c:	stur	x9, [x29, #-24]
  404860:	ldrb	w10, [x8]
  404864:	eor	w10, w10, w0, lsr #7
  404868:	mov	w1, w10
  40486c:	strb	w1, [x8]
  404870:	b	404874 <ferror@plt+0x2fc4>
  404874:	ldur	x8, [x29, #-32]
  404878:	add	x8, x8, #0x1
  40487c:	stur	x8, [x29, #-32]
  404880:	b	404838 <ferror@plt+0x2f88>
  404884:	ldr	w8, [sp, #24]
  404888:	str	w8, [sp, #8]
  40488c:	movz	x0, #0x0, lsl #16
  404890:	movk	x0, #0x10
  404894:	nop
  404898:	nop
  40489c:	mrs	x9, tpidr_el0
  4048a0:	ldr	w8, [sp, #8]
  4048a4:	str	w8, [x9, x0]
  4048a8:	ldp	x29, x30, [sp, #96]
  4048ac:	add	sp, sp, #0x70
  4048b0:	ret
  4048b4:	sub	sp, sp, #0x30
  4048b8:	stp	x29, x30, [sp, #32]
  4048bc:	add	x29, sp, #0x20
  4048c0:	mov	x8, #0x4240                	// #16960
  4048c4:	movk	x8, #0xf, lsl #16
  4048c8:	mov	x9, #0x3e8                 	// #1000
  4048cc:	mov	x10, xzr
  4048d0:	add	x11, sp, #0x8
  4048d4:	stur	w0, [x29, #-4]
  4048d8:	ldur	w12, [x29, #-4]
  4048dc:	mov	w13, w12
  4048e0:	sdiv	x13, x13, x8
  4048e4:	str	x13, [sp, #8]
  4048e8:	ldur	w12, [x29, #-4]
  4048ec:	mov	w13, w12
  4048f0:	sdiv	x14, x13, x8
  4048f4:	mul	x8, x14, x8
  4048f8:	subs	x8, x13, x8
  4048fc:	mul	x8, x8, x9
  404900:	str	x8, [sp, #16]
  404904:	mov	x0, x11
  404908:	mov	x1, x10
  40490c:	bl	401740 <nanosleep@plt>
  404910:	ldp	x29, x30, [sp, #32]
  404914:	add	sp, sp, #0x30
  404918:	ret
  40491c:	stp	x29, x30, [sp, #-16]!
  404920:	mov	x29, sp
  404924:	adrp	x0, 407000 <ferror@plt+0x5750>
  404928:	add	x0, x0, #0x999
  40492c:	bl	401870 <gettext@plt>
  404930:	ldp	x29, x30, [sp], #16
  404934:	ret
  404938:	sub	sp, sp, #0x10
  40493c:	adrp	x8, 418000 <ferror@plt+0x16750>
  404940:	add	x8, x8, #0x200
  404944:	str	w0, [sp, #12]
  404948:	ldr	w9, [sp, #12]
  40494c:	str	w9, [x8]
  404950:	add	sp, sp, #0x10
  404954:	ret
  404958:	sub	sp, sp, #0xd0
  40495c:	stp	x29, x30, [sp, #192]
  404960:	add	x29, sp, #0xc0
  404964:	mov	w8, #0x400                 	// #1024
  404968:	stur	x0, [x29, #-8]
  40496c:	stur	x1, [x29, #-16]
  404970:	stur	x2, [x29, #-24]
  404974:	stur	xzr, [x29, #-56]
  404978:	stur	w8, [x29, #-60]
  40497c:	stur	wzr, [x29, #-64]
  404980:	stur	wzr, [x29, #-68]
  404984:	stur	wzr, [x29, #-72]
  404988:	ldur	x9, [x29, #-16]
  40498c:	str	xzr, [x9]
  404990:	ldur	x9, [x29, #-8]
  404994:	cbz	x9, 4049a4 <ferror@plt+0x30f4>
  404998:	ldur	x8, [x29, #-8]
  40499c:	ldrb	w9, [x8]
  4049a0:	cbnz	w9, 4049b0 <ferror@plt+0x3100>
  4049a4:	mov	w8, #0xffffffea            	// #-22
  4049a8:	stur	w8, [x29, #-64]
  4049ac:	b	404ed8 <ferror@plt+0x3628>
  4049b0:	ldur	x8, [x29, #-8]
  4049b4:	stur	x8, [x29, #-32]
  4049b8:	bl	401710 <__ctype_b_loc@plt>
  4049bc:	ldr	x8, [x0]
  4049c0:	ldur	x9, [x29, #-32]
  4049c4:	ldrb	w10, [x9]
  4049c8:	ldrh	w10, [x8, w10, sxtw #1]
  4049cc:	and	w10, w10, #0x2000
  4049d0:	cbz	w10, 4049e4 <ferror@plt+0x3134>
  4049d4:	ldur	x8, [x29, #-32]
  4049d8:	add	x8, x8, #0x1
  4049dc:	stur	x8, [x29, #-32]
  4049e0:	b	4049b8 <ferror@plt+0x3108>
  4049e4:	ldur	x8, [x29, #-32]
  4049e8:	ldrsb	w9, [x8]
  4049ec:	cmp	w9, #0x2d
  4049f0:	b.ne	404a00 <ferror@plt+0x3150>  // b.any
  4049f4:	mov	w8, #0xffffffea            	// #-22
  4049f8:	stur	w8, [x29, #-64]
  4049fc:	b	404ed8 <ferror@plt+0x3628>
  404a00:	bl	401840 <__errno_location@plt>
  404a04:	mov	w8, wzr
  404a08:	str	wzr, [x0]
  404a0c:	sub	x1, x29, #0x28
  404a10:	mov	x9, xzr
  404a14:	stur	x9, [x29, #-40]
  404a18:	ldur	x0, [x29, #-8]
  404a1c:	mov	w2, w8
  404a20:	bl	4016b0 <strtoumax@plt>
  404a24:	stur	x0, [x29, #-48]
  404a28:	ldur	x9, [x29, #-40]
  404a2c:	ldur	x10, [x29, #-8]
  404a30:	cmp	x9, x10
  404a34:	b.eq	404a5c <ferror@plt+0x31ac>  // b.none
  404a38:	bl	401840 <__errno_location@plt>
  404a3c:	ldr	w8, [x0]
  404a40:	cbz	w8, 404a94 <ferror@plt+0x31e4>
  404a44:	ldur	x8, [x29, #-48]
  404a48:	mov	x9, #0xffffffffffffffff    	// #-1
  404a4c:	cmp	x8, x9
  404a50:	b.eq	404a5c <ferror@plt+0x31ac>  // b.none
  404a54:	ldur	x8, [x29, #-48]
  404a58:	cbnz	x8, 404a94 <ferror@plt+0x31e4>
  404a5c:	bl	401840 <__errno_location@plt>
  404a60:	ldr	w8, [x0]
  404a64:	cbz	w8, 404a80 <ferror@plt+0x31d0>
  404a68:	bl	401840 <__errno_location@plt>
  404a6c:	ldr	w8, [x0]
  404a70:	mov	w9, wzr
  404a74:	subs	w8, w9, w8
  404a78:	str	w8, [sp, #28]
  404a7c:	b	404a88 <ferror@plt+0x31d8>
  404a80:	mov	w8, #0xffffffea            	// #-22
  404a84:	str	w8, [sp, #28]
  404a88:	ldr	w8, [sp, #28]
  404a8c:	stur	w8, [x29, #-64]
  404a90:	b	404ed8 <ferror@plt+0x3628>
  404a94:	ldur	x8, [x29, #-40]
  404a98:	cbz	x8, 404aa8 <ferror@plt+0x31f8>
  404a9c:	ldur	x8, [x29, #-40]
  404aa0:	ldrb	w9, [x8]
  404aa4:	cbnz	w9, 404aac <ferror@plt+0x31fc>
  404aa8:	b	404ecc <ferror@plt+0x361c>
  404aac:	ldur	x8, [x29, #-40]
  404ab0:	stur	x8, [x29, #-32]
  404ab4:	ldur	x8, [x29, #-32]
  404ab8:	ldrsb	w9, [x8, #1]
  404abc:	cmp	w9, #0x69
  404ac0:	b.ne	404afc <ferror@plt+0x324c>  // b.any
  404ac4:	ldur	x8, [x29, #-32]
  404ac8:	ldrsb	w9, [x8, #2]
  404acc:	cmp	w9, #0x42
  404ad0:	b.eq	404ae4 <ferror@plt+0x3234>  // b.none
  404ad4:	ldur	x8, [x29, #-32]
  404ad8:	ldrsb	w9, [x8, #2]
  404adc:	cmp	w9, #0x62
  404ae0:	b.ne	404afc <ferror@plt+0x324c>  // b.any
  404ae4:	ldur	x8, [x29, #-32]
  404ae8:	ldrb	w9, [x8, #3]
  404aec:	cbnz	w9, 404afc <ferror@plt+0x324c>
  404af0:	mov	w8, #0x400                 	// #1024
  404af4:	stur	w8, [x29, #-60]
  404af8:	b	404d10 <ferror@plt+0x3460>
  404afc:	ldur	x8, [x29, #-32]
  404b00:	ldrsb	w9, [x8, #1]
  404b04:	cmp	w9, #0x42
  404b08:	b.eq	404b1c <ferror@plt+0x326c>  // b.none
  404b0c:	ldur	x8, [x29, #-32]
  404b10:	ldrsb	w9, [x8, #1]
  404b14:	cmp	w9, #0x62
  404b18:	b.ne	404b34 <ferror@plt+0x3284>  // b.any
  404b1c:	ldur	x8, [x29, #-32]
  404b20:	ldrb	w9, [x8, #2]
  404b24:	cbnz	w9, 404b34 <ferror@plt+0x3284>
  404b28:	mov	w8, #0x3e8                 	// #1000
  404b2c:	stur	w8, [x29, #-60]
  404b30:	b	404d10 <ferror@plt+0x3460>
  404b34:	ldur	x8, [x29, #-32]
  404b38:	ldrb	w9, [x8, #1]
  404b3c:	cbz	w9, 404d10 <ferror@plt+0x3460>
  404b40:	bl	4015b0 <localeconv@plt>
  404b44:	stur	x0, [x29, #-88]
  404b48:	ldur	x8, [x29, #-88]
  404b4c:	cbz	x8, 404b60 <ferror@plt+0x32b0>
  404b50:	ldur	x8, [x29, #-88]
  404b54:	ldr	x8, [x8]
  404b58:	str	x8, [sp, #16]
  404b5c:	b	404b68 <ferror@plt+0x32b8>
  404b60:	mov	x8, xzr
  404b64:	str	x8, [sp, #16]
  404b68:	ldr	x8, [sp, #16]
  404b6c:	str	x8, [sp, #96]
  404b70:	ldr	x8, [sp, #96]
  404b74:	cbz	x8, 404b88 <ferror@plt+0x32d8>
  404b78:	ldr	x0, [sp, #96]
  404b7c:	bl	401520 <strlen@plt>
  404b80:	str	x0, [sp, #8]
  404b84:	b	404b90 <ferror@plt+0x32e0>
  404b88:	mov	x8, xzr
  404b8c:	str	x8, [sp, #8]
  404b90:	ldr	x8, [sp, #8]
  404b94:	str	x8, [sp, #88]
  404b98:	ldur	x8, [x29, #-56]
  404b9c:	cbnz	x8, 404d04 <ferror@plt+0x3454>
  404ba0:	ldur	x8, [x29, #-32]
  404ba4:	ldrsb	w9, [x8]
  404ba8:	cbz	w9, 404d04 <ferror@plt+0x3454>
  404bac:	ldr	x8, [sp, #96]
  404bb0:	cbz	x8, 404d04 <ferror@plt+0x3454>
  404bb4:	ldr	x0, [sp, #96]
  404bb8:	ldur	x1, [x29, #-32]
  404bbc:	ldr	x2, [sp, #88]
  404bc0:	bl	401610 <strncmp@plt>
  404bc4:	cbnz	w0, 404d04 <ferror@plt+0x3454>
  404bc8:	ldur	x8, [x29, #-32]
  404bcc:	ldr	x9, [sp, #88]
  404bd0:	add	x8, x8, x9
  404bd4:	str	x8, [sp, #80]
  404bd8:	ldr	x8, [sp, #80]
  404bdc:	stur	x8, [x29, #-32]
  404be0:	ldur	x8, [x29, #-32]
  404be4:	ldrsb	w9, [x8]
  404be8:	cmp	w9, #0x30
  404bec:	b.ne	404c0c <ferror@plt+0x335c>  // b.any
  404bf0:	ldur	w8, [x29, #-72]
  404bf4:	add	w8, w8, #0x1
  404bf8:	stur	w8, [x29, #-72]
  404bfc:	ldur	x8, [x29, #-32]
  404c00:	add	x8, x8, #0x1
  404c04:	stur	x8, [x29, #-32]
  404c08:	b	404be0 <ferror@plt+0x3330>
  404c0c:	ldur	x8, [x29, #-32]
  404c10:	str	x8, [sp, #80]
  404c14:	bl	401710 <__ctype_b_loc@plt>
  404c18:	ldr	x8, [x0]
  404c1c:	ldr	x9, [sp, #80]
  404c20:	ldrsb	x9, [x9]
  404c24:	ldrh	w10, [x8, x9, lsl #1]
  404c28:	and	w10, w10, #0x800
  404c2c:	cbz	w10, 404cc8 <ferror@plt+0x3418>
  404c30:	bl	401840 <__errno_location@plt>
  404c34:	mov	w8, wzr
  404c38:	str	wzr, [x0]
  404c3c:	sub	x1, x29, #0x28
  404c40:	mov	x9, xzr
  404c44:	stur	x9, [x29, #-40]
  404c48:	ldr	x0, [sp, #80]
  404c4c:	mov	w2, w8
  404c50:	bl	4016b0 <strtoumax@plt>
  404c54:	stur	x0, [x29, #-56]
  404c58:	ldur	x9, [x29, #-40]
  404c5c:	ldr	x10, [sp, #80]
  404c60:	cmp	x9, x10
  404c64:	b.eq	404c8c <ferror@plt+0x33dc>  // b.none
  404c68:	bl	401840 <__errno_location@plt>
  404c6c:	ldr	w8, [x0]
  404c70:	cbz	w8, 404cc4 <ferror@plt+0x3414>
  404c74:	ldur	x8, [x29, #-56]
  404c78:	mov	x9, #0xffffffffffffffff    	// #-1
  404c7c:	cmp	x8, x9
  404c80:	b.eq	404c8c <ferror@plt+0x33dc>  // b.none
  404c84:	ldur	x8, [x29, #-56]
  404c88:	cbnz	x8, 404cc4 <ferror@plt+0x3414>
  404c8c:	bl	401840 <__errno_location@plt>
  404c90:	ldr	w8, [x0]
  404c94:	cbz	w8, 404cb0 <ferror@plt+0x3400>
  404c98:	bl	401840 <__errno_location@plt>
  404c9c:	ldr	w8, [x0]
  404ca0:	mov	w9, wzr
  404ca4:	subs	w8, w9, w8
  404ca8:	str	w8, [sp, #4]
  404cac:	b	404cb8 <ferror@plt+0x3408>
  404cb0:	mov	w8, #0xffffffea            	// #-22
  404cb4:	str	w8, [sp, #4]
  404cb8:	ldr	w8, [sp, #4]
  404cbc:	stur	w8, [x29, #-64]
  404cc0:	b	404ed8 <ferror@plt+0x3628>
  404cc4:	b	404cd0 <ferror@plt+0x3420>
  404cc8:	ldur	x8, [x29, #-32]
  404ccc:	stur	x8, [x29, #-40]
  404cd0:	ldur	x8, [x29, #-56]
  404cd4:	cbz	x8, 404cf8 <ferror@plt+0x3448>
  404cd8:	ldur	x8, [x29, #-40]
  404cdc:	cbz	x8, 404cec <ferror@plt+0x343c>
  404ce0:	ldur	x8, [x29, #-40]
  404ce4:	ldrb	w9, [x8]
  404ce8:	cbnz	w9, 404cf8 <ferror@plt+0x3448>
  404cec:	mov	w8, #0xffffffea            	// #-22
  404cf0:	stur	w8, [x29, #-64]
  404cf4:	b	404ed8 <ferror@plt+0x3628>
  404cf8:	ldur	x8, [x29, #-40]
  404cfc:	stur	x8, [x29, #-32]
  404d00:	b	404ab4 <ferror@plt+0x3204>
  404d04:	mov	w8, #0xffffffea            	// #-22
  404d08:	stur	w8, [x29, #-64]
  404d0c:	b	404ed8 <ferror@plt+0x3628>
  404d10:	adrp	x8, 418000 <ferror@plt+0x16750>
  404d14:	add	x8, x8, #0x208
  404d18:	ldr	x0, [x8]
  404d1c:	ldur	x8, [x29, #-32]
  404d20:	ldrsb	w1, [x8]
  404d24:	bl	401780 <strchr@plt>
  404d28:	stur	x0, [x29, #-80]
  404d2c:	ldur	x8, [x29, #-80]
  404d30:	cbz	x8, 404d54 <ferror@plt+0x34a4>
  404d34:	ldur	x8, [x29, #-80]
  404d38:	adrp	x9, 418000 <ferror@plt+0x16750>
  404d3c:	add	x9, x9, #0x208
  404d40:	ldr	x9, [x9]
  404d44:	subs	x8, x8, x9
  404d48:	add	x8, x8, #0x1
  404d4c:	stur	w8, [x29, #-68]
  404d50:	b	404da4 <ferror@plt+0x34f4>
  404d54:	adrp	x8, 418000 <ferror@plt+0x16750>
  404d58:	add	x8, x8, #0x210
  404d5c:	ldr	x0, [x8]
  404d60:	ldur	x8, [x29, #-32]
  404d64:	ldrsb	w1, [x8]
  404d68:	bl	401780 <strchr@plt>
  404d6c:	stur	x0, [x29, #-80]
  404d70:	ldur	x8, [x29, #-80]
  404d74:	cbz	x8, 404d98 <ferror@plt+0x34e8>
  404d78:	ldur	x8, [x29, #-80]
  404d7c:	adrp	x9, 418000 <ferror@plt+0x16750>
  404d80:	add	x9, x9, #0x210
  404d84:	ldr	x9, [x9]
  404d88:	subs	x8, x8, x9
  404d8c:	add	x8, x8, #0x1
  404d90:	stur	w8, [x29, #-68]
  404d94:	b	404da4 <ferror@plt+0x34f4>
  404d98:	mov	w8, #0xffffffea            	// #-22
  404d9c:	stur	w8, [x29, #-64]
  404da0:	b	404ed8 <ferror@plt+0x3628>
  404da4:	ldur	w1, [x29, #-60]
  404da8:	ldur	w2, [x29, #-68]
  404dac:	sub	x0, x29, #0x30
  404db0:	bl	404f14 <ferror@plt+0x3664>
  404db4:	stur	w0, [x29, #-64]
  404db8:	ldur	x8, [x29, #-24]
  404dbc:	cbz	x8, 404dcc <ferror@plt+0x351c>
  404dc0:	ldur	w8, [x29, #-68]
  404dc4:	ldur	x9, [x29, #-24]
  404dc8:	str	w8, [x9]
  404dcc:	ldur	x8, [x29, #-56]
  404dd0:	cbz	x8, 404ecc <ferror@plt+0x361c>
  404dd4:	ldur	w8, [x29, #-68]
  404dd8:	cbz	w8, 404ecc <ferror@plt+0x361c>
  404ddc:	mov	x8, #0xa                   	// #10
  404de0:	str	x8, [sp, #64]
  404de4:	mov	x8, #0x1                   	// #1
  404de8:	str	x8, [sp, #56]
  404dec:	add	x0, sp, #0x30
  404df0:	str	x8, [sp, #48]
  404df4:	ldur	w1, [x29, #-60]
  404df8:	ldur	w2, [x29, #-68]
  404dfc:	bl	404f14 <ferror@plt+0x3664>
  404e00:	ldr	x8, [sp, #64]
  404e04:	ldur	x9, [x29, #-56]
  404e08:	cmp	x8, x9
  404e0c:	b.cs	404e24 <ferror@plt+0x3574>  // b.hs, b.nlast
  404e10:	ldr	x8, [sp, #64]
  404e14:	mov	x9, #0xa                   	// #10
  404e18:	mul	x8, x8, x9
  404e1c:	str	x8, [sp, #64]
  404e20:	b	404e00 <ferror@plt+0x3550>
  404e24:	str	wzr, [sp, #76]
  404e28:	ldr	w8, [sp, #76]
  404e2c:	ldur	w9, [x29, #-72]
  404e30:	cmp	w8, w9
  404e34:	b.ge	404e58 <ferror@plt+0x35a8>  // b.tcont
  404e38:	ldr	x8, [sp, #64]
  404e3c:	mov	x9, #0xa                   	// #10
  404e40:	mul	x8, x8, x9
  404e44:	str	x8, [sp, #64]
  404e48:	ldr	w8, [sp, #76]
  404e4c:	add	w8, w8, #0x1
  404e50:	str	w8, [sp, #76]
  404e54:	b	404e28 <ferror@plt+0x3578>
  404e58:	ldur	x8, [x29, #-56]
  404e5c:	mov	x9, #0xa                   	// #10
  404e60:	udiv	x10, x8, x9
  404e64:	mul	x10, x10, x9
  404e68:	subs	x8, x8, x10
  404e6c:	str	w8, [sp, #44]
  404e70:	ldr	x10, [sp, #64]
  404e74:	ldr	x11, [sp, #56]
  404e78:	udiv	x10, x10, x11
  404e7c:	str	x10, [sp, #32]
  404e80:	ldur	x10, [x29, #-56]
  404e84:	udiv	x10, x10, x9
  404e88:	stur	x10, [x29, #-56]
  404e8c:	ldr	x10, [sp, #56]
  404e90:	mul	x9, x10, x9
  404e94:	str	x9, [sp, #56]
  404e98:	ldr	w8, [sp, #44]
  404e9c:	cbz	w8, 404ec4 <ferror@plt+0x3614>
  404ea0:	ldr	x8, [sp, #48]
  404ea4:	ldr	x9, [sp, #32]
  404ea8:	ldr	w10, [sp, #44]
  404eac:	mov	w11, w10
  404eb0:	udiv	x9, x9, x11
  404eb4:	udiv	x8, x8, x9
  404eb8:	ldur	x9, [x29, #-48]
  404ebc:	add	x8, x9, x8
  404ec0:	stur	x8, [x29, #-48]
  404ec4:	ldur	x8, [x29, #-56]
  404ec8:	cbnz	x8, 404e58 <ferror@plt+0x35a8>
  404ecc:	ldur	x8, [x29, #-48]
  404ed0:	ldur	x9, [x29, #-16]
  404ed4:	str	x8, [x9]
  404ed8:	ldur	w8, [x29, #-64]
  404edc:	cmp	w8, #0x0
  404ee0:	cset	w8, ge  // ge = tcont
  404ee4:	tbnz	w8, #0, 404f04 <ferror@plt+0x3654>
  404ee8:	ldur	w8, [x29, #-64]
  404eec:	mov	w9, wzr
  404ef0:	subs	w8, w9, w8
  404ef4:	str	w8, [sp]
  404ef8:	bl	401840 <__errno_location@plt>
  404efc:	ldr	w8, [sp]
  404f00:	str	w8, [x0]
  404f04:	ldur	w0, [x29, #-64]
  404f08:	ldp	x29, x30, [sp, #192]
  404f0c:	add	sp, sp, #0xd0
  404f10:	ret
  404f14:	sub	sp, sp, #0x20
  404f18:	str	x0, [sp, #16]
  404f1c:	str	w1, [sp, #12]
  404f20:	str	w2, [sp, #8]
  404f24:	ldr	w8, [sp, #8]
  404f28:	subs	w9, w8, #0x1
  404f2c:	str	w9, [sp, #8]
  404f30:	cbz	w8, 404f74 <ferror@plt+0x36c4>
  404f34:	ldrsw	x8, [sp, #12]
  404f38:	mov	x9, #0xffffffffffffffff    	// #-1
  404f3c:	udiv	x8, x9, x8
  404f40:	ldr	x9, [sp, #16]
  404f44:	ldr	x9, [x9]
  404f48:	cmp	x8, x9
  404f4c:	b.cs	404f5c <ferror@plt+0x36ac>  // b.hs, b.nlast
  404f50:	mov	w8, #0xffffffde            	// #-34
  404f54:	str	w8, [sp, #28]
  404f58:	b	404f78 <ferror@plt+0x36c8>
  404f5c:	ldrsw	x8, [sp, #12]
  404f60:	ldr	x9, [sp, #16]
  404f64:	ldr	x10, [x9]
  404f68:	mul	x8, x10, x8
  404f6c:	str	x8, [x9]
  404f70:	b	404f24 <ferror@plt+0x3674>
  404f74:	str	wzr, [sp, #28]
  404f78:	ldr	w0, [sp, #28]
  404f7c:	add	sp, sp, #0x20
  404f80:	ret
  404f84:	sub	sp, sp, #0x20
  404f88:	stp	x29, x30, [sp, #16]
  404f8c:	add	x29, sp, #0x10
  404f90:	mov	x8, xzr
  404f94:	str	x0, [sp, #8]
  404f98:	str	x1, [sp]
  404f9c:	ldr	x0, [sp, #8]
  404fa0:	ldr	x1, [sp]
  404fa4:	mov	x2, x8
  404fa8:	bl	404958 <ferror@plt+0x30a8>
  404fac:	ldp	x29, x30, [sp, #16]
  404fb0:	add	sp, sp, #0x20
  404fb4:	ret
  404fb8:	sub	sp, sp, #0x30
  404fbc:	stp	x29, x30, [sp, #32]
  404fc0:	add	x29, sp, #0x20
  404fc4:	stur	x0, [x29, #-8]
  404fc8:	str	x1, [sp, #16]
  404fcc:	ldur	x8, [x29, #-8]
  404fd0:	str	x8, [sp, #8]
  404fd4:	ldr	x8, [sp, #8]
  404fd8:	mov	w9, #0x0                   	// #0
  404fdc:	str	w9, [sp, #4]
  404fe0:	cbz	x8, 405018 <ferror@plt+0x3768>
  404fe4:	ldr	x8, [sp, #8]
  404fe8:	ldrsb	w9, [x8]
  404fec:	mov	w10, #0x0                   	// #0
  404ff0:	str	w10, [sp, #4]
  404ff4:	cbz	w9, 405018 <ferror@plt+0x3768>
  404ff8:	bl	401710 <__ctype_b_loc@plt>
  404ffc:	ldr	x8, [x0]
  405000:	ldr	x9, [sp, #8]
  405004:	ldrb	w10, [x9]
  405008:	ldrh	w10, [x8, w10, sxtw #1]
  40500c:	tst	w10, #0x800
  405010:	cset	w10, ne  // ne = any
  405014:	str	w10, [sp, #4]
  405018:	ldr	w8, [sp, #4]
  40501c:	tbnz	w8, #0, 405024 <ferror@plt+0x3774>
  405020:	b	405034 <ferror@plt+0x3784>
  405024:	ldr	x8, [sp, #8]
  405028:	add	x8, x8, #0x1
  40502c:	str	x8, [sp, #8]
  405030:	b	404fd4 <ferror@plt+0x3724>
  405034:	ldr	x8, [sp, #16]
  405038:	cbz	x8, 405048 <ferror@plt+0x3798>
  40503c:	ldr	x8, [sp, #8]
  405040:	ldr	x9, [sp, #16]
  405044:	str	x8, [x9]
  405048:	ldr	x8, [sp, #8]
  40504c:	mov	w9, #0x0                   	// #0
  405050:	str	w9, [sp]
  405054:	cbz	x8, 405088 <ferror@plt+0x37d8>
  405058:	ldr	x8, [sp, #8]
  40505c:	ldur	x9, [x29, #-8]
  405060:	mov	w10, #0x0                   	// #0
  405064:	cmp	x8, x9
  405068:	str	w10, [sp]
  40506c:	b.ls	405088 <ferror@plt+0x37d8>  // b.plast
  405070:	ldr	x8, [sp, #8]
  405074:	ldrb	w9, [x8]
  405078:	cmp	w9, #0x0
  40507c:	cset	w9, ne  // ne = any
  405080:	eor	w9, w9, #0x1
  405084:	str	w9, [sp]
  405088:	ldr	w8, [sp]
  40508c:	and	w0, w8, #0x1
  405090:	ldp	x29, x30, [sp, #32]
  405094:	add	sp, sp, #0x30
  405098:	ret
  40509c:	sub	sp, sp, #0x30
  4050a0:	stp	x29, x30, [sp, #32]
  4050a4:	add	x29, sp, #0x20
  4050a8:	stur	x0, [x29, #-8]
  4050ac:	str	x1, [sp, #16]
  4050b0:	ldur	x8, [x29, #-8]
  4050b4:	str	x8, [sp, #8]
  4050b8:	ldr	x8, [sp, #8]
  4050bc:	mov	w9, #0x0                   	// #0
  4050c0:	str	w9, [sp, #4]
  4050c4:	cbz	x8, 4050fc <ferror@plt+0x384c>
  4050c8:	ldr	x8, [sp, #8]
  4050cc:	ldrsb	w9, [x8]
  4050d0:	mov	w10, #0x0                   	// #0
  4050d4:	str	w10, [sp, #4]
  4050d8:	cbz	w9, 4050fc <ferror@plt+0x384c>
  4050dc:	bl	401710 <__ctype_b_loc@plt>
  4050e0:	ldr	x8, [x0]
  4050e4:	ldr	x9, [sp, #8]
  4050e8:	ldrb	w10, [x9]
  4050ec:	ldrh	w10, [x8, w10, sxtw #1]
  4050f0:	tst	w10, #0x1000
  4050f4:	cset	w10, ne  // ne = any
  4050f8:	str	w10, [sp, #4]
  4050fc:	ldr	w8, [sp, #4]
  405100:	tbnz	w8, #0, 405108 <ferror@plt+0x3858>
  405104:	b	405118 <ferror@plt+0x3868>
  405108:	ldr	x8, [sp, #8]
  40510c:	add	x8, x8, #0x1
  405110:	str	x8, [sp, #8]
  405114:	b	4050b8 <ferror@plt+0x3808>
  405118:	ldr	x8, [sp, #16]
  40511c:	cbz	x8, 40512c <ferror@plt+0x387c>
  405120:	ldr	x8, [sp, #8]
  405124:	ldr	x9, [sp, #16]
  405128:	str	x8, [x9]
  40512c:	ldr	x8, [sp, #8]
  405130:	mov	w9, #0x0                   	// #0
  405134:	str	w9, [sp]
  405138:	cbz	x8, 40516c <ferror@plt+0x38bc>
  40513c:	ldr	x8, [sp, #8]
  405140:	ldur	x9, [x29, #-8]
  405144:	mov	w10, #0x0                   	// #0
  405148:	cmp	x8, x9
  40514c:	str	w10, [sp]
  405150:	b.ls	40516c <ferror@plt+0x38bc>  // b.plast
  405154:	ldr	x8, [sp, #8]
  405158:	ldrb	w9, [x8]
  40515c:	cmp	w9, #0x0
  405160:	cset	w9, ne  // ne = any
  405164:	eor	w9, w9, #0x1
  405168:	str	w9, [sp]
  40516c:	ldr	w8, [sp]
  405170:	and	w0, w8, #0x1
  405174:	ldp	x29, x30, [sp, #32]
  405178:	add	sp, sp, #0x30
  40517c:	ret
  405180:	sub	sp, sp, #0x150
  405184:	stp	x29, x30, [sp, #304]
  405188:	str	x28, [sp, #320]
  40518c:	add	x29, sp, #0x130
  405190:	str	q7, [sp, #160]
  405194:	str	q6, [sp, #144]
  405198:	str	q5, [sp, #128]
  40519c:	str	q4, [sp, #112]
  4051a0:	str	q3, [sp, #96]
  4051a4:	str	q2, [sp, #80]
  4051a8:	str	q1, [sp, #64]
  4051ac:	str	q0, [sp, #48]
  4051b0:	stur	x7, [x29, #-80]
  4051b4:	stur	x6, [x29, #-88]
  4051b8:	stur	x5, [x29, #-96]
  4051bc:	stur	x4, [x29, #-104]
  4051c0:	stur	x3, [x29, #-112]
  4051c4:	stur	x2, [x29, #-120]
  4051c8:	stur	x0, [x29, #-16]
  4051cc:	stur	x1, [x29, #-24]
  4051d0:	mov	w8, #0xffffff80            	// #-128
  4051d4:	stur	w8, [x29, #-44]
  4051d8:	mov	w8, #0xffffffd0            	// #-48
  4051dc:	stur	w8, [x29, #-48]
  4051e0:	add	x9, sp, #0x30
  4051e4:	add	x9, x9, #0x80
  4051e8:	stur	x9, [x29, #-56]
  4051ec:	sub	x9, x29, #0x78
  4051f0:	add	x9, x9, #0x30
  4051f4:	stur	x9, [x29, #-64]
  4051f8:	add	x9, x29, #0x20
  4051fc:	stur	x9, [x29, #-72]
  405200:	b	405204 <ferror@plt+0x3954>
  405204:	sub	x8, x29, #0x48
  405208:	add	x8, x8, #0x18
  40520c:	ldur	w9, [x29, #-48]
  405210:	mov	w10, w9
  405214:	str	x8, [sp, #40]
  405218:	str	w10, [sp, #36]
  40521c:	tbz	w9, #31, 405254 <ferror@plt+0x39a4>
  405220:	b	405224 <ferror@plt+0x3974>
  405224:	ldr	w8, [sp, #36]
  405228:	add	w9, w8, #0x8
  40522c:	ldr	x10, [sp, #40]
  405230:	str	w9, [x10]
  405234:	subs	w9, w9, #0x0
  405238:	b.gt	405254 <ferror@plt+0x39a4>
  40523c:	b	405240 <ferror@plt+0x3990>
  405240:	ldur	x8, [x29, #-64]
  405244:	ldr	w9, [sp, #36]
  405248:	add	x8, x8, w9, sxtw
  40524c:	str	x8, [sp, #24]
  405250:	b	405268 <ferror@plt+0x39b8>
  405254:	ldur	x8, [x29, #-72]
  405258:	add	x9, x8, #0x8
  40525c:	stur	x9, [x29, #-72]
  405260:	str	x8, [sp, #24]
  405264:	b	405268 <ferror@plt+0x39b8>
  405268:	ldr	x8, [sp, #24]
  40526c:	ldr	x8, [x8]
  405270:	stur	x8, [x29, #-32]
  405274:	ldur	x8, [x29, #-32]
  405278:	cbnz	x8, 405284 <ferror@plt+0x39d4>
  40527c:	b	405280 <ferror@plt+0x39d0>
  405280:	b	405358 <ferror@plt+0x3aa8>
  405284:	sub	x8, x29, #0x48
  405288:	add	x8, x8, #0x18
  40528c:	ldur	w9, [x29, #-48]
  405290:	mov	w10, w9
  405294:	str	x8, [sp, #16]
  405298:	str	w10, [sp, #12]
  40529c:	tbz	w9, #31, 4052d4 <ferror@plt+0x3a24>
  4052a0:	b	4052a4 <ferror@plt+0x39f4>
  4052a4:	ldr	w8, [sp, #12]
  4052a8:	add	w9, w8, #0x8
  4052ac:	ldr	x10, [sp, #16]
  4052b0:	str	w9, [x10]
  4052b4:	subs	w9, w9, #0x0
  4052b8:	b.gt	4052d4 <ferror@plt+0x3a24>
  4052bc:	b	4052c0 <ferror@plt+0x3a10>
  4052c0:	ldur	x8, [x29, #-64]
  4052c4:	ldr	w9, [sp, #12]
  4052c8:	add	x8, x8, w9, sxtw
  4052cc:	str	x8, [sp]
  4052d0:	b	4052e8 <ferror@plt+0x3a38>
  4052d4:	ldur	x8, [x29, #-72]
  4052d8:	add	x9, x8, #0x8
  4052dc:	stur	x9, [x29, #-72]
  4052e0:	str	x8, [sp]
  4052e4:	b	4052e8 <ferror@plt+0x3a38>
  4052e8:	ldr	x8, [sp]
  4052ec:	ldr	x8, [x8]
  4052f0:	stur	x8, [x29, #-40]
  4052f4:	ldur	x8, [x29, #-40]
  4052f8:	cbnz	x8, 405304 <ferror@plt+0x3a54>
  4052fc:	b	405300 <ferror@plt+0x3a50>
  405300:	b	405358 <ferror@plt+0x3aa8>
  405304:	ldur	x0, [x29, #-16]
  405308:	ldur	x1, [x29, #-32]
  40530c:	bl	4016f0 <strcmp@plt>
  405310:	cbnz	w0, 405324 <ferror@plt+0x3a74>
  405314:	b	405318 <ferror@plt+0x3a68>
  405318:	mov	w8, #0x1                   	// #1
  40531c:	stur	w8, [x29, #-4]
  405320:	b	405374 <ferror@plt+0x3ac4>
  405324:	ldur	x0, [x29, #-16]
  405328:	ldur	x1, [x29, #-40]
  40532c:	bl	4016f0 <strcmp@plt>
  405330:	cbnz	w0, 405344 <ferror@plt+0x3a94>
  405334:	b	405338 <ferror@plt+0x3a88>
  405338:	mov	w8, wzr
  40533c:	stur	w8, [x29, #-4]
  405340:	b	405374 <ferror@plt+0x3ac4>
  405344:	b	405348 <ferror@plt+0x3a98>
  405348:	b	40534c <ferror@plt+0x3a9c>
  40534c:	mov	w8, #0x1                   	// #1
  405350:	cbnz	w8, 405204 <ferror@plt+0x3954>
  405354:	b	405358 <ferror@plt+0x3aa8>
  405358:	adrp	x8, 418000 <ferror@plt+0x16750>
  40535c:	ldr	w0, [x8, #512]
  405360:	ldur	x2, [x29, #-24]
  405364:	ldur	x3, [x29, #-16]
  405368:	adrp	x1, 407000 <ferror@plt+0x5750>
  40536c:	add	x1, x1, #0x9c0
  405370:	bl	4017f0 <errx@plt>
  405374:	ldur	w0, [x29, #-4]
  405378:	ldr	x28, [sp, #320]
  40537c:	ldp	x29, x30, [sp, #304]
  405380:	add	sp, sp, #0x150
  405384:	ret
  405388:	sub	sp, sp, #0x20
  40538c:	str	x0, [sp, #16]
  405390:	str	x1, [sp, #8]
  405394:	str	w2, [sp, #4]
  405398:	ldr	x8, [sp, #8]
  40539c:	subs	x9, x8, #0x1
  4053a0:	str	x9, [sp, #8]
  4053a4:	mov	w10, #0x0                   	// #0
  4053a8:	str	w10, [sp]
  4053ac:	cbz	x8, 4053c4 <ferror@plt+0x3b14>
  4053b0:	ldr	x8, [sp, #16]
  4053b4:	ldrsb	w9, [x8]
  4053b8:	cmp	w9, #0x0
  4053bc:	cset	w9, ne  // ne = any
  4053c0:	str	w9, [sp]
  4053c4:	ldr	w8, [sp]
  4053c8:	tbnz	w8, #0, 4053d0 <ferror@plt+0x3b20>
  4053cc:	b	405408 <ferror@plt+0x3b58>
  4053d0:	ldr	x8, [sp, #16]
  4053d4:	ldrsb	w9, [x8]
  4053d8:	ldr	w10, [sp, #4]
  4053dc:	lsl	w10, w10, #24
  4053e0:	asr	w10, w10, #24
  4053e4:	cmp	w9, w10
  4053e8:	b.ne	4053f8 <ferror@plt+0x3b48>  // b.any
  4053ec:	ldr	x8, [sp, #16]
  4053f0:	str	x8, [sp, #24]
  4053f4:	b	405410 <ferror@plt+0x3b60>
  4053f8:	ldr	x8, [sp, #16]
  4053fc:	add	x8, x8, #0x1
  405400:	str	x8, [sp, #16]
  405404:	b	405398 <ferror@plt+0x3ae8>
  405408:	mov	x8, xzr
  40540c:	str	x8, [sp, #24]
  405410:	ldr	x0, [sp, #24]
  405414:	add	sp, sp, #0x20
  405418:	ret
  40541c:	sub	sp, sp, #0x30
  405420:	stp	x29, x30, [sp, #32]
  405424:	add	x29, sp, #0x20
  405428:	mov	w8, #0xffff8000            	// #-32768
  40542c:	stur	x0, [x29, #-8]
  405430:	str	x1, [sp, #16]
  405434:	ldur	x0, [x29, #-8]
  405438:	ldr	x1, [sp, #16]
  40543c:	str	w8, [sp, #8]
  405440:	bl	4054a8 <ferror@plt+0x3bf8>
  405444:	str	w0, [sp, #12]
  405448:	ldr	w8, [sp, #12]
  40544c:	ldr	w9, [sp, #8]
  405450:	cmp	w8, w9
  405454:	b.lt	405468 <ferror@plt+0x3bb8>  // b.tstop
  405458:	ldr	w8, [sp, #12]
  40545c:	mov	w9, #0x7fff                	// #32767
  405460:	cmp	w8, w9
  405464:	b.le	405494 <ferror@plt+0x3be4>
  405468:	bl	401840 <__errno_location@plt>
  40546c:	mov	w8, #0x22                  	// #34
  405470:	str	w8, [x0]
  405474:	adrp	x9, 418000 <ferror@plt+0x16750>
  405478:	add	x9, x9, #0x200
  40547c:	ldr	w0, [x9]
  405480:	ldr	x2, [sp, #16]
  405484:	ldur	x3, [x29, #-8]
  405488:	adrp	x1, 407000 <ferror@plt+0x5750>
  40548c:	add	x1, x1, #0x9c0
  405490:	bl	401890 <err@plt>
  405494:	ldr	w8, [sp, #12]
  405498:	mov	w0, w8
  40549c:	ldp	x29, x30, [sp, #32]
  4054a0:	add	sp, sp, #0x30
  4054a4:	ret
  4054a8:	sub	sp, sp, #0x30
  4054ac:	stp	x29, x30, [sp, #32]
  4054b0:	add	x29, sp, #0x20
  4054b4:	mov	x8, #0xffffffff80000000    	// #-2147483648
  4054b8:	stur	x0, [x29, #-8]
  4054bc:	str	x1, [sp, #16]
  4054c0:	ldur	x0, [x29, #-8]
  4054c4:	ldr	x1, [sp, #16]
  4054c8:	str	x8, [sp]
  4054cc:	bl	405618 <ferror@plt+0x3d68>
  4054d0:	str	x0, [sp, #8]
  4054d4:	ldr	x8, [sp, #8]
  4054d8:	ldr	x9, [sp]
  4054dc:	cmp	x8, x9
  4054e0:	b.lt	4054f4 <ferror@plt+0x3c44>  // b.tstop
  4054e4:	ldr	x8, [sp, #8]
  4054e8:	mov	x9, #0x7fffffff            	// #2147483647
  4054ec:	cmp	x8, x9
  4054f0:	b.le	405520 <ferror@plt+0x3c70>
  4054f4:	bl	401840 <__errno_location@plt>
  4054f8:	mov	w8, #0x22                  	// #34
  4054fc:	str	w8, [x0]
  405500:	adrp	x9, 418000 <ferror@plt+0x16750>
  405504:	add	x9, x9, #0x200
  405508:	ldr	w0, [x9]
  40550c:	ldr	x2, [sp, #16]
  405510:	ldur	x3, [x29, #-8]
  405514:	adrp	x1, 407000 <ferror@plt+0x5750>
  405518:	add	x1, x1, #0x9c0
  40551c:	bl	401890 <err@plt>
  405520:	ldr	x8, [sp, #8]
  405524:	mov	w0, w8
  405528:	ldp	x29, x30, [sp, #32]
  40552c:	add	sp, sp, #0x30
  405530:	ret
  405534:	sub	sp, sp, #0x20
  405538:	stp	x29, x30, [sp, #16]
  40553c:	add	x29, sp, #0x10
  405540:	mov	w2, #0xa                   	// #10
  405544:	str	x0, [sp, #8]
  405548:	str	x1, [sp]
  40554c:	ldr	x0, [sp, #8]
  405550:	ldr	x1, [sp]
  405554:	bl	405564 <ferror@plt+0x3cb4>
  405558:	ldp	x29, x30, [sp, #16]
  40555c:	add	sp, sp, #0x20
  405560:	ret
  405564:	sub	sp, sp, #0x30
  405568:	stp	x29, x30, [sp, #32]
  40556c:	add	x29, sp, #0x20
  405570:	mov	w8, #0xffff                	// #65535
  405574:	stur	x0, [x29, #-8]
  405578:	str	x1, [sp, #16]
  40557c:	str	w2, [sp, #12]
  405580:	ldur	x0, [x29, #-8]
  405584:	ldr	x1, [sp, #16]
  405588:	ldr	w2, [sp, #12]
  40558c:	str	w8, [sp, #4]
  405590:	bl	40572c <ferror@plt+0x3e7c>
  405594:	str	w0, [sp, #8]
  405598:	ldr	w8, [sp, #8]
  40559c:	ldr	w9, [sp, #4]
  4055a0:	cmp	w8, w9
  4055a4:	b.ls	4055d4 <ferror@plt+0x3d24>  // b.plast
  4055a8:	bl	401840 <__errno_location@plt>
  4055ac:	mov	w8, #0x22                  	// #34
  4055b0:	str	w8, [x0]
  4055b4:	adrp	x9, 418000 <ferror@plt+0x16750>
  4055b8:	add	x9, x9, #0x200
  4055bc:	ldr	w0, [x9]
  4055c0:	ldr	x2, [sp, #16]
  4055c4:	ldur	x3, [x29, #-8]
  4055c8:	adrp	x1, 407000 <ferror@plt+0x5750>
  4055cc:	add	x1, x1, #0x9c0
  4055d0:	bl	401890 <err@plt>
  4055d4:	ldr	w8, [sp, #8]
  4055d8:	mov	w0, w8
  4055dc:	ldp	x29, x30, [sp, #32]
  4055e0:	add	sp, sp, #0x30
  4055e4:	ret
  4055e8:	sub	sp, sp, #0x20
  4055ec:	stp	x29, x30, [sp, #16]
  4055f0:	add	x29, sp, #0x10
  4055f4:	mov	w2, #0x10                  	// #16
  4055f8:	str	x0, [sp, #8]
  4055fc:	str	x1, [sp]
  405600:	ldr	x0, [sp, #8]
  405604:	ldr	x1, [sp]
  405608:	bl	405564 <ferror@plt+0x3cb4>
  40560c:	ldp	x29, x30, [sp, #16]
  405610:	add	sp, sp, #0x20
  405614:	ret
  405618:	sub	sp, sp, #0x30
  40561c:	stp	x29, x30, [sp, #32]
  405620:	add	x29, sp, #0x20
  405624:	mov	x8, xzr
  405628:	stur	x0, [x29, #-8]
  40562c:	str	x1, [sp, #16]
  405630:	str	x8, [sp]
  405634:	bl	401840 <__errno_location@plt>
  405638:	str	wzr, [x0]
  40563c:	ldur	x8, [x29, #-8]
  405640:	cbz	x8, 405650 <ferror@plt+0x3da0>
  405644:	ldur	x8, [x29, #-8]
  405648:	ldrsb	w9, [x8]
  40564c:	cbnz	w9, 405654 <ferror@plt+0x3da4>
  405650:	b	4056ac <ferror@plt+0x3dfc>
  405654:	ldur	x0, [x29, #-8]
  405658:	mov	x1, sp
  40565c:	mov	w2, #0xa                   	// #10
  405660:	bl	401560 <strtoimax@plt>
  405664:	str	x0, [sp, #8]
  405668:	bl	401840 <__errno_location@plt>
  40566c:	ldr	w8, [x0]
  405670:	cbnz	w8, 405698 <ferror@plt+0x3de8>
  405674:	ldur	x8, [x29, #-8]
  405678:	ldr	x9, [sp]
  40567c:	cmp	x8, x9
  405680:	b.eq	405698 <ferror@plt+0x3de8>  // b.none
  405684:	ldr	x8, [sp]
  405688:	cbz	x8, 40569c <ferror@plt+0x3dec>
  40568c:	ldr	x8, [sp]
  405690:	ldrsb	w9, [x8]
  405694:	cbz	w9, 40569c <ferror@plt+0x3dec>
  405698:	b	4056ac <ferror@plt+0x3dfc>
  40569c:	ldr	x0, [sp, #8]
  4056a0:	ldp	x29, x30, [sp, #32]
  4056a4:	add	sp, sp, #0x30
  4056a8:	ret
  4056ac:	bl	401840 <__errno_location@plt>
  4056b0:	ldr	w8, [x0]
  4056b4:	cmp	w8, #0x22
  4056b8:	b.ne	4056dc <ferror@plt+0x3e2c>  // b.any
  4056bc:	adrp	x8, 418000 <ferror@plt+0x16750>
  4056c0:	add	x8, x8, #0x200
  4056c4:	ldr	w0, [x8]
  4056c8:	ldr	x2, [sp, #16]
  4056cc:	ldur	x3, [x29, #-8]
  4056d0:	adrp	x1, 407000 <ferror@plt+0x5750>
  4056d4:	add	x1, x1, #0x9c0
  4056d8:	bl	401890 <err@plt>
  4056dc:	adrp	x8, 418000 <ferror@plt+0x16750>
  4056e0:	add	x8, x8, #0x200
  4056e4:	ldr	w0, [x8]
  4056e8:	ldr	x2, [sp, #16]
  4056ec:	ldur	x3, [x29, #-8]
  4056f0:	adrp	x1, 407000 <ferror@plt+0x5750>
  4056f4:	add	x1, x1, #0x9c0
  4056f8:	bl	4017f0 <errx@plt>
  4056fc:	sub	sp, sp, #0x20
  405700:	stp	x29, x30, [sp, #16]
  405704:	add	x29, sp, #0x10
  405708:	mov	w2, #0xa                   	// #10
  40570c:	str	x0, [sp, #8]
  405710:	str	x1, [sp]
  405714:	ldr	x0, [sp, #8]
  405718:	ldr	x1, [sp]
  40571c:	bl	40572c <ferror@plt+0x3e7c>
  405720:	ldp	x29, x30, [sp, #16]
  405724:	add	sp, sp, #0x20
  405728:	ret
  40572c:	sub	sp, sp, #0x40
  405730:	stp	x29, x30, [sp, #48]
  405734:	add	x29, sp, #0x30
  405738:	mov	x8, #0xffffffff            	// #4294967295
  40573c:	stur	x0, [x29, #-8]
  405740:	stur	x1, [x29, #-16]
  405744:	stur	w2, [x29, #-20]
  405748:	ldur	x0, [x29, #-8]
  40574c:	ldur	x1, [x29, #-16]
  405750:	ldur	w2, [x29, #-20]
  405754:	str	x8, [sp, #8]
  405758:	bl	405810 <ferror@plt+0x3f60>
  40575c:	str	x0, [sp, #16]
  405760:	ldr	x8, [sp, #16]
  405764:	ldr	x9, [sp, #8]
  405768:	cmp	x8, x9
  40576c:	b.ls	40579c <ferror@plt+0x3eec>  // b.plast
  405770:	bl	401840 <__errno_location@plt>
  405774:	mov	w8, #0x22                  	// #34
  405778:	str	w8, [x0]
  40577c:	adrp	x9, 418000 <ferror@plt+0x16750>
  405780:	add	x9, x9, #0x200
  405784:	ldr	w0, [x9]
  405788:	ldur	x2, [x29, #-16]
  40578c:	ldur	x3, [x29, #-8]
  405790:	adrp	x1, 407000 <ferror@plt+0x5750>
  405794:	add	x1, x1, #0x9c0
  405798:	bl	401890 <err@plt>
  40579c:	ldr	x8, [sp, #16]
  4057a0:	mov	w0, w8
  4057a4:	ldp	x29, x30, [sp, #48]
  4057a8:	add	sp, sp, #0x40
  4057ac:	ret
  4057b0:	sub	sp, sp, #0x20
  4057b4:	stp	x29, x30, [sp, #16]
  4057b8:	add	x29, sp, #0x10
  4057bc:	mov	w2, #0x10                  	// #16
  4057c0:	str	x0, [sp, #8]
  4057c4:	str	x1, [sp]
  4057c8:	ldr	x0, [sp, #8]
  4057cc:	ldr	x1, [sp]
  4057d0:	bl	40572c <ferror@plt+0x3e7c>
  4057d4:	ldp	x29, x30, [sp, #16]
  4057d8:	add	sp, sp, #0x20
  4057dc:	ret
  4057e0:	sub	sp, sp, #0x20
  4057e4:	stp	x29, x30, [sp, #16]
  4057e8:	add	x29, sp, #0x10
  4057ec:	mov	w2, #0xa                   	// #10
  4057f0:	str	x0, [sp, #8]
  4057f4:	str	x1, [sp]
  4057f8:	ldr	x0, [sp, #8]
  4057fc:	ldr	x1, [sp]
  405800:	bl	405810 <ferror@plt+0x3f60>
  405804:	ldp	x29, x30, [sp, #16]
  405808:	add	sp, sp, #0x20
  40580c:	ret
  405810:	sub	sp, sp, #0x40
  405814:	stp	x29, x30, [sp, #48]
  405818:	add	x29, sp, #0x30
  40581c:	mov	x8, xzr
  405820:	stur	x0, [x29, #-8]
  405824:	stur	x1, [x29, #-16]
  405828:	stur	w2, [x29, #-20]
  40582c:	str	x8, [sp, #8]
  405830:	bl	401840 <__errno_location@plt>
  405834:	str	wzr, [x0]
  405838:	ldur	x8, [x29, #-8]
  40583c:	cbz	x8, 40584c <ferror@plt+0x3f9c>
  405840:	ldur	x8, [x29, #-8]
  405844:	ldrsb	w9, [x8]
  405848:	cbnz	w9, 405850 <ferror@plt+0x3fa0>
  40584c:	b	4058a8 <ferror@plt+0x3ff8>
  405850:	ldur	x0, [x29, #-8]
  405854:	ldur	w2, [x29, #-20]
  405858:	add	x1, sp, #0x8
  40585c:	bl	4016b0 <strtoumax@plt>
  405860:	str	x0, [sp, #16]
  405864:	bl	401840 <__errno_location@plt>
  405868:	ldr	w8, [x0]
  40586c:	cbnz	w8, 405894 <ferror@plt+0x3fe4>
  405870:	ldur	x8, [x29, #-8]
  405874:	ldr	x9, [sp, #8]
  405878:	cmp	x8, x9
  40587c:	b.eq	405894 <ferror@plt+0x3fe4>  // b.none
  405880:	ldr	x8, [sp, #8]
  405884:	cbz	x8, 405898 <ferror@plt+0x3fe8>
  405888:	ldr	x8, [sp, #8]
  40588c:	ldrsb	w9, [x8]
  405890:	cbz	w9, 405898 <ferror@plt+0x3fe8>
  405894:	b	4058a8 <ferror@plt+0x3ff8>
  405898:	ldr	x0, [sp, #16]
  40589c:	ldp	x29, x30, [sp, #48]
  4058a0:	add	sp, sp, #0x40
  4058a4:	ret
  4058a8:	bl	401840 <__errno_location@plt>
  4058ac:	ldr	w8, [x0]
  4058b0:	cmp	w8, #0x22
  4058b4:	b.ne	4058d8 <ferror@plt+0x4028>  // b.any
  4058b8:	adrp	x8, 418000 <ferror@plt+0x16750>
  4058bc:	add	x8, x8, #0x200
  4058c0:	ldr	w0, [x8]
  4058c4:	ldur	x2, [x29, #-16]
  4058c8:	ldur	x3, [x29, #-8]
  4058cc:	adrp	x1, 407000 <ferror@plt+0x5750>
  4058d0:	add	x1, x1, #0x9c0
  4058d4:	bl	401890 <err@plt>
  4058d8:	adrp	x8, 418000 <ferror@plt+0x16750>
  4058dc:	add	x8, x8, #0x200
  4058e0:	ldr	w0, [x8]
  4058e4:	ldur	x2, [x29, #-16]
  4058e8:	ldur	x3, [x29, #-8]
  4058ec:	adrp	x1, 407000 <ferror@plt+0x5750>
  4058f0:	add	x1, x1, #0x9c0
  4058f4:	bl	4017f0 <errx@plt>
  4058f8:	sub	sp, sp, #0x20
  4058fc:	stp	x29, x30, [sp, #16]
  405900:	add	x29, sp, #0x10
  405904:	mov	w2, #0x10                  	// #16
  405908:	str	x0, [sp, #8]
  40590c:	str	x1, [sp]
  405910:	ldr	x0, [sp, #8]
  405914:	ldr	x1, [sp]
  405918:	bl	405810 <ferror@plt+0x3f60>
  40591c:	ldp	x29, x30, [sp, #16]
  405920:	add	sp, sp, #0x20
  405924:	ret
  405928:	sub	sp, sp, #0x30
  40592c:	stp	x29, x30, [sp, #32]
  405930:	add	x29, sp, #0x20
  405934:	mov	x8, xzr
  405938:	stur	x0, [x29, #-8]
  40593c:	str	x1, [sp, #16]
  405940:	str	x8, [sp]
  405944:	bl	401840 <__errno_location@plt>
  405948:	str	wzr, [x0]
  40594c:	ldur	x8, [x29, #-8]
  405950:	cbz	x8, 405960 <ferror@plt+0x40b0>
  405954:	ldur	x8, [x29, #-8]
  405958:	ldrsb	w9, [x8]
  40595c:	cbnz	w9, 405964 <ferror@plt+0x40b4>
  405960:	b	4059b8 <ferror@plt+0x4108>
  405964:	ldur	x0, [x29, #-8]
  405968:	mov	x1, sp
  40596c:	bl	401570 <strtod@plt>
  405970:	str	d0, [sp, #8]
  405974:	bl	401840 <__errno_location@plt>
  405978:	ldr	w8, [x0]
  40597c:	cbnz	w8, 4059a4 <ferror@plt+0x40f4>
  405980:	ldur	x8, [x29, #-8]
  405984:	ldr	x9, [sp]
  405988:	cmp	x8, x9
  40598c:	b.eq	4059a4 <ferror@plt+0x40f4>  // b.none
  405990:	ldr	x8, [sp]
  405994:	cbz	x8, 4059a8 <ferror@plt+0x40f8>
  405998:	ldr	x8, [sp]
  40599c:	ldrsb	w9, [x8]
  4059a0:	cbz	w9, 4059a8 <ferror@plt+0x40f8>
  4059a4:	b	4059b8 <ferror@plt+0x4108>
  4059a8:	ldr	d0, [sp, #8]
  4059ac:	ldp	x29, x30, [sp, #32]
  4059b0:	add	sp, sp, #0x30
  4059b4:	ret
  4059b8:	bl	401840 <__errno_location@plt>
  4059bc:	ldr	w8, [x0]
  4059c0:	cmp	w8, #0x22
  4059c4:	b.ne	4059e8 <ferror@plt+0x4138>  // b.any
  4059c8:	adrp	x8, 418000 <ferror@plt+0x16750>
  4059cc:	add	x8, x8, #0x200
  4059d0:	ldr	w0, [x8]
  4059d4:	ldr	x2, [sp, #16]
  4059d8:	ldur	x3, [x29, #-8]
  4059dc:	adrp	x1, 407000 <ferror@plt+0x5750>
  4059e0:	add	x1, x1, #0x9c0
  4059e4:	bl	401890 <err@plt>
  4059e8:	adrp	x8, 418000 <ferror@plt+0x16750>
  4059ec:	add	x8, x8, #0x200
  4059f0:	ldr	w0, [x8]
  4059f4:	ldr	x2, [sp, #16]
  4059f8:	ldur	x3, [x29, #-8]
  4059fc:	adrp	x1, 407000 <ferror@plt+0x5750>
  405a00:	add	x1, x1, #0x9c0
  405a04:	bl	4017f0 <errx@plt>
  405a08:	sub	sp, sp, #0x30
  405a0c:	stp	x29, x30, [sp, #32]
  405a10:	add	x29, sp, #0x20
  405a14:	mov	x8, xzr
  405a18:	stur	x0, [x29, #-8]
  405a1c:	str	x1, [sp, #16]
  405a20:	str	x8, [sp]
  405a24:	bl	401840 <__errno_location@plt>
  405a28:	str	wzr, [x0]
  405a2c:	ldur	x8, [x29, #-8]
  405a30:	cbz	x8, 405a40 <ferror@plt+0x4190>
  405a34:	ldur	x8, [x29, #-8]
  405a38:	ldrsb	w9, [x8]
  405a3c:	cbnz	w9, 405a44 <ferror@plt+0x4194>
  405a40:	b	405a9c <ferror@plt+0x41ec>
  405a44:	ldur	x0, [x29, #-8]
  405a48:	mov	x1, sp
  405a4c:	mov	w2, #0xa                   	// #10
  405a50:	bl	401720 <strtol@plt>
  405a54:	str	x0, [sp, #8]
  405a58:	bl	401840 <__errno_location@plt>
  405a5c:	ldr	w8, [x0]
  405a60:	cbnz	w8, 405a88 <ferror@plt+0x41d8>
  405a64:	ldur	x8, [x29, #-8]
  405a68:	ldr	x9, [sp]
  405a6c:	cmp	x8, x9
  405a70:	b.eq	405a88 <ferror@plt+0x41d8>  // b.none
  405a74:	ldr	x8, [sp]
  405a78:	cbz	x8, 405a8c <ferror@plt+0x41dc>
  405a7c:	ldr	x8, [sp]
  405a80:	ldrsb	w9, [x8]
  405a84:	cbz	w9, 405a8c <ferror@plt+0x41dc>
  405a88:	b	405a9c <ferror@plt+0x41ec>
  405a8c:	ldr	x0, [sp, #8]
  405a90:	ldp	x29, x30, [sp, #32]
  405a94:	add	sp, sp, #0x30
  405a98:	ret
  405a9c:	bl	401840 <__errno_location@plt>
  405aa0:	ldr	w8, [x0]
  405aa4:	cmp	w8, #0x22
  405aa8:	b.ne	405acc <ferror@plt+0x421c>  // b.any
  405aac:	adrp	x8, 418000 <ferror@plt+0x16750>
  405ab0:	add	x8, x8, #0x200
  405ab4:	ldr	w0, [x8]
  405ab8:	ldr	x2, [sp, #16]
  405abc:	ldur	x3, [x29, #-8]
  405ac0:	adrp	x1, 407000 <ferror@plt+0x5750>
  405ac4:	add	x1, x1, #0x9c0
  405ac8:	bl	401890 <err@plt>
  405acc:	adrp	x8, 418000 <ferror@plt+0x16750>
  405ad0:	add	x8, x8, #0x200
  405ad4:	ldr	w0, [x8]
  405ad8:	ldr	x2, [sp, #16]
  405adc:	ldur	x3, [x29, #-8]
  405ae0:	adrp	x1, 407000 <ferror@plt+0x5750>
  405ae4:	add	x1, x1, #0x9c0
  405ae8:	bl	4017f0 <errx@plt>
  405aec:	sub	sp, sp, #0x30
  405af0:	stp	x29, x30, [sp, #32]
  405af4:	add	x29, sp, #0x20
  405af8:	mov	x8, xzr
  405afc:	stur	x0, [x29, #-8]
  405b00:	str	x1, [sp, #16]
  405b04:	str	x8, [sp]
  405b08:	bl	401840 <__errno_location@plt>
  405b0c:	str	wzr, [x0]
  405b10:	ldur	x8, [x29, #-8]
  405b14:	cbz	x8, 405b24 <ferror@plt+0x4274>
  405b18:	ldur	x8, [x29, #-8]
  405b1c:	ldrsb	w9, [x8]
  405b20:	cbnz	w9, 405b28 <ferror@plt+0x4278>
  405b24:	b	405b80 <ferror@plt+0x42d0>
  405b28:	ldur	x0, [x29, #-8]
  405b2c:	mov	x1, sp
  405b30:	mov	w2, #0xa                   	// #10
  405b34:	bl	401510 <strtoul@plt>
  405b38:	str	x0, [sp, #8]
  405b3c:	bl	401840 <__errno_location@plt>
  405b40:	ldr	w8, [x0]
  405b44:	cbnz	w8, 405b6c <ferror@plt+0x42bc>
  405b48:	ldur	x8, [x29, #-8]
  405b4c:	ldr	x9, [sp]
  405b50:	cmp	x8, x9
  405b54:	b.eq	405b6c <ferror@plt+0x42bc>  // b.none
  405b58:	ldr	x8, [sp]
  405b5c:	cbz	x8, 405b70 <ferror@plt+0x42c0>
  405b60:	ldr	x8, [sp]
  405b64:	ldrsb	w9, [x8]
  405b68:	cbz	w9, 405b70 <ferror@plt+0x42c0>
  405b6c:	b	405b80 <ferror@plt+0x42d0>
  405b70:	ldr	x0, [sp, #8]
  405b74:	ldp	x29, x30, [sp, #32]
  405b78:	add	sp, sp, #0x30
  405b7c:	ret
  405b80:	bl	401840 <__errno_location@plt>
  405b84:	ldr	w8, [x0]
  405b88:	cmp	w8, #0x22
  405b8c:	b.ne	405bb0 <ferror@plt+0x4300>  // b.any
  405b90:	adrp	x8, 418000 <ferror@plt+0x16750>
  405b94:	add	x8, x8, #0x200
  405b98:	ldr	w0, [x8]
  405b9c:	ldr	x2, [sp, #16]
  405ba0:	ldur	x3, [x29, #-8]
  405ba4:	adrp	x1, 407000 <ferror@plt+0x5750>
  405ba8:	add	x1, x1, #0x9c0
  405bac:	bl	401890 <err@plt>
  405bb0:	adrp	x8, 418000 <ferror@plt+0x16750>
  405bb4:	add	x8, x8, #0x200
  405bb8:	ldr	w0, [x8]
  405bbc:	ldr	x2, [sp, #16]
  405bc0:	ldur	x3, [x29, #-8]
  405bc4:	adrp	x1, 407000 <ferror@plt+0x5750>
  405bc8:	add	x1, x1, #0x9c0
  405bcc:	bl	4017f0 <errx@plt>
  405bd0:	sub	sp, sp, #0x30
  405bd4:	stp	x29, x30, [sp, #32]
  405bd8:	add	x29, sp, #0x20
  405bdc:	add	x8, sp, #0x8
  405be0:	stur	x0, [x29, #-8]
  405be4:	str	x1, [sp, #16]
  405be8:	ldur	x0, [x29, #-8]
  405bec:	mov	x1, x8
  405bf0:	bl	404f84 <ferror@plt+0x36d4>
  405bf4:	cbnz	w0, 405c08 <ferror@plt+0x4358>
  405bf8:	ldr	x0, [sp, #8]
  405bfc:	ldp	x29, x30, [sp, #32]
  405c00:	add	sp, sp, #0x30
  405c04:	ret
  405c08:	bl	401840 <__errno_location@plt>
  405c0c:	ldr	w8, [x0]
  405c10:	cbz	w8, 405c34 <ferror@plt+0x4384>
  405c14:	adrp	x8, 418000 <ferror@plt+0x16750>
  405c18:	add	x8, x8, #0x200
  405c1c:	ldr	w0, [x8]
  405c20:	ldr	x2, [sp, #16]
  405c24:	ldur	x3, [x29, #-8]
  405c28:	adrp	x1, 407000 <ferror@plt+0x5750>
  405c2c:	add	x1, x1, #0x9c0
  405c30:	bl	401890 <err@plt>
  405c34:	adrp	x8, 418000 <ferror@plt+0x16750>
  405c38:	add	x8, x8, #0x200
  405c3c:	ldr	w0, [x8]
  405c40:	ldr	x2, [sp, #16]
  405c44:	ldur	x3, [x29, #-8]
  405c48:	adrp	x1, 407000 <ferror@plt+0x5750>
  405c4c:	add	x1, x1, #0x9c0
  405c50:	bl	4017f0 <errx@plt>
  405c54:	sub	sp, sp, #0x40
  405c58:	stp	x29, x30, [sp, #48]
  405c5c:	add	x29, sp, #0x30
  405c60:	mov	x8, #0x848000000000        	// #145685290680320
  405c64:	movk	x8, #0x412e, lsl #48
  405c68:	fmov	d0, x8
  405c6c:	stur	x0, [x29, #-8]
  405c70:	stur	x1, [x29, #-16]
  405c74:	str	x2, [sp, #24]
  405c78:	ldur	x0, [x29, #-8]
  405c7c:	ldr	x1, [sp, #24]
  405c80:	str	d0, [sp, #8]
  405c84:	bl	405928 <ferror@plt+0x4078>
  405c88:	str	d0, [sp, #16]
  405c8c:	ldr	d0, [sp, #16]
  405c90:	fcvtzs	x8, d0
  405c94:	ldur	x9, [x29, #-16]
  405c98:	str	x8, [x9]
  405c9c:	ldr	d0, [sp, #16]
  405ca0:	ldur	x8, [x29, #-16]
  405ca4:	ldr	x8, [x8]
  405ca8:	scvtf	d1, x8
  405cac:	fsub	d0, d0, d1
  405cb0:	ldr	d1, [sp, #8]
  405cb4:	fmul	d0, d0, d1
  405cb8:	fcvtzs	x8, d0
  405cbc:	ldur	x9, [x29, #-16]
  405cc0:	str	x8, [x9, #8]
  405cc4:	ldp	x29, x30, [sp, #48]
  405cc8:	add	sp, sp, #0x40
  405ccc:	ret
  405cd0:	sub	sp, sp, #0x20
  405cd4:	mov	w8, #0x0                   	// #0
  405cd8:	str	w0, [sp, #28]
  405cdc:	str	x1, [sp, #16]
  405ce0:	strh	w8, [sp, #14]
  405ce4:	ldr	w8, [sp, #28]
  405ce8:	and	w8, w8, #0xf000
  405cec:	cmp	w8, #0x4, lsl #12
  405cf0:	b.ne	405d1c <ferror@plt+0x446c>  // b.any
  405cf4:	ldr	x8, [sp, #16]
  405cf8:	ldrh	w9, [sp, #14]
  405cfc:	mov	w10, w9
  405d00:	mov	w9, w10
  405d04:	add	w9, w9, #0x1
  405d08:	strh	w9, [sp, #14]
  405d0c:	add	x8, x8, x10
  405d10:	mov	w9, #0x64                  	// #100
  405d14:	strb	w9, [x8]
  405d18:	b	405e68 <ferror@plt+0x45b8>
  405d1c:	ldr	w8, [sp, #28]
  405d20:	and	w8, w8, #0xf000
  405d24:	cmp	w8, #0xa, lsl #12
  405d28:	b.ne	405d54 <ferror@plt+0x44a4>  // b.any
  405d2c:	ldr	x8, [sp, #16]
  405d30:	ldrh	w9, [sp, #14]
  405d34:	mov	w10, w9
  405d38:	mov	w9, w10
  405d3c:	add	w9, w9, #0x1
  405d40:	strh	w9, [sp, #14]
  405d44:	add	x8, x8, x10
  405d48:	mov	w9, #0x6c                  	// #108
  405d4c:	strb	w9, [x8]
  405d50:	b	405e68 <ferror@plt+0x45b8>
  405d54:	ldr	w8, [sp, #28]
  405d58:	and	w8, w8, #0xf000
  405d5c:	cmp	w8, #0x2, lsl #12
  405d60:	b.ne	405d8c <ferror@plt+0x44dc>  // b.any
  405d64:	ldr	x8, [sp, #16]
  405d68:	ldrh	w9, [sp, #14]
  405d6c:	mov	w10, w9
  405d70:	mov	w9, w10
  405d74:	add	w9, w9, #0x1
  405d78:	strh	w9, [sp, #14]
  405d7c:	add	x8, x8, x10
  405d80:	mov	w9, #0x63                  	// #99
  405d84:	strb	w9, [x8]
  405d88:	b	405e68 <ferror@plt+0x45b8>
  405d8c:	ldr	w8, [sp, #28]
  405d90:	and	w8, w8, #0xf000
  405d94:	cmp	w8, #0x6, lsl #12
  405d98:	b.ne	405dc4 <ferror@plt+0x4514>  // b.any
  405d9c:	ldr	x8, [sp, #16]
  405da0:	ldrh	w9, [sp, #14]
  405da4:	mov	w10, w9
  405da8:	mov	w9, w10
  405dac:	add	w9, w9, #0x1
  405db0:	strh	w9, [sp, #14]
  405db4:	add	x8, x8, x10
  405db8:	mov	w9, #0x62                  	// #98
  405dbc:	strb	w9, [x8]
  405dc0:	b	405e68 <ferror@plt+0x45b8>
  405dc4:	ldr	w8, [sp, #28]
  405dc8:	and	w8, w8, #0xf000
  405dcc:	cmp	w8, #0xc, lsl #12
  405dd0:	b.ne	405dfc <ferror@plt+0x454c>  // b.any
  405dd4:	ldr	x8, [sp, #16]
  405dd8:	ldrh	w9, [sp, #14]
  405ddc:	mov	w10, w9
  405de0:	mov	w9, w10
  405de4:	add	w9, w9, #0x1
  405de8:	strh	w9, [sp, #14]
  405dec:	add	x8, x8, x10
  405df0:	mov	w9, #0x73                  	// #115
  405df4:	strb	w9, [x8]
  405df8:	b	405e68 <ferror@plt+0x45b8>
  405dfc:	ldr	w8, [sp, #28]
  405e00:	and	w8, w8, #0xf000
  405e04:	cmp	w8, #0x1, lsl #12
  405e08:	b.ne	405e34 <ferror@plt+0x4584>  // b.any
  405e0c:	ldr	x8, [sp, #16]
  405e10:	ldrh	w9, [sp, #14]
  405e14:	mov	w10, w9
  405e18:	mov	w9, w10
  405e1c:	add	w9, w9, #0x1
  405e20:	strh	w9, [sp, #14]
  405e24:	add	x8, x8, x10
  405e28:	mov	w9, #0x70                  	// #112
  405e2c:	strb	w9, [x8]
  405e30:	b	405e68 <ferror@plt+0x45b8>
  405e34:	ldr	w8, [sp, #28]
  405e38:	and	w8, w8, #0xf000
  405e3c:	cmp	w8, #0x8, lsl #12
  405e40:	b.ne	405e68 <ferror@plt+0x45b8>  // b.any
  405e44:	ldr	x8, [sp, #16]
  405e48:	ldrh	w9, [sp, #14]
  405e4c:	mov	w10, w9
  405e50:	mov	w9, w10
  405e54:	add	w9, w9, #0x1
  405e58:	strh	w9, [sp, #14]
  405e5c:	add	x8, x8, x10
  405e60:	mov	w9, #0x2d                  	// #45
  405e64:	strb	w9, [x8]
  405e68:	ldr	w8, [sp, #28]
  405e6c:	mov	w9, #0x2d                  	// #45
  405e70:	mov	w10, #0x72                  	// #114
  405e74:	tst	w8, #0x100
  405e78:	csel	w8, w10, w9, ne  // ne = any
  405e7c:	ldr	x11, [sp, #16]
  405e80:	ldrh	w10, [sp, #14]
  405e84:	mov	w12, w10
  405e88:	mov	w10, w12
  405e8c:	add	w10, w10, #0x1
  405e90:	strh	w10, [sp, #14]
  405e94:	add	x11, x11, x12
  405e98:	strb	w8, [x11]
  405e9c:	ldr	w8, [sp, #28]
  405ea0:	mov	w10, #0x77                  	// #119
  405ea4:	tst	w8, #0x80
  405ea8:	csel	w8, w10, w9, ne  // ne = any
  405eac:	ldr	x11, [sp, #16]
  405eb0:	ldrh	w9, [sp, #14]
  405eb4:	mov	w12, w9
  405eb8:	mov	w9, w12
  405ebc:	add	w9, w9, #0x1
  405ec0:	strh	w9, [sp, #14]
  405ec4:	add	x11, x11, x12
  405ec8:	strb	w8, [x11]
  405ecc:	ldr	w8, [sp, #28]
  405ed0:	and	w8, w8, #0x800
  405ed4:	cbz	w8, 405ef4 <ferror@plt+0x4644>
  405ed8:	ldr	w8, [sp, #28]
  405edc:	mov	w9, #0x53                  	// #83
  405ee0:	mov	w10, #0x73                  	// #115
  405ee4:	tst	w8, #0x40
  405ee8:	csel	w8, w10, w9, ne  // ne = any
  405eec:	str	w8, [sp, #8]
  405ef0:	b	405f0c <ferror@plt+0x465c>
  405ef4:	ldr	w8, [sp, #28]
  405ef8:	mov	w9, #0x78                  	// #120
  405efc:	mov	w10, #0x2d                  	// #45
  405f00:	tst	w8, #0x40
  405f04:	csel	w8, w9, w10, ne  // ne = any
  405f08:	str	w8, [sp, #8]
  405f0c:	ldr	w8, [sp, #8]
  405f10:	ldr	x9, [sp, #16]
  405f14:	ldrh	w10, [sp, #14]
  405f18:	mov	w11, w10
  405f1c:	mov	w10, w11
  405f20:	add	w10, w10, #0x1
  405f24:	strh	w10, [sp, #14]
  405f28:	add	x9, x9, x11
  405f2c:	strb	w8, [x9]
  405f30:	ldr	w8, [sp, #28]
  405f34:	mov	w10, #0x2d                  	// #45
  405f38:	mov	w12, #0x72                  	// #114
  405f3c:	tst	w8, #0x20
  405f40:	csel	w8, w12, w10, ne  // ne = any
  405f44:	ldr	x9, [sp, #16]
  405f48:	ldrh	w12, [sp, #14]
  405f4c:	mov	w11, w12
  405f50:	mov	w12, w11
  405f54:	add	w12, w12, #0x1
  405f58:	strh	w12, [sp, #14]
  405f5c:	add	x9, x9, x11
  405f60:	strb	w8, [x9]
  405f64:	ldr	w8, [sp, #28]
  405f68:	mov	w12, #0x77                  	// #119
  405f6c:	tst	w8, #0x10
  405f70:	csel	w8, w12, w10, ne  // ne = any
  405f74:	ldr	x9, [sp, #16]
  405f78:	ldrh	w10, [sp, #14]
  405f7c:	mov	w11, w10
  405f80:	mov	w10, w11
  405f84:	add	w10, w10, #0x1
  405f88:	strh	w10, [sp, #14]
  405f8c:	add	x9, x9, x11
  405f90:	strb	w8, [x9]
  405f94:	ldr	w8, [sp, #28]
  405f98:	and	w8, w8, #0x400
  405f9c:	cbz	w8, 405fbc <ferror@plt+0x470c>
  405fa0:	ldr	w8, [sp, #28]
  405fa4:	mov	w9, #0x53                  	// #83
  405fa8:	mov	w10, #0x73                  	// #115
  405fac:	tst	w8, #0x8
  405fb0:	csel	w8, w10, w9, ne  // ne = any
  405fb4:	str	w8, [sp, #4]
  405fb8:	b	405fd4 <ferror@plt+0x4724>
  405fbc:	ldr	w8, [sp, #28]
  405fc0:	mov	w9, #0x78                  	// #120
  405fc4:	mov	w10, #0x2d                  	// #45
  405fc8:	tst	w8, #0x8
  405fcc:	csel	w8, w9, w10, ne  // ne = any
  405fd0:	str	w8, [sp, #4]
  405fd4:	ldr	w8, [sp, #4]
  405fd8:	ldr	x9, [sp, #16]
  405fdc:	ldrh	w10, [sp, #14]
  405fe0:	mov	w11, w10
  405fe4:	mov	w10, w11
  405fe8:	add	w10, w10, #0x1
  405fec:	strh	w10, [sp, #14]
  405ff0:	add	x9, x9, x11
  405ff4:	strb	w8, [x9]
  405ff8:	ldr	w8, [sp, #28]
  405ffc:	mov	w10, #0x2d                  	// #45
  406000:	mov	w12, #0x72                  	// #114
  406004:	tst	w8, #0x4
  406008:	csel	w8, w12, w10, ne  // ne = any
  40600c:	ldr	x9, [sp, #16]
  406010:	ldrh	w12, [sp, #14]
  406014:	mov	w11, w12
  406018:	mov	w12, w11
  40601c:	add	w12, w12, #0x1
  406020:	strh	w12, [sp, #14]
  406024:	add	x9, x9, x11
  406028:	strb	w8, [x9]
  40602c:	ldr	w8, [sp, #28]
  406030:	mov	w12, #0x77                  	// #119
  406034:	tst	w8, #0x2
  406038:	csel	w8, w12, w10, ne  // ne = any
  40603c:	ldr	x9, [sp, #16]
  406040:	ldrh	w10, [sp, #14]
  406044:	mov	w11, w10
  406048:	mov	w10, w11
  40604c:	add	w10, w10, #0x1
  406050:	strh	w10, [sp, #14]
  406054:	add	x9, x9, x11
  406058:	strb	w8, [x9]
  40605c:	ldr	w8, [sp, #28]
  406060:	and	w8, w8, #0x200
  406064:	cbz	w8, 406084 <ferror@plt+0x47d4>
  406068:	ldr	w8, [sp, #28]
  40606c:	mov	w9, #0x54                  	// #84
  406070:	mov	w10, #0x74                  	// #116
  406074:	tst	w8, #0x1
  406078:	csel	w8, w10, w9, ne  // ne = any
  40607c:	str	w8, [sp]
  406080:	b	40609c <ferror@plt+0x47ec>
  406084:	ldr	w8, [sp, #28]
  406088:	mov	w9, #0x78                  	// #120
  40608c:	mov	w10, #0x2d                  	// #45
  406090:	tst	w8, #0x1
  406094:	csel	w8, w9, w10, ne  // ne = any
  406098:	str	w8, [sp]
  40609c:	ldr	w8, [sp]
  4060a0:	ldr	x9, [sp, #16]
  4060a4:	ldrh	w10, [sp, #14]
  4060a8:	mov	w11, w10
  4060ac:	mov	w10, w11
  4060b0:	add	w10, w10, #0x1
  4060b4:	strh	w10, [sp, #14]
  4060b8:	add	x9, x9, x11
  4060bc:	strb	w8, [x9]
  4060c0:	ldr	x9, [sp, #16]
  4060c4:	ldrh	w8, [sp, #14]
  4060c8:	mov	w11, w8
  4060cc:	add	x9, x9, x11
  4060d0:	mov	w8, #0x0                   	// #0
  4060d4:	strb	w8, [x9]
  4060d8:	ldr	x0, [sp, #16]
  4060dc:	add	sp, sp, #0x20
  4060e0:	ret
  4060e4:	sub	sp, sp, #0xb0
  4060e8:	stp	x29, x30, [sp, #160]
  4060ec:	add	x29, sp, #0xa0
  4060f0:	adrp	x8, 407000 <ferror@plt+0x5750>
  4060f4:	add	x8, x8, #0x9c9
  4060f8:	sub	x9, x29, #0x4d
  4060fc:	stur	w0, [x29, #-4]
  406100:	stur	x1, [x29, #-16]
  406104:	stur	x8, [x29, #-72]
  406108:	str	x9, [sp, #72]
  40610c:	ldur	w10, [x29, #-4]
  406110:	and	w10, w10, #0x2
  406114:	cbz	w10, 40612c <ferror@plt+0x487c>
  406118:	ldr	x8, [sp, #72]
  40611c:	add	x9, x8, #0x1
  406120:	str	x9, [sp, #72]
  406124:	mov	w10, #0x20                  	// #32
  406128:	strb	w10, [x8]
  40612c:	ldur	x0, [x29, #-16]
  406130:	bl	4063b8 <ferror@plt+0x4b08>
  406134:	stur	w0, [x29, #-56]
  406138:	ldur	x8, [x29, #-72]
  40613c:	ldur	w9, [x29, #-56]
  406140:	str	x8, [sp, #40]
  406144:	cbz	w9, 40615c <ferror@plt+0x48ac>
  406148:	ldur	w8, [x29, #-56]
  40614c:	mov	w9, #0xa                   	// #10
  406150:	sdiv	w8, w8, w9
  406154:	str	w8, [sp, #36]
  406158:	b	406164 <ferror@plt+0x48b4>
  40615c:	mov	w8, wzr
  406160:	str	w8, [sp, #36]
  406164:	ldr	w8, [sp, #36]
  406168:	mov	w0, w8
  40616c:	sxtw	x9, w0
  406170:	ldr	x10, [sp, #40]
  406174:	add	x9, x10, x9
  406178:	ldrb	w8, [x9]
  40617c:	strb	w8, [sp, #71]
  406180:	ldur	w8, [x29, #-56]
  406184:	cbz	w8, 4061a8 <ferror@plt+0x48f8>
  406188:	ldur	x8, [x29, #-16]
  40618c:	ldur	w9, [x29, #-56]
  406190:	mov	w10, w9
  406194:	mov	x11, #0x1                   	// #1
  406198:	lsl	x10, x11, x10
  40619c:	udiv	x8, x8, x10
  4061a0:	str	x8, [sp, #24]
  4061a4:	b	4061b0 <ferror@plt+0x4900>
  4061a8:	ldur	x8, [x29, #-16]
  4061ac:	str	x8, [sp, #24]
  4061b0:	ldr	x8, [sp, #24]
  4061b4:	stur	w8, [x29, #-52]
  4061b8:	ldur	w8, [x29, #-56]
  4061bc:	cbz	w8, 4061e8 <ferror@plt+0x4938>
  4061c0:	ldur	x8, [x29, #-16]
  4061c4:	ldur	w9, [x29, #-56]
  4061c8:	mov	w10, w9
  4061cc:	mov	x11, #0x1                   	// #1
  4061d0:	lsl	x10, x11, x10
  4061d4:	udiv	x11, x8, x10
  4061d8:	mul	x10, x11, x10
  4061dc:	subs	x8, x8, x10
  4061e0:	str	x8, [sp, #16]
  4061e4:	b	4061f0 <ferror@plt+0x4940>
  4061e8:	mov	x8, xzr
  4061ec:	str	x8, [sp, #16]
  4061f0:	ldr	x8, [sp, #16]
  4061f4:	stur	x8, [x29, #-64]
  4061f8:	ldrb	w9, [sp, #71]
  4061fc:	ldr	x8, [sp, #72]
  406200:	add	x10, x8, #0x1
  406204:	str	x10, [sp, #72]
  406208:	strb	w9, [x8]
  40620c:	ldur	w9, [x29, #-4]
  406210:	and	w9, w9, #0x1
  406214:	cbz	w9, 40624c <ferror@plt+0x499c>
  406218:	ldrsb	w8, [sp, #71]
  40621c:	cmp	w8, #0x42
  406220:	b.eq	40624c <ferror@plt+0x499c>  // b.none
  406224:	ldr	x8, [sp, #72]
  406228:	add	x9, x8, #0x1
  40622c:	str	x9, [sp, #72]
  406230:	mov	w10, #0x69                  	// #105
  406234:	strb	w10, [x8]
  406238:	ldr	x8, [sp, #72]
  40623c:	add	x9, x8, #0x1
  406240:	str	x9, [sp, #72]
  406244:	mov	w10, #0x42                  	// #66
  406248:	strb	w10, [x8]
  40624c:	ldr	x8, [sp, #72]
  406250:	mov	w9, #0x0                   	// #0
  406254:	strb	w9, [x8]
  406258:	ldur	x8, [x29, #-64]
  40625c:	cbz	x8, 406308 <ferror@plt+0x4a58>
  406260:	ldur	w8, [x29, #-4]
  406264:	and	w8, w8, #0x4
  406268:	cbz	w8, 4062c0 <ferror@plt+0x4a10>
  40626c:	ldur	x8, [x29, #-64]
  406270:	ldur	w9, [x29, #-56]
  406274:	subs	w9, w9, #0xa
  406278:	mov	x10, #0x1                   	// #1
  40627c:	mov	w11, w9
  406280:	lsl	x10, x10, x11
  406284:	udiv	x8, x8, x10
  406288:	add	x8, x8, #0x5
  40628c:	mov	x10, #0xa                   	// #10
  406290:	udiv	x8, x8, x10
  406294:	stur	x8, [x29, #-64]
  406298:	ldur	x8, [x29, #-64]
  40629c:	udiv	x11, x8, x10
  4062a0:	mul	x10, x11, x10
  4062a4:	subs	x8, x8, x10
  4062a8:	cbnz	x8, 4062bc <ferror@plt+0x4a0c>
  4062ac:	ldur	x8, [x29, #-64]
  4062b0:	mov	x9, #0xa                   	// #10
  4062b4:	udiv	x8, x8, x9
  4062b8:	stur	x8, [x29, #-64]
  4062bc:	b	406308 <ferror@plt+0x4a58>
  4062c0:	ldur	x8, [x29, #-64]
  4062c4:	ldur	w9, [x29, #-56]
  4062c8:	subs	w9, w9, #0xa
  4062cc:	mov	x10, #0x1                   	// #1
  4062d0:	mov	w11, w9
  4062d4:	lsl	x10, x10, x11
  4062d8:	udiv	x8, x8, x10
  4062dc:	add	x8, x8, #0x32
  4062e0:	mov	x10, #0x64                  	// #100
  4062e4:	udiv	x8, x8, x10
  4062e8:	stur	x8, [x29, #-64]
  4062ec:	ldur	x8, [x29, #-64]
  4062f0:	cmp	x8, #0xa
  4062f4:	b.ne	406308 <ferror@plt+0x4a58>  // b.any
  4062f8:	ldur	w8, [x29, #-52]
  4062fc:	add	w8, w8, #0x1
  406300:	stur	w8, [x29, #-52]
  406304:	stur	xzr, [x29, #-64]
  406308:	ldur	x8, [x29, #-64]
  40630c:	cbz	x8, 406388 <ferror@plt+0x4ad8>
  406310:	bl	4015b0 <localeconv@plt>
  406314:	str	x0, [sp, #56]
  406318:	ldr	x8, [sp, #56]
  40631c:	cbz	x8, 406330 <ferror@plt+0x4a80>
  406320:	ldr	x8, [sp, #56]
  406324:	ldr	x8, [x8]
  406328:	str	x8, [sp, #8]
  40632c:	b	406338 <ferror@plt+0x4a88>
  406330:	mov	x8, xzr
  406334:	str	x8, [sp, #8]
  406338:	ldr	x8, [sp, #8]
  40633c:	str	x8, [sp, #48]
  406340:	ldr	x8, [sp, #48]
  406344:	cbz	x8, 406354 <ferror@plt+0x4aa4>
  406348:	ldr	x8, [sp, #48]
  40634c:	ldrb	w9, [x8]
  406350:	cbnz	w9, 406360 <ferror@plt+0x4ab0>
  406354:	adrp	x8, 407000 <ferror@plt+0x5750>
  406358:	add	x8, x8, #0x9d1
  40635c:	str	x8, [sp, #48]
  406360:	ldur	w3, [x29, #-52]
  406364:	ldr	x4, [sp, #48]
  406368:	ldur	x5, [x29, #-64]
  40636c:	sub	x0, x29, #0x30
  406370:	mov	x1, #0x20                  	// #32
  406374:	adrp	x2, 407000 <ferror@plt+0x5750>
  406378:	add	x2, x2, #0x9d3
  40637c:	sub	x6, x29, #0x4d
  406380:	bl	4015a0 <snprintf@plt>
  406384:	b	4063a4 <ferror@plt+0x4af4>
  406388:	ldur	w3, [x29, #-52]
  40638c:	sub	x0, x29, #0x30
  406390:	mov	x1, #0x20                  	// #32
  406394:	adrp	x2, 407000 <ferror@plt+0x5750>
  406398:	add	x2, x2, #0x9dd
  40639c:	sub	x4, x29, #0x4d
  4063a0:	bl	4015a0 <snprintf@plt>
  4063a4:	sub	x0, x29, #0x30
  4063a8:	bl	401680 <strdup@plt>
  4063ac:	ldp	x29, x30, [sp, #160]
  4063b0:	add	sp, sp, #0xb0
  4063b4:	ret
  4063b8:	sub	sp, sp, #0x10
  4063bc:	mov	w8, #0xa                   	// #10
  4063c0:	str	x0, [sp, #8]
  4063c4:	str	w8, [sp, #4]
  4063c8:	ldr	w8, [sp, #4]
  4063cc:	cmp	w8, #0x3c
  4063d0:	b.gt	406404 <ferror@plt+0x4b54>
  4063d4:	ldr	x8, [sp, #8]
  4063d8:	ldr	w9, [sp, #4]
  4063dc:	mov	w10, w9
  4063e0:	mov	x11, #0x1                   	// #1
  4063e4:	lsl	x10, x11, x10
  4063e8:	cmp	x8, x10
  4063ec:	b.cs	4063f4 <ferror@plt+0x4b44>  // b.hs, b.nlast
  4063f0:	b	406404 <ferror@plt+0x4b54>
  4063f4:	ldr	w8, [sp, #4]
  4063f8:	add	w8, w8, #0xa
  4063fc:	str	w8, [sp, #4]
  406400:	b	4063c8 <ferror@plt+0x4b18>
  406404:	ldr	w8, [sp, #4]
  406408:	subs	w0, w8, #0xa
  40640c:	add	sp, sp, #0x10
  406410:	ret
  406414:	sub	sp, sp, #0x60
  406418:	stp	x29, x30, [sp, #80]
  40641c:	add	x29, sp, #0x50
  406420:	mov	x8, xzr
  406424:	stur	x0, [x29, #-16]
  406428:	stur	x1, [x29, #-24]
  40642c:	stur	x2, [x29, #-32]
  406430:	str	x3, [sp, #40]
  406434:	str	x8, [sp, #32]
  406438:	str	xzr, [sp, #16]
  40643c:	ldur	x8, [x29, #-16]
  406440:	cbz	x8, 406468 <ferror@plt+0x4bb8>
  406444:	ldur	x8, [x29, #-16]
  406448:	ldrb	w9, [x8]
  40644c:	cbz	w9, 406468 <ferror@plt+0x4bb8>
  406450:	ldur	x8, [x29, #-24]
  406454:	cbz	x8, 406468 <ferror@plt+0x4bb8>
  406458:	ldur	x8, [x29, #-32]
  40645c:	cbz	x8, 406468 <ferror@plt+0x4bb8>
  406460:	ldr	x8, [sp, #40]
  406464:	cbnz	x8, 406474 <ferror@plt+0x4bc4>
  406468:	mov	w8, #0xffffffff            	// #-1
  40646c:	stur	w8, [x29, #-4]
  406470:	b	4065c8 <ferror@plt+0x4d18>
  406474:	ldur	x8, [x29, #-16]
  406478:	str	x8, [sp, #24]
  40647c:	ldr	x8, [sp, #24]
  406480:	mov	w9, #0x0                   	// #0
  406484:	str	w9, [sp]
  406488:	cbz	x8, 4064a0 <ferror@plt+0x4bf0>
  40648c:	ldr	x8, [sp, #24]
  406490:	ldrsb	w9, [x8]
  406494:	cmp	w9, #0x0
  406498:	cset	w9, ne  // ne = any
  40649c:	str	w9, [sp]
  4064a0:	ldr	w8, [sp]
  4064a4:	tbnz	w8, #0, 4064ac <ferror@plt+0x4bfc>
  4064a8:	b	4065c0 <ferror@plt+0x4d10>
  4064ac:	mov	x8, xzr
  4064b0:	str	x8, [sp, #8]
  4064b4:	ldr	x8, [sp, #16]
  4064b8:	ldur	x9, [x29, #-32]
  4064bc:	cmp	x8, x9
  4064c0:	b.cc	4064d0 <ferror@plt+0x4c20>  // b.lo, b.ul, b.last
  4064c4:	mov	w8, #0xfffffffe            	// #-2
  4064c8:	stur	w8, [x29, #-4]
  4064cc:	b	4065c8 <ferror@plt+0x4d18>
  4064d0:	ldr	x8, [sp, #32]
  4064d4:	cbnz	x8, 4064e0 <ferror@plt+0x4c30>
  4064d8:	ldr	x8, [sp, #24]
  4064dc:	str	x8, [sp, #32]
  4064e0:	ldr	x8, [sp, #24]
  4064e4:	ldrsb	w9, [x8]
  4064e8:	cmp	w9, #0x2c
  4064ec:	b.ne	4064f8 <ferror@plt+0x4c48>  // b.any
  4064f0:	ldr	x8, [sp, #24]
  4064f4:	str	x8, [sp, #8]
  4064f8:	ldr	x8, [sp, #24]
  4064fc:	ldrsb	w9, [x8, #1]
  406500:	cbnz	w9, 406510 <ferror@plt+0x4c60>
  406504:	ldr	x8, [sp, #24]
  406508:	add	x8, x8, #0x1
  40650c:	str	x8, [sp, #8]
  406510:	ldr	x8, [sp, #32]
  406514:	cbz	x8, 406520 <ferror@plt+0x4c70>
  406518:	ldr	x8, [sp, #8]
  40651c:	cbnz	x8, 406524 <ferror@plt+0x4c74>
  406520:	b	4065b0 <ferror@plt+0x4d00>
  406524:	ldr	x8, [sp, #8]
  406528:	ldr	x9, [sp, #32]
  40652c:	cmp	x8, x9
  406530:	b.hi	406540 <ferror@plt+0x4c90>  // b.pmore
  406534:	mov	w8, #0xffffffff            	// #-1
  406538:	stur	w8, [x29, #-4]
  40653c:	b	4065c8 <ferror@plt+0x4d18>
  406540:	ldr	x8, [sp, #40]
  406544:	ldr	x0, [sp, #32]
  406548:	ldr	x9, [sp, #8]
  40654c:	ldr	x10, [sp, #32]
  406550:	subs	x1, x9, x10
  406554:	blr	x8
  406558:	str	w0, [sp, #4]
  40655c:	ldr	w11, [sp, #4]
  406560:	mov	w12, #0xffffffff            	// #-1
  406564:	cmp	w11, w12
  406568:	b.ne	406578 <ferror@plt+0x4cc8>  // b.any
  40656c:	mov	w8, #0xffffffff            	// #-1
  406570:	stur	w8, [x29, #-4]
  406574:	b	4065c8 <ferror@plt+0x4d18>
  406578:	ldr	w8, [sp, #4]
  40657c:	ldur	x9, [x29, #-24]
  406580:	ldr	x10, [sp, #16]
  406584:	add	x11, x10, #0x1
  406588:	str	x11, [sp, #16]
  40658c:	str	w8, [x9, x10, lsl #2]
  406590:	mov	x9, xzr
  406594:	str	x9, [sp, #32]
  406598:	ldr	x9, [sp, #8]
  40659c:	cbz	x9, 4065b0 <ferror@plt+0x4d00>
  4065a0:	ldr	x8, [sp, #8]
  4065a4:	ldrb	w9, [x8]
  4065a8:	cbnz	w9, 4065b0 <ferror@plt+0x4d00>
  4065ac:	b	4065c0 <ferror@plt+0x4d10>
  4065b0:	ldr	x8, [sp, #24]
  4065b4:	add	x8, x8, #0x1
  4065b8:	str	x8, [sp, #24]
  4065bc:	b	40647c <ferror@plt+0x4bcc>
  4065c0:	ldr	x8, [sp, #16]
  4065c4:	stur	w8, [x29, #-4]
  4065c8:	ldur	w0, [x29, #-4]
  4065cc:	ldp	x29, x30, [sp, #80]
  4065d0:	add	sp, sp, #0x60
  4065d4:	ret
  4065d8:	sub	sp, sp, #0x50
  4065dc:	stp	x29, x30, [sp, #64]
  4065e0:	add	x29, sp, #0x40
  4065e4:	stur	x0, [x29, #-16]
  4065e8:	stur	x1, [x29, #-24]
  4065ec:	str	x2, [sp, #32]
  4065f0:	str	x3, [sp, #24]
  4065f4:	str	x4, [sp, #16]
  4065f8:	ldur	x8, [x29, #-16]
  4065fc:	cbz	x8, 406628 <ferror@plt+0x4d78>
  406600:	ldur	x8, [x29, #-16]
  406604:	ldrb	w9, [x8]
  406608:	cbz	w9, 406628 <ferror@plt+0x4d78>
  40660c:	ldr	x8, [sp, #24]
  406610:	cbz	x8, 406628 <ferror@plt+0x4d78>
  406614:	ldr	x8, [sp, #24]
  406618:	ldr	x8, [x8]
  40661c:	ldr	x9, [sp, #32]
  406620:	cmp	x8, x9
  406624:	b.ls	406634 <ferror@plt+0x4d84>  // b.plast
  406628:	mov	w8, #0xffffffff            	// #-1
  40662c:	stur	w8, [x29, #-4]
  406630:	b	4066c8 <ferror@plt+0x4e18>
  406634:	ldur	x8, [x29, #-16]
  406638:	ldrsb	w9, [x8]
  40663c:	cmp	w9, #0x2b
  406640:	b.ne	406654 <ferror@plt+0x4da4>  // b.any
  406644:	ldur	x8, [x29, #-16]
  406648:	add	x8, x8, #0x1
  40664c:	str	x8, [sp, #8]
  406650:	b	406664 <ferror@plt+0x4db4>
  406654:	ldur	x8, [x29, #-16]
  406658:	str	x8, [sp, #8]
  40665c:	ldr	x8, [sp, #24]
  406660:	str	xzr, [x8]
  406664:	ldr	x0, [sp, #8]
  406668:	ldur	x8, [x29, #-24]
  40666c:	ldr	x9, [sp, #24]
  406670:	ldr	x9, [x9]
  406674:	mov	x10, #0x4                   	// #4
  406678:	mul	x9, x10, x9
  40667c:	add	x1, x8, x9
  406680:	ldr	x8, [sp, #32]
  406684:	ldr	x9, [sp, #24]
  406688:	ldr	x9, [x9]
  40668c:	subs	x2, x8, x9
  406690:	ldr	x3, [sp, #16]
  406694:	bl	406414 <ferror@plt+0x4b64>
  406698:	str	w0, [sp, #4]
  40669c:	ldr	w11, [sp, #4]
  4066a0:	cmp	w11, #0x0
  4066a4:	cset	w11, le
  4066a8:	tbnz	w11, #0, 4066c0 <ferror@plt+0x4e10>
  4066ac:	ldrsw	x8, [sp, #4]
  4066b0:	ldr	x9, [sp, #24]
  4066b4:	ldr	x10, [x9]
  4066b8:	add	x8, x10, x8
  4066bc:	str	x8, [x9]
  4066c0:	ldr	w8, [sp, #4]
  4066c4:	stur	w8, [x29, #-4]
  4066c8:	ldur	w0, [x29, #-4]
  4066cc:	ldp	x29, x30, [sp, #64]
  4066d0:	add	sp, sp, #0x50
  4066d4:	ret
  4066d8:	sub	sp, sp, #0x50
  4066dc:	stp	x29, x30, [sp, #64]
  4066e0:	add	x29, sp, #0x40
  4066e4:	mov	x8, xzr
  4066e8:	stur	x0, [x29, #-16]
  4066ec:	stur	x1, [x29, #-24]
  4066f0:	str	x2, [sp, #32]
  4066f4:	str	x8, [sp, #24]
  4066f8:	ldur	x8, [x29, #-16]
  4066fc:	cbz	x8, 406710 <ferror@plt+0x4e60>
  406700:	ldr	x8, [sp, #32]
  406704:	cbz	x8, 406710 <ferror@plt+0x4e60>
  406708:	ldur	x8, [x29, #-24]
  40670c:	cbnz	x8, 40671c <ferror@plt+0x4e6c>
  406710:	mov	w8, #0xffffffea            	// #-22
  406714:	stur	w8, [x29, #-4]
  406718:	b	406878 <ferror@plt+0x4fc8>
  40671c:	ldur	x8, [x29, #-16]
  406720:	str	x8, [sp, #16]
  406724:	ldr	x8, [sp, #16]
  406728:	mov	w9, #0x0                   	// #0
  40672c:	str	w9, [sp]
  406730:	cbz	x8, 406748 <ferror@plt+0x4e98>
  406734:	ldr	x8, [sp, #16]
  406738:	ldrsb	w9, [x8]
  40673c:	cmp	w9, #0x0
  406740:	cset	w9, ne  // ne = any
  406744:	str	w9, [sp]
  406748:	ldr	w8, [sp]
  40674c:	tbnz	w8, #0, 406754 <ferror@plt+0x4ea4>
  406750:	b	406874 <ferror@plt+0x4fc4>
  406754:	mov	x8, xzr
  406758:	str	x8, [sp, #8]
  40675c:	ldr	x8, [sp, #24]
  406760:	cbnz	x8, 40676c <ferror@plt+0x4ebc>
  406764:	ldr	x8, [sp, #16]
  406768:	str	x8, [sp, #24]
  40676c:	ldr	x8, [sp, #16]
  406770:	ldrsb	w9, [x8]
  406774:	cmp	w9, #0x2c
  406778:	b.ne	406784 <ferror@plt+0x4ed4>  // b.any
  40677c:	ldr	x8, [sp, #16]
  406780:	str	x8, [sp, #8]
  406784:	ldr	x8, [sp, #16]
  406788:	ldrsb	w9, [x8, #1]
  40678c:	cbnz	w9, 40679c <ferror@plt+0x4eec>
  406790:	ldr	x8, [sp, #16]
  406794:	add	x8, x8, #0x1
  406798:	str	x8, [sp, #8]
  40679c:	ldr	x8, [sp, #24]
  4067a0:	cbz	x8, 4067ac <ferror@plt+0x4efc>
  4067a4:	ldr	x8, [sp, #8]
  4067a8:	cbnz	x8, 4067b0 <ferror@plt+0x4f00>
  4067ac:	b	406864 <ferror@plt+0x4fb4>
  4067b0:	ldr	x8, [sp, #8]
  4067b4:	ldr	x9, [sp, #24]
  4067b8:	cmp	x8, x9
  4067bc:	b.hi	4067cc <ferror@plt+0x4f1c>  // b.pmore
  4067c0:	mov	w8, #0xffffffff            	// #-1
  4067c4:	stur	w8, [x29, #-4]
  4067c8:	b	406878 <ferror@plt+0x4fc8>
  4067cc:	ldr	x8, [sp, #32]
  4067d0:	ldr	x0, [sp, #24]
  4067d4:	ldr	x9, [sp, #8]
  4067d8:	ldr	x10, [sp, #24]
  4067dc:	subs	x1, x9, x10
  4067e0:	blr	x8
  4067e4:	str	w0, [sp, #4]
  4067e8:	ldr	w11, [sp, #4]
  4067ec:	cmp	w11, #0x0
  4067f0:	cset	w11, ge  // ge = tcont
  4067f4:	tbnz	w11, #0, 406804 <ferror@plt+0x4f54>
  4067f8:	ldr	w8, [sp, #4]
  4067fc:	stur	w8, [x29, #-4]
  406800:	b	406878 <ferror@plt+0x4fc8>
  406804:	ldr	w8, [sp, #4]
  406808:	mov	w9, #0x8                   	// #8
  40680c:	sdiv	w10, w8, w9
  406810:	mul	w10, w10, w9
  406814:	subs	w8, w8, w10
  406818:	mov	w10, #0x1                   	// #1
  40681c:	lsl	w8, w10, w8
  406820:	ldur	x11, [x29, #-24]
  406824:	ldr	w10, [sp, #4]
  406828:	sdiv	w9, w10, w9
  40682c:	mov	w0, w9
  406830:	sxtw	x12, w0
  406834:	add	x11, x11, x12
  406838:	ldrsb	w9, [x11]
  40683c:	orr	w8, w9, w8
  406840:	strb	w8, [x11]
  406844:	mov	x11, xzr
  406848:	str	x11, [sp, #24]
  40684c:	ldr	x11, [sp, #8]
  406850:	cbz	x11, 406864 <ferror@plt+0x4fb4>
  406854:	ldr	x8, [sp, #8]
  406858:	ldrb	w9, [x8]
  40685c:	cbnz	w9, 406864 <ferror@plt+0x4fb4>
  406860:	b	406874 <ferror@plt+0x4fc4>
  406864:	ldr	x8, [sp, #16]
  406868:	add	x8, x8, #0x1
  40686c:	str	x8, [sp, #16]
  406870:	b	406724 <ferror@plt+0x4e74>
  406874:	stur	wzr, [x29, #-4]
  406878:	ldur	w0, [x29, #-4]
  40687c:	ldp	x29, x30, [sp, #64]
  406880:	add	sp, sp, #0x50
  406884:	ret
  406888:	sub	sp, sp, #0x60
  40688c:	stp	x29, x30, [sp, #80]
  406890:	add	x29, sp, #0x50
  406894:	mov	x8, xzr
  406898:	stur	x0, [x29, #-16]
  40689c:	stur	x1, [x29, #-24]
  4068a0:	stur	x2, [x29, #-32]
  4068a4:	str	x8, [sp, #40]
  4068a8:	ldur	x8, [x29, #-16]
  4068ac:	cbz	x8, 4068c0 <ferror@plt+0x5010>
  4068b0:	ldur	x8, [x29, #-32]
  4068b4:	cbz	x8, 4068c0 <ferror@plt+0x5010>
  4068b8:	ldur	x8, [x29, #-24]
  4068bc:	cbnz	x8, 4068cc <ferror@plt+0x501c>
  4068c0:	mov	w8, #0xffffffea            	// #-22
  4068c4:	stur	w8, [x29, #-4]
  4068c8:	b	4069fc <ferror@plt+0x514c>
  4068cc:	ldur	x8, [x29, #-16]
  4068d0:	str	x8, [sp, #32]
  4068d4:	ldr	x8, [sp, #32]
  4068d8:	mov	w9, #0x0                   	// #0
  4068dc:	str	w9, [sp, #12]
  4068e0:	cbz	x8, 4068f8 <ferror@plt+0x5048>
  4068e4:	ldr	x8, [sp, #32]
  4068e8:	ldrsb	w9, [x8]
  4068ec:	cmp	w9, #0x0
  4068f0:	cset	w9, ne  // ne = any
  4068f4:	str	w9, [sp, #12]
  4068f8:	ldr	w8, [sp, #12]
  4068fc:	tbnz	w8, #0, 406904 <ferror@plt+0x5054>
  406900:	b	4069f8 <ferror@plt+0x5148>
  406904:	mov	x8, xzr
  406908:	str	x8, [sp, #24]
  40690c:	ldr	x8, [sp, #40]
  406910:	cbnz	x8, 40691c <ferror@plt+0x506c>
  406914:	ldr	x8, [sp, #32]
  406918:	str	x8, [sp, #40]
  40691c:	ldr	x8, [sp, #32]
  406920:	ldrsb	w9, [x8]
  406924:	cmp	w9, #0x2c
  406928:	b.ne	406934 <ferror@plt+0x5084>  // b.any
  40692c:	ldr	x8, [sp, #32]
  406930:	str	x8, [sp, #24]
  406934:	ldr	x8, [sp, #32]
  406938:	ldrsb	w9, [x8, #1]
  40693c:	cbnz	w9, 40694c <ferror@plt+0x509c>
  406940:	ldr	x8, [sp, #32]
  406944:	add	x8, x8, #0x1
  406948:	str	x8, [sp, #24]
  40694c:	ldr	x8, [sp, #40]
  406950:	cbz	x8, 40695c <ferror@plt+0x50ac>
  406954:	ldr	x8, [sp, #24]
  406958:	cbnz	x8, 406960 <ferror@plt+0x50b0>
  40695c:	b	4069e8 <ferror@plt+0x5138>
  406960:	ldr	x8, [sp, #24]
  406964:	ldr	x9, [sp, #40]
  406968:	cmp	x8, x9
  40696c:	b.hi	40697c <ferror@plt+0x50cc>  // b.pmore
  406970:	mov	w8, #0xffffffff            	// #-1
  406974:	stur	w8, [x29, #-4]
  406978:	b	4069fc <ferror@plt+0x514c>
  40697c:	ldur	x8, [x29, #-32]
  406980:	ldr	x0, [sp, #40]
  406984:	ldr	x9, [sp, #24]
  406988:	ldr	x10, [sp, #40]
  40698c:	subs	x1, x9, x10
  406990:	blr	x8
  406994:	str	x0, [sp, #16]
  406998:	ldr	x8, [sp, #16]
  40699c:	cmp	x8, #0x0
  4069a0:	cset	w11, ge  // ge = tcont
  4069a4:	tbnz	w11, #0, 4069b4 <ferror@plt+0x5104>
  4069a8:	ldr	x8, [sp, #16]
  4069ac:	stur	w8, [x29, #-4]
  4069b0:	b	4069fc <ferror@plt+0x514c>
  4069b4:	ldr	x8, [sp, #16]
  4069b8:	ldur	x9, [x29, #-24]
  4069bc:	ldr	x10, [x9]
  4069c0:	orr	x8, x10, x8
  4069c4:	str	x8, [x9]
  4069c8:	mov	x8, xzr
  4069cc:	str	x8, [sp, #40]
  4069d0:	ldr	x8, [sp, #24]
  4069d4:	cbz	x8, 4069e8 <ferror@plt+0x5138>
  4069d8:	ldr	x8, [sp, #24]
  4069dc:	ldrb	w9, [x8]
  4069e0:	cbnz	w9, 4069e8 <ferror@plt+0x5138>
  4069e4:	b	4069f8 <ferror@plt+0x5148>
  4069e8:	ldr	x8, [sp, #32]
  4069ec:	add	x8, x8, #0x1
  4069f0:	str	x8, [sp, #32]
  4069f4:	b	4068d4 <ferror@plt+0x5024>
  4069f8:	stur	wzr, [x29, #-4]
  4069fc:	ldur	w0, [x29, #-4]
  406a00:	ldp	x29, x30, [sp, #80]
  406a04:	add	sp, sp, #0x60
  406a08:	ret
  406a0c:	sub	sp, sp, #0x50
  406a10:	stp	x29, x30, [sp, #64]
  406a14:	add	x29, sp, #0x40
  406a18:	mov	x8, xzr
  406a1c:	stur	x0, [x29, #-16]
  406a20:	stur	x1, [x29, #-24]
  406a24:	str	x2, [sp, #32]
  406a28:	str	w3, [sp, #28]
  406a2c:	str	x8, [sp, #16]
  406a30:	ldur	x8, [x29, #-16]
  406a34:	cbnz	x8, 406a40 <ferror@plt+0x5190>
  406a38:	stur	wzr, [x29, #-4]
  406a3c:	b	406be8 <ferror@plt+0x5338>
  406a40:	ldr	w8, [sp, #28]
  406a44:	ldur	x9, [x29, #-24]
  406a48:	str	w8, [x9]
  406a4c:	ldr	x9, [sp, #32]
  406a50:	str	w8, [x9]
  406a54:	bl	401840 <__errno_location@plt>
  406a58:	str	wzr, [x0]
  406a5c:	ldur	x9, [x29, #-16]
  406a60:	ldrsb	w8, [x9]
  406a64:	cmp	w8, #0x3a
  406a68:	b.ne	406ad0 <ferror@plt+0x5220>  // b.any
  406a6c:	ldur	x8, [x29, #-16]
  406a70:	add	x8, x8, #0x1
  406a74:	stur	x8, [x29, #-16]
  406a78:	ldur	x0, [x29, #-16]
  406a7c:	add	x1, sp, #0x10
  406a80:	mov	w2, #0xa                   	// #10
  406a84:	bl	401720 <strtol@plt>
  406a88:	ldr	x8, [sp, #32]
  406a8c:	str	w0, [x8]
  406a90:	bl	401840 <__errno_location@plt>
  406a94:	ldr	w9, [x0]
  406a98:	cbnz	w9, 406ac0 <ferror@plt+0x5210>
  406a9c:	ldr	x8, [sp, #16]
  406aa0:	cbz	x8, 406ac0 <ferror@plt+0x5210>
  406aa4:	ldr	x8, [sp, #16]
  406aa8:	ldrsb	w9, [x8]
  406aac:	cbnz	w9, 406ac0 <ferror@plt+0x5210>
  406ab0:	ldr	x8, [sp, #16]
  406ab4:	ldur	x9, [x29, #-16]
  406ab8:	cmp	x8, x9
  406abc:	b.ne	406acc <ferror@plt+0x521c>  // b.any
  406ac0:	mov	w8, #0xffffffff            	// #-1
  406ac4:	stur	w8, [x29, #-4]
  406ac8:	b	406be8 <ferror@plt+0x5338>
  406acc:	b	406be4 <ferror@plt+0x5334>
  406ad0:	ldur	x0, [x29, #-16]
  406ad4:	add	x1, sp, #0x10
  406ad8:	mov	w2, #0xa                   	// #10
  406adc:	bl	401720 <strtol@plt>
  406ae0:	ldur	x8, [x29, #-24]
  406ae4:	str	w0, [x8]
  406ae8:	ldr	x8, [sp, #32]
  406aec:	str	w0, [x8]
  406af0:	bl	401840 <__errno_location@plt>
  406af4:	ldr	w9, [x0]
  406af8:	cbnz	w9, 406b14 <ferror@plt+0x5264>
  406afc:	ldr	x8, [sp, #16]
  406b00:	cbz	x8, 406b14 <ferror@plt+0x5264>
  406b04:	ldr	x8, [sp, #16]
  406b08:	ldur	x9, [x29, #-16]
  406b0c:	cmp	x8, x9
  406b10:	b.ne	406b20 <ferror@plt+0x5270>  // b.any
  406b14:	mov	w8, #0xffffffff            	// #-1
  406b18:	stur	w8, [x29, #-4]
  406b1c:	b	406be8 <ferror@plt+0x5338>
  406b20:	ldr	x8, [sp, #16]
  406b24:	ldrsb	w9, [x8]
  406b28:	cmp	w9, #0x3a
  406b2c:	b.ne	406b4c <ferror@plt+0x529c>  // b.any
  406b30:	ldr	x8, [sp, #16]
  406b34:	ldrb	w9, [x8, #1]
  406b38:	cbnz	w9, 406b4c <ferror@plt+0x529c>
  406b3c:	ldr	w8, [sp, #28]
  406b40:	ldr	x9, [sp, #32]
  406b44:	str	w8, [x9]
  406b48:	b	406be4 <ferror@plt+0x5334>
  406b4c:	ldr	x8, [sp, #16]
  406b50:	ldrsb	w9, [x8]
  406b54:	cmp	w9, #0x2d
  406b58:	b.eq	406b6c <ferror@plt+0x52bc>  // b.none
  406b5c:	ldr	x8, [sp, #16]
  406b60:	ldrsb	w9, [x8]
  406b64:	cmp	w9, #0x3a
  406b68:	b.ne	406be4 <ferror@plt+0x5334>  // b.any
  406b6c:	add	x1, sp, #0x10
  406b70:	ldr	x8, [sp, #16]
  406b74:	add	x8, x8, #0x1
  406b78:	stur	x8, [x29, #-16]
  406b7c:	mov	x8, xzr
  406b80:	str	x8, [sp, #16]
  406b84:	str	x1, [sp, #8]
  406b88:	bl	401840 <__errno_location@plt>
  406b8c:	str	wzr, [x0]
  406b90:	ldur	x0, [x29, #-16]
  406b94:	ldr	x1, [sp, #8]
  406b98:	mov	w2, #0xa                   	// #10
  406b9c:	bl	401720 <strtol@plt>
  406ba0:	ldr	x8, [sp, #32]
  406ba4:	str	w0, [x8]
  406ba8:	bl	401840 <__errno_location@plt>
  406bac:	ldr	w9, [x0]
  406bb0:	cbnz	w9, 406bd8 <ferror@plt+0x5328>
  406bb4:	ldr	x8, [sp, #16]
  406bb8:	cbz	x8, 406bd8 <ferror@plt+0x5328>
  406bbc:	ldr	x8, [sp, #16]
  406bc0:	ldrsb	w9, [x8]
  406bc4:	cbnz	w9, 406bd8 <ferror@plt+0x5328>
  406bc8:	ldr	x8, [sp, #16]
  406bcc:	ldur	x9, [x29, #-16]
  406bd0:	cmp	x8, x9
  406bd4:	b.ne	406be4 <ferror@plt+0x5334>  // b.any
  406bd8:	mov	w8, #0xffffffff            	// #-1
  406bdc:	stur	w8, [x29, #-4]
  406be0:	b	406be8 <ferror@plt+0x5338>
  406be4:	stur	wzr, [x29, #-4]
  406be8:	ldur	w0, [x29, #-4]
  406bec:	ldp	x29, x30, [sp, #64]
  406bf0:	add	sp, sp, #0x50
  406bf4:	ret
  406bf8:	sub	sp, sp, #0x50
  406bfc:	stp	x29, x30, [sp, #64]
  406c00:	add	x29, sp, #0x40
  406c04:	stur	x0, [x29, #-16]
  406c08:	stur	x1, [x29, #-24]
  406c0c:	ldur	x8, [x29, #-16]
  406c10:	mov	w9, #0x0                   	// #0
  406c14:	str	w9, [sp, #4]
  406c18:	cbz	x8, 406c2c <ferror@plt+0x537c>
  406c1c:	ldur	x8, [x29, #-24]
  406c20:	cmp	x8, #0x0
  406c24:	cset	w9, ne  // ne = any
  406c28:	str	w9, [sp, #4]
  406c2c:	ldr	w8, [sp, #4]
  406c30:	tbnz	w8, #0, 406c38 <ferror@plt+0x5388>
  406c34:	b	406d24 <ferror@plt+0x5474>
  406c38:	ldur	x0, [x29, #-16]
  406c3c:	add	x1, sp, #0x20
  406c40:	bl	406d38 <ferror@plt+0x5488>
  406c44:	str	x0, [sp, #16]
  406c48:	ldur	x0, [x29, #-24]
  406c4c:	add	x1, sp, #0x18
  406c50:	bl	406d38 <ferror@plt+0x5488>
  406c54:	str	x0, [sp, #8]
  406c58:	ldr	x8, [sp, #32]
  406c5c:	ldr	x9, [sp, #24]
  406c60:	add	x8, x8, x9
  406c64:	cbnz	x8, 406c74 <ferror@plt+0x53c4>
  406c68:	mov	w8, #0x1                   	// #1
  406c6c:	stur	w8, [x29, #-4]
  406c70:	b	406d28 <ferror@plt+0x5478>
  406c74:	ldr	x8, [sp, #32]
  406c78:	ldr	x9, [sp, #24]
  406c7c:	add	x8, x8, x9
  406c80:	cmp	x8, #0x1
  406c84:	b.ne	406cc4 <ferror@plt+0x5414>  // b.any
  406c88:	ldr	x8, [sp, #16]
  406c8c:	cbz	x8, 406ca0 <ferror@plt+0x53f0>
  406c90:	ldr	x8, [sp, #16]
  406c94:	ldrsb	w9, [x8]
  406c98:	cmp	w9, #0x2f
  406c9c:	b.eq	406cb8 <ferror@plt+0x5408>  // b.none
  406ca0:	ldr	x8, [sp, #8]
  406ca4:	cbz	x8, 406cc4 <ferror@plt+0x5414>
  406ca8:	ldr	x8, [sp, #8]
  406cac:	ldrsb	w9, [x8]
  406cb0:	cmp	w9, #0x2f
  406cb4:	b.ne	406cc4 <ferror@plt+0x5414>  // b.any
  406cb8:	mov	w8, #0x1                   	// #1
  406cbc:	stur	w8, [x29, #-4]
  406cc0:	b	406d28 <ferror@plt+0x5478>
  406cc4:	ldr	x8, [sp, #16]
  406cc8:	cbz	x8, 406cd4 <ferror@plt+0x5424>
  406ccc:	ldr	x8, [sp, #8]
  406cd0:	cbnz	x8, 406cd8 <ferror@plt+0x5428>
  406cd4:	b	406d24 <ferror@plt+0x5474>
  406cd8:	ldr	x8, [sp, #32]
  406cdc:	ldr	x9, [sp, #24]
  406ce0:	cmp	x8, x9
  406ce4:	b.ne	406cfc <ferror@plt+0x544c>  // b.any
  406ce8:	ldr	x0, [sp, #16]
  406cec:	ldr	x1, [sp, #8]
  406cf0:	ldr	x2, [sp, #32]
  406cf4:	bl	401610 <strncmp@plt>
  406cf8:	cbz	w0, 406d00 <ferror@plt+0x5450>
  406cfc:	b	406d24 <ferror@plt+0x5474>
  406d00:	ldr	x8, [sp, #16]
  406d04:	ldr	x9, [sp, #32]
  406d08:	add	x8, x8, x9
  406d0c:	stur	x8, [x29, #-16]
  406d10:	ldr	x8, [sp, #8]
  406d14:	ldr	x9, [sp, #24]
  406d18:	add	x8, x8, x9
  406d1c:	stur	x8, [x29, #-24]
  406d20:	b	406c0c <ferror@plt+0x535c>
  406d24:	stur	wzr, [x29, #-4]
  406d28:	ldur	w0, [x29, #-4]
  406d2c:	ldp	x29, x30, [sp, #64]
  406d30:	add	sp, sp, #0x50
  406d34:	ret
  406d38:	sub	sp, sp, #0x30
  406d3c:	str	x0, [sp, #32]
  406d40:	str	x1, [sp, #24]
  406d44:	ldr	x8, [sp, #32]
  406d48:	str	x8, [sp, #16]
  406d4c:	ldr	x8, [sp, #24]
  406d50:	str	xzr, [x8]
  406d54:	ldr	x8, [sp, #16]
  406d58:	mov	w9, #0x0                   	// #0
  406d5c:	str	w9, [sp, #4]
  406d60:	cbz	x8, 406d90 <ferror@plt+0x54e0>
  406d64:	ldr	x8, [sp, #16]
  406d68:	ldrsb	w9, [x8]
  406d6c:	mov	w10, #0x0                   	// #0
  406d70:	cmp	w9, #0x2f
  406d74:	str	w10, [sp, #4]
  406d78:	b.ne	406d90 <ferror@plt+0x54e0>  // b.any
  406d7c:	ldr	x8, [sp, #16]
  406d80:	ldrsb	w9, [x8, #1]
  406d84:	cmp	w9, #0x2f
  406d88:	cset	w9, eq  // eq = none
  406d8c:	str	w9, [sp, #4]
  406d90:	ldr	w8, [sp, #4]
  406d94:	tbnz	w8, #0, 406d9c <ferror@plt+0x54ec>
  406d98:	b	406dac <ferror@plt+0x54fc>
  406d9c:	ldr	x8, [sp, #16]
  406da0:	add	x8, x8, #0x1
  406da4:	str	x8, [sp, #16]
  406da8:	b	406d54 <ferror@plt+0x54a4>
  406dac:	ldr	x8, [sp, #16]
  406db0:	cbz	x8, 406dc0 <ferror@plt+0x5510>
  406db4:	ldr	x8, [sp, #16]
  406db8:	ldrb	w9, [x8]
  406dbc:	cbnz	w9, 406dcc <ferror@plt+0x551c>
  406dc0:	mov	x8, xzr
  406dc4:	str	x8, [sp, #40]
  406dc8:	b	406e40 <ferror@plt+0x5590>
  406dcc:	ldr	x8, [sp, #24]
  406dd0:	mov	x9, #0x1                   	// #1
  406dd4:	str	x9, [x8]
  406dd8:	ldr	x8, [sp, #16]
  406ddc:	add	x8, x8, #0x1
  406de0:	str	x8, [sp, #8]
  406de4:	ldr	x8, [sp, #8]
  406de8:	ldrsb	w9, [x8]
  406dec:	mov	w10, #0x0                   	// #0
  406df0:	str	w10, [sp]
  406df4:	cbz	w9, 406e0c <ferror@plt+0x555c>
  406df8:	ldr	x8, [sp, #8]
  406dfc:	ldrsb	w9, [x8]
  406e00:	cmp	w9, #0x2f
  406e04:	cset	w9, ne  // ne = any
  406e08:	str	w9, [sp]
  406e0c:	ldr	w8, [sp]
  406e10:	tbnz	w8, #0, 406e18 <ferror@plt+0x5568>
  406e14:	b	406e38 <ferror@plt+0x5588>
  406e18:	ldr	x8, [sp, #24]
  406e1c:	ldr	x9, [x8]
  406e20:	add	x9, x9, #0x1
  406e24:	str	x9, [x8]
  406e28:	ldr	x8, [sp, #8]
  406e2c:	add	x8, x8, #0x1
  406e30:	str	x8, [sp, #8]
  406e34:	b	406de4 <ferror@plt+0x5534>
  406e38:	ldr	x8, [sp, #16]
  406e3c:	str	x8, [sp, #40]
  406e40:	ldr	x0, [sp, #40]
  406e44:	add	sp, sp, #0x30
  406e48:	ret
  406e4c:	sub	sp, sp, #0x40
  406e50:	stp	x29, x30, [sp, #48]
  406e54:	add	x29, sp, #0x30
  406e58:	stur	x0, [x29, #-16]
  406e5c:	str	x1, [sp, #24]
  406e60:	str	x2, [sp, #16]
  406e64:	ldur	x8, [x29, #-16]
  406e68:	cbnz	x8, 406e88 <ferror@plt+0x55d8>
  406e6c:	ldr	x8, [sp, #24]
  406e70:	cbnz	x8, 406e88 <ferror@plt+0x55d8>
  406e74:	adrp	x0, 407000 <ferror@plt+0x5750>
  406e78:	add	x0, x0, #0x80e
  406e7c:	bl	401680 <strdup@plt>
  406e80:	stur	x0, [x29, #-8]
  406e84:	b	406fbc <ferror@plt+0x570c>
  406e88:	ldur	x8, [x29, #-16]
  406e8c:	cbnz	x8, 406ea4 <ferror@plt+0x55f4>
  406e90:	ldr	x0, [sp, #24]
  406e94:	ldr	x1, [sp, #16]
  406e98:	bl	401760 <strndup@plt>
  406e9c:	stur	x0, [x29, #-8]
  406ea0:	b	406fbc <ferror@plt+0x570c>
  406ea4:	ldr	x8, [sp, #24]
  406ea8:	cbnz	x8, 406ebc <ferror@plt+0x560c>
  406eac:	ldur	x0, [x29, #-16]
  406eb0:	bl	401680 <strdup@plt>
  406eb4:	stur	x0, [x29, #-8]
  406eb8:	b	406fbc <ferror@plt+0x570c>
  406ebc:	ldur	x8, [x29, #-16]
  406ec0:	cbz	x8, 406ec8 <ferror@plt+0x5618>
  406ec4:	b	406ee8 <ferror@plt+0x5638>
  406ec8:	adrp	x0, 407000 <ferror@plt+0x5750>
  406ecc:	add	x0, x0, #0x93f
  406ed0:	adrp	x1, 407000 <ferror@plt+0x5750>
  406ed4:	add	x1, x1, #0x9e2
  406ed8:	mov	w2, #0x383                 	// #899
  406edc:	adrp	x3, 407000 <ferror@plt+0x5750>
  406ee0:	add	x3, x3, #0x9f1
  406ee4:	bl	401830 <__assert_fail@plt>
  406ee8:	ldr	x8, [sp, #24]
  406eec:	cbz	x8, 406ef4 <ferror@plt+0x5644>
  406ef0:	b	406f14 <ferror@plt+0x5664>
  406ef4:	adrp	x0, 407000 <ferror@plt+0x5750>
  406ef8:	add	x0, x0, #0xa26
  406efc:	adrp	x1, 407000 <ferror@plt+0x5750>
  406f00:	add	x1, x1, #0x9e2
  406f04:	mov	w2, #0x384                 	// #900
  406f08:	adrp	x3, 407000 <ferror@plt+0x5750>
  406f0c:	add	x3, x3, #0x9f1
  406f10:	bl	401830 <__assert_fail@plt>
  406f14:	ldur	x0, [x29, #-16]
  406f18:	bl	401520 <strlen@plt>
  406f1c:	str	x0, [sp, #8]
  406f20:	ldr	x8, [sp, #16]
  406f24:	ldr	x9, [sp, #8]
  406f28:	mov	x10, #0xffffffffffffffff    	// #-1
  406f2c:	subs	x9, x10, x9
  406f30:	cmp	x8, x9
  406f34:	b.ls	406f44 <ferror@plt+0x5694>  // b.plast
  406f38:	mov	x8, xzr
  406f3c:	stur	x8, [x29, #-8]
  406f40:	b	406fbc <ferror@plt+0x570c>
  406f44:	ldr	x8, [sp, #8]
  406f48:	ldr	x9, [sp, #16]
  406f4c:	add	x8, x8, x9
  406f50:	add	x0, x8, #0x1
  406f54:	bl	4015e0 <malloc@plt>
  406f58:	str	x0, [sp]
  406f5c:	ldr	x8, [sp]
  406f60:	cbnz	x8, 406f70 <ferror@plt+0x56c0>
  406f64:	mov	x8, xzr
  406f68:	stur	x8, [x29, #-8]
  406f6c:	b	406fbc <ferror@plt+0x570c>
  406f70:	ldr	x0, [sp]
  406f74:	ldur	x1, [x29, #-16]
  406f78:	ldr	x2, [sp, #8]
  406f7c:	bl	4014e0 <memcpy@plt>
  406f80:	ldr	x8, [sp]
  406f84:	ldr	x9, [sp, #8]
  406f88:	add	x0, x8, x9
  406f8c:	ldr	x1, [sp, #24]
  406f90:	ldr	x2, [sp, #16]
  406f94:	bl	4014e0 <memcpy@plt>
  406f98:	ldr	x8, [sp]
  406f9c:	ldr	x9, [sp, #8]
  406fa0:	ldr	x10, [sp, #16]
  406fa4:	add	x9, x9, x10
  406fa8:	add	x8, x8, x9
  406fac:	mov	w11, #0x0                   	// #0
  406fb0:	strb	w11, [x8]
  406fb4:	ldr	x8, [sp]
  406fb8:	stur	x8, [x29, #-8]
  406fbc:	ldur	x0, [x29, #-8]
  406fc0:	ldp	x29, x30, [sp, #48]
  406fc4:	add	sp, sp, #0x40
  406fc8:	ret
  406fcc:	sub	sp, sp, #0x40
  406fd0:	stp	x29, x30, [sp, #48]
  406fd4:	add	x29, sp, #0x30
  406fd8:	stur	x0, [x29, #-8]
  406fdc:	stur	x1, [x29, #-16]
  406fe0:	ldur	x0, [x29, #-8]
  406fe4:	ldur	x1, [x29, #-16]
  406fe8:	ldur	x8, [x29, #-16]
  406fec:	str	x0, [sp, #24]
  406ff0:	str	x1, [sp, #16]
  406ff4:	cbz	x8, 407008 <ferror@plt+0x5758>
  406ff8:	ldur	x0, [x29, #-16]
  406ffc:	bl	401520 <strlen@plt>
  407000:	str	x0, [sp, #8]
  407004:	b	407010 <ferror@plt+0x5760>
  407008:	mov	x8, xzr
  40700c:	str	x8, [sp, #8]
  407010:	ldr	x8, [sp, #8]
  407014:	ldr	x0, [sp, #24]
  407018:	ldr	x1, [sp, #16]
  40701c:	mov	x2, x8
  407020:	bl	406e4c <ferror@plt+0x559c>
  407024:	ldp	x29, x30, [sp, #48]
  407028:	add	sp, sp, #0x40
  40702c:	ret
  407030:	sub	sp, sp, #0x140
  407034:	stp	x29, x30, [sp, #288]
  407038:	str	x28, [sp, #304]
  40703c:	add	x29, sp, #0x120
  407040:	sub	x8, x29, #0x38
  407044:	str	q7, [sp, #112]
  407048:	str	q6, [sp, #96]
  40704c:	str	q5, [sp, #80]
  407050:	str	q4, [sp, #64]
  407054:	str	q3, [sp, #48]
  407058:	str	q2, [sp, #32]
  40705c:	str	q1, [sp, #16]
  407060:	str	q0, [sp]
  407064:	str	x7, [sp, #168]
  407068:	str	x6, [sp, #160]
  40706c:	str	x5, [sp, #152]
  407070:	str	x4, [sp, #144]
  407074:	str	x3, [sp, #136]
  407078:	str	x2, [sp, #128]
  40707c:	stur	x0, [x29, #-16]
  407080:	stur	x1, [x29, #-24]
  407084:	mov	w9, #0xffffff80            	// #-128
  407088:	stur	w9, [x29, #-28]
  40708c:	mov	w9, #0xffffffd0            	// #-48
  407090:	stur	w9, [x29, #-32]
  407094:	mov	x10, sp
  407098:	add	x10, x10, #0x80
  40709c:	stur	x10, [x29, #-40]
  4070a0:	add	x10, sp, #0x80
  4070a4:	add	x10, x10, #0x30
  4070a8:	stur	x10, [x29, #-48]
  4070ac:	add	x10, x29, #0x20
  4070b0:	stur	x10, [x29, #-56]
  4070b4:	ldur	x1, [x29, #-24]
  4070b8:	ldr	q0, [x8]
  4070bc:	ldr	q1, [x8, #16]
  4070c0:	stur	q1, [x29, #-96]
  4070c4:	stur	q0, [x29, #-112]
  4070c8:	sub	x0, x29, #0x40
  4070cc:	sub	x2, x29, #0x70
  4070d0:	bl	401750 <vasprintf@plt>
  4070d4:	stur	w0, [x29, #-76]
  4070d8:	ldur	w9, [x29, #-76]
  4070dc:	tbz	w9, #31, 4070f0 <ferror@plt+0x5840>
  4070e0:	b	4070e4 <ferror@plt+0x5834>
  4070e4:	mov	x8, xzr
  4070e8:	stur	x8, [x29, #-8]
  4070ec:	b	407118 <ferror@plt+0x5868>
  4070f0:	ldur	x0, [x29, #-16]
  4070f4:	ldur	x1, [x29, #-64]
  4070f8:	ldursw	x2, [x29, #-76]
  4070fc:	bl	406e4c <ferror@plt+0x559c>
  407100:	stur	x0, [x29, #-72]
  407104:	ldur	x0, [x29, #-64]
  407108:	bl	401730 <free@plt>
  40710c:	ldur	x8, [x29, #-72]
  407110:	stur	x8, [x29, #-8]
  407114:	b	407118 <ferror@plt+0x5868>
  407118:	ldur	x0, [x29, #-8]
  40711c:	ldr	x28, [sp, #304]
  407120:	ldp	x29, x30, [sp, #288]
  407124:	add	sp, sp, #0x140
  407128:	ret
  40712c:	sub	sp, sp, #0x50
  407130:	stp	x29, x30, [sp, #64]
  407134:	add	x29, sp, #0x40
  407138:	stur	x0, [x29, #-16]
  40713c:	stur	x1, [x29, #-24]
  407140:	str	x2, [sp, #32]
  407144:	str	w3, [sp, #28]
  407148:	ldur	x8, [x29, #-16]
  40714c:	ldr	x8, [x8]
  407150:	str	x8, [sp, #16]
  407154:	ldr	x8, [sp, #16]
  407158:	ldrb	w9, [x8]
  40715c:	cbnz	w9, 4071a0 <ferror@plt+0x58f0>
  407160:	ldur	x8, [x29, #-16]
  407164:	ldr	x8, [x8]
  407168:	ldrsb	w9, [x8]
  40716c:	cbnz	w9, 407174 <ferror@plt+0x58c4>
  407170:	b	407194 <ferror@plt+0x58e4>
  407174:	adrp	x0, 407000 <ferror@plt+0x5750>
  407178:	add	x0, x0, #0xa2d
  40717c:	adrp	x1, 407000 <ferror@plt+0x5750>
  407180:	add	x1, x1, #0x9e2
  407184:	mov	w2, #0x3c6                 	// #966
  407188:	adrp	x3, 407000 <ferror@plt+0x5750>
  40718c:	add	x3, x3, #0xa3d
  407190:	bl	401830 <__assert_fail@plt>
  407194:	mov	x8, xzr
  407198:	stur	x8, [x29, #-8]
  40719c:	b	407390 <ferror@plt+0x5ae0>
  4071a0:	ldr	x0, [sp, #16]
  4071a4:	ldr	x1, [sp, #32]
  4071a8:	bl	401770 <strspn@plt>
  4071ac:	ldr	x8, [sp, #16]
  4071b0:	add	x8, x8, x0
  4071b4:	str	x8, [sp, #16]
  4071b8:	ldr	x8, [sp, #16]
  4071bc:	ldrb	w9, [x8]
  4071c0:	cbnz	w9, 4071dc <ferror@plt+0x592c>
  4071c4:	ldr	x8, [sp, #16]
  4071c8:	ldur	x9, [x29, #-16]
  4071cc:	str	x8, [x9]
  4071d0:	mov	x8, xzr
  4071d4:	stur	x8, [x29, #-8]
  4071d8:	b	407390 <ferror@plt+0x5ae0>
  4071dc:	ldr	w8, [sp, #28]
  4071e0:	cbz	w8, 4072dc <ferror@plt+0x5a2c>
  4071e4:	ldr	x8, [sp, #16]
  4071e8:	ldrsb	w1, [x8]
  4071ec:	adrp	x0, 407000 <ferror@plt+0x5750>
  4071f0:	add	x0, x0, #0xa7b
  4071f4:	bl	401780 <strchr@plt>
  4071f8:	cbz	x0, 4072dc <ferror@plt+0x5a2c>
  4071fc:	ldr	x8, [sp, #16]
  407200:	ldrb	w9, [x8]
  407204:	add	x8, sp, #0xe
  407208:	strb	w9, [sp, #14]
  40720c:	mov	w9, #0x0                   	// #0
  407210:	strb	w9, [x8, #1]
  407214:	ldr	x10, [sp, #16]
  407218:	add	x0, x10, #0x1
  40721c:	mov	x1, x8
  407220:	bl	4073a0 <ferror@plt+0x5af0>
  407224:	ldur	x8, [x29, #-24]
  407228:	str	x0, [x8]
  40722c:	ldr	x8, [sp, #16]
  407230:	ldur	x10, [x29, #-24]
  407234:	ldr	x10, [x10]
  407238:	add	x10, x10, #0x1
  40723c:	ldrsb	w9, [x8, x10]
  407240:	cbz	w9, 40729c <ferror@plt+0x59ec>
  407244:	ldr	x8, [sp, #16]
  407248:	ldur	x9, [x29, #-24]
  40724c:	ldr	x9, [x9]
  407250:	add	x9, x9, #0x1
  407254:	ldrsb	w10, [x8, x9]
  407258:	ldrsb	w11, [sp, #14]
  40725c:	cmp	w10, w11
  407260:	b.ne	40729c <ferror@plt+0x59ec>  // b.any
  407264:	ldr	x8, [sp, #16]
  407268:	ldur	x9, [x29, #-24]
  40726c:	ldr	x9, [x9]
  407270:	add	x9, x9, #0x2
  407274:	ldrsb	w10, [x8, x9]
  407278:	cbz	w10, 4072b4 <ferror@plt+0x5a04>
  40727c:	ldr	x0, [sp, #32]
  407280:	ldr	x8, [sp, #16]
  407284:	ldur	x9, [x29, #-24]
  407288:	ldr	x9, [x9]
  40728c:	add	x9, x9, #0x2
  407290:	ldrsb	w1, [x8, x9]
  407294:	bl	401780 <strchr@plt>
  407298:	cbnz	x0, 4072b4 <ferror@plt+0x5a04>
  40729c:	ldr	x8, [sp, #16]
  4072a0:	ldur	x9, [x29, #-16]
  4072a4:	str	x8, [x9]
  4072a8:	mov	x8, xzr
  4072ac:	stur	x8, [x29, #-8]
  4072b0:	b	407390 <ferror@plt+0x5ae0>
  4072b4:	ldr	x8, [sp, #16]
  4072b8:	add	x9, x8, #0x1
  4072bc:	str	x9, [sp, #16]
  4072c0:	ldur	x9, [x29, #-24]
  4072c4:	ldr	x9, [x9]
  4072c8:	add	x8, x8, x9
  4072cc:	add	x8, x8, #0x2
  4072d0:	ldur	x9, [x29, #-16]
  4072d4:	str	x8, [x9]
  4072d8:	b	407388 <ferror@plt+0x5ad8>
  4072dc:	ldr	w8, [sp, #28]
  4072e0:	cbz	w8, 40735c <ferror@plt+0x5aac>
  4072e4:	ldr	x0, [sp, #16]
  4072e8:	ldr	x1, [sp, #32]
  4072ec:	bl	4073a0 <ferror@plt+0x5af0>
  4072f0:	ldur	x8, [x29, #-24]
  4072f4:	str	x0, [x8]
  4072f8:	ldr	x8, [sp, #16]
  4072fc:	ldur	x9, [x29, #-24]
  407300:	ldr	x9, [x9]
  407304:	ldrsb	w10, [x8, x9]
  407308:	cbz	w10, 407340 <ferror@plt+0x5a90>
  40730c:	ldr	x0, [sp, #32]
  407310:	ldr	x8, [sp, #16]
  407314:	ldur	x9, [x29, #-24]
  407318:	ldr	x9, [x9]
  40731c:	ldrsb	w1, [x8, x9]
  407320:	bl	401780 <strchr@plt>
  407324:	cbnz	x0, 407340 <ferror@plt+0x5a90>
  407328:	ldr	x8, [sp, #16]
  40732c:	ldur	x9, [x29, #-16]
  407330:	str	x8, [x9]
  407334:	mov	x8, xzr
  407338:	stur	x8, [x29, #-8]
  40733c:	b	407390 <ferror@plt+0x5ae0>
  407340:	ldr	x8, [sp, #16]
  407344:	ldur	x9, [x29, #-24]
  407348:	ldr	x9, [x9]
  40734c:	add	x8, x8, x9
  407350:	ldur	x9, [x29, #-16]
  407354:	str	x8, [x9]
  407358:	b	407388 <ferror@plt+0x5ad8>
  40735c:	ldr	x0, [sp, #16]
  407360:	ldr	x1, [sp, #32]
  407364:	bl	401810 <strcspn@plt>
  407368:	ldur	x8, [x29, #-24]
  40736c:	str	x0, [x8]
  407370:	ldr	x8, [sp, #16]
  407374:	ldur	x9, [x29, #-24]
  407378:	ldr	x9, [x9]
  40737c:	add	x8, x8, x9
  407380:	ldur	x9, [x29, #-16]
  407384:	str	x8, [x9]
  407388:	ldr	x8, [sp, #16]
  40738c:	stur	x8, [x29, #-8]
  407390:	ldur	x0, [x29, #-8]
  407394:	ldp	x29, x30, [sp, #64]
  407398:	add	sp, sp, #0x50
  40739c:	ret
  4073a0:	sub	sp, sp, #0x30
  4073a4:	stp	x29, x30, [sp, #32]
  4073a8:	add	x29, sp, #0x20
  4073ac:	stur	x0, [x29, #-8]
  4073b0:	str	x1, [sp, #16]
  4073b4:	str	wzr, [sp, #12]
  4073b8:	str	wzr, [sp, #8]
  4073bc:	ldur	x8, [x29, #-8]
  4073c0:	ldrsw	x9, [sp, #8]
  4073c4:	add	x8, x8, x9
  4073c8:	ldrb	w10, [x8]
  4073cc:	cbz	w10, 40742c <ferror@plt+0x5b7c>
  4073d0:	ldr	w8, [sp, #12]
  4073d4:	cbz	w8, 4073e0 <ferror@plt+0x5b30>
  4073d8:	str	wzr, [sp, #12]
  4073dc:	b	40741c <ferror@plt+0x5b6c>
  4073e0:	ldur	x8, [x29, #-8]
  4073e4:	ldrsw	x9, [sp, #8]
  4073e8:	ldrsb	w10, [x8, x9]
  4073ec:	cmp	w10, #0x5c
  4073f0:	b.ne	407400 <ferror@plt+0x5b50>  // b.any
  4073f4:	mov	w8, #0x1                   	// #1
  4073f8:	str	w8, [sp, #12]
  4073fc:	b	40741c <ferror@plt+0x5b6c>
  407400:	ldr	x0, [sp, #16]
  407404:	ldur	x8, [x29, #-8]
  407408:	ldrsw	x9, [sp, #8]
  40740c:	ldrsb	w1, [x8, x9]
  407410:	bl	401780 <strchr@plt>
  407414:	cbz	x0, 40741c <ferror@plt+0x5b6c>
  407418:	b	40742c <ferror@plt+0x5b7c>
  40741c:	ldr	w8, [sp, #8]
  407420:	add	w8, w8, #0x1
  407424:	str	w8, [sp, #8]
  407428:	b	4073bc <ferror@plt+0x5b0c>
  40742c:	ldr	w8, [sp, #8]
  407430:	ldr	w9, [sp, #12]
  407434:	subs	w8, w8, w9
  407438:	mov	w0, w8
  40743c:	sxtw	x0, w0
  407440:	ldp	x29, x30, [sp, #32]
  407444:	add	sp, sp, #0x30
  407448:	ret
  40744c:	sub	sp, sp, #0x30
  407450:	stp	x29, x30, [sp, #32]
  407454:	add	x29, sp, #0x20
  407458:	mov	w8, #0x1                   	// #1
  40745c:	str	x0, [sp, #16]
  407460:	str	w8, [sp, #8]
  407464:	ldr	x0, [sp, #16]
  407468:	bl	401640 <fgetc@plt>
  40746c:	str	w0, [sp, #12]
  407470:	mov	w8, #0xffffffff            	// #-1
  407474:	cmp	w0, w8
  407478:	b.ne	407488 <ferror@plt+0x5bd8>  // b.any
  40747c:	mov	w8, #0x1                   	// #1
  407480:	stur	w8, [x29, #-4]
  407484:	b	4074a4 <ferror@plt+0x5bf4>
  407488:	ldr	w8, [sp, #12]
  40748c:	cmp	w8, #0xa
  407490:	b.ne	40749c <ferror@plt+0x5bec>  // b.any
  407494:	stur	wzr, [x29, #-4]
  407498:	b	4074a4 <ferror@plt+0x5bf4>
  40749c:	ldr	w8, [sp, #8]
  4074a0:	tbnz	w8, #0, 407464 <ferror@plt+0x5bb4>
  4074a4:	ldur	w0, [x29, #-4]
  4074a8:	ldp	x29, x30, [sp, #32]
  4074ac:	add	sp, sp, #0x30
  4074b0:	ret
  4074b4:	nop
  4074b8:	stp	x29, x30, [sp, #-64]!
  4074bc:	mov	x29, sp
  4074c0:	stp	x19, x20, [sp, #16]
  4074c4:	adrp	x20, 417000 <ferror@plt+0x15750>
  4074c8:	add	x20, x20, #0xdf0
  4074cc:	stp	x21, x22, [sp, #32]
  4074d0:	adrp	x21, 417000 <ferror@plt+0x15750>
  4074d4:	add	x21, x21, #0xde8
  4074d8:	sub	x20, x20, x21
  4074dc:	mov	w22, w0
  4074e0:	stp	x23, x24, [sp, #48]
  4074e4:	mov	x23, x1
  4074e8:	mov	x24, x2
  4074ec:	bl	4014a8 <memcpy@plt-0x38>
  4074f0:	cmp	xzr, x20, asr #3
  4074f4:	b.eq	407520 <ferror@plt+0x5c70>  // b.none
  4074f8:	asr	x20, x20, #3
  4074fc:	mov	x19, #0x0                   	// #0
  407500:	ldr	x3, [x21, x19, lsl #3]
  407504:	mov	x2, x24
  407508:	add	x19, x19, #0x1
  40750c:	mov	x1, x23
  407510:	mov	w0, w22
  407514:	blr	x3
  407518:	cmp	x20, x19
  40751c:	b.ne	407500 <ferror@plt+0x5c50>  // b.any
  407520:	ldp	x19, x20, [sp, #16]
  407524:	ldp	x21, x22, [sp, #32]
  407528:	ldp	x23, x24, [sp, #48]
  40752c:	ldp	x29, x30, [sp], #64
  407530:	ret
  407534:	nop
  407538:	ret
  40753c:	nop
  407540:	adrp	x2, 418000 <ferror@plt+0x16750>
  407544:	mov	x1, #0x0                   	// #0
  407548:	ldr	x2, [x2, #504]
  40754c:	b	401590 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407550 <.fini>:
  407550:	stp	x29, x30, [sp, #-16]!
  407554:	mov	x29, sp
  407558:	ldp	x29, x30, [sp], #16
  40755c:	ret
