=====
SETUP
-5.716
9.041
3.325
clk_ibuf
0.000
4.230
tx_data_reg_3_s1
6.501
6.733
spi_master_inst/n91_s40
7.416
7.965
spi_master_inst/n91_s39
7.966
8.337
spi_master_inst/n91_s37
8.492
9.041
spi_master_inst/current_bit_sample_s0
9.041
=====
SETUP
-5.633
8.450
2.818
clk_ibuf
0.000
4.230
spi_master_inst/current_bit_index_1_s1
6.501
6.733
spi_master_inst/n81_s1
6.904
7.474
spi_master_inst/spi_mosi_s1
8.450
=====
SETUP
-4.489
7.814
3.325
clk_ibuf
0.000
4.230
spi_master_inst/fsm_state_1_s0
6.501
6.733
spi_master_inst/n82_s1
6.915
7.485
spi_master_inst/current_bit_sample_s0
7.814
=====
SETUP
3.317
9.499
12.816
spi_master_inst/current_bit_sample_s0
8.209
8.441
spi_master_inst/spi_mosi_s1
9.499
=====
SETUP
33.604
9.899
43.503
clk_ibuf
0.000
4.230
spi_master_inst/spi_clock_timer_reg_5_s0
6.501
6.733
spi_master_inst/n60_s2
6.894
7.449
spi_master_inst/n249_s1
8.115
8.568
spi_master_inst/current_bit_index_3_s4
9.239
9.566
spi_master_inst/current_bit_index_1_s1
9.899
=====
SETUP
33.604
9.899
43.503
clk_ibuf
0.000
4.230
spi_master_inst/spi_clock_timer_reg_5_s0
6.501
6.733
spi_master_inst/n60_s2
6.894
7.449
spi_master_inst/n249_s1
8.115
8.568
spi_master_inst/current_bit_index_3_s4
9.239
9.566
spi_master_inst/current_bit_index_2_s1
9.899
=====
SETUP
33.604
9.899
43.503
clk_ibuf
0.000
4.230
spi_master_inst/spi_clock_timer_reg_5_s0
6.501
6.733
spi_master_inst/n60_s2
6.894
7.449
spi_master_inst/n249_s1
8.115
8.568
spi_master_inst/current_bit_index_3_s4
9.239
9.566
spi_master_inst/current_bit_index_3_s1
9.899
=====
SETUP
33.749
9.754
43.503
clk_ibuf
0.000
4.230
spi_master_inst/spi_clock_timer_reg_5_s0
6.501
6.733
spi_master_inst/n60_s2
6.894
7.449
spi_master_inst/n249_s1
8.115
8.568
spi_master_inst/n109_s1
9.184
9.754
spi_master_inst/current_bit_index_3_s1
9.754
=====
SETUP
33.833
9.671
43.503
clk_ibuf
0.000
4.230
spi_master_inst/spi_clock_timer_reg_5_s0
6.501
6.733
spi_master_inst/n60_s2
6.894
7.449
spi_master_inst/n249_s1
8.115
8.568
spi_master_inst/n111_s1
9.101
9.671
spi_master_inst/current_bit_index_1_s1
9.671
=====
SETUP
33.854
9.650
43.503
clk_ibuf
0.000
4.230
spi_master_inst/spi_clock_timer_reg_5_s0
6.501
6.733
spi_master_inst/n60_s2
6.894
7.449
spi_master_inst/n249_s1
8.115
8.568
spi_master_inst/n110_s1
9.101
9.650
spi_master_inst/current_bit_index_2_s1
9.650
=====
SETUP
33.894
9.610
43.503
clk_ibuf
0.000
4.230
spi_master_inst/spi_clock_timer_reg_5_s0
6.501
6.733
spi_master_inst/n60_s2
6.894
7.449
spi_master_inst/n249_s1
8.115
8.568
spi_master_inst/n112_s5
9.239
9.610
spi_master_inst/current_bit_index_0_s3
9.610
=====
SETUP
34.007
9.496
43.503
clk_ibuf
0.000
4.230
spi_master_inst/spi_clock_timer_reg_5_s0
6.501
6.733
spi_master_inst/n60_s2
6.894
7.449
spi_master_inst/n249_s1
8.115
8.568
spi_master_inst/n249_s3
8.581
9.130
spi_master_inst/spi_clock_timer_reg_1_s0
9.496
=====
SETUP
34.007
9.496
43.503
clk_ibuf
0.000
4.230
spi_master_inst/spi_clock_timer_reg_5_s0
6.501
6.733
spi_master_inst/n60_s2
6.894
7.449
spi_master_inst/n249_s1
8.115
8.568
spi_master_inst/n249_s3
8.581
9.130
spi_master_inst/spi_clock_timer_reg_2_s0
9.496
=====
SETUP
34.007
9.496
43.503
clk_ibuf
0.000
4.230
spi_master_inst/spi_clock_timer_reg_5_s0
6.501
6.733
spi_master_inst/n60_s2
6.894
7.449
spi_master_inst/n249_s1
8.115
8.568
spi_master_inst/n249_s3
8.581
9.130
spi_master_inst/spi_clock_timer_reg_3_s0
9.496
=====
SETUP
34.007
9.496
43.503
clk_ibuf
0.000
4.230
spi_master_inst/spi_clock_timer_reg_5_s0
6.501
6.733
spi_master_inst/n60_s2
6.894
7.449
spi_master_inst/n249_s1
8.115
8.568
spi_master_inst/n249_s3
8.581
9.130
spi_master_inst/spi_clock_timer_reg_4_s0
9.496
=====
SETUP
34.007
9.496
43.503
clk_ibuf
0.000
4.230
spi_master_inst/spi_clock_timer_reg_5_s0
6.501
6.733
spi_master_inst/n60_s2
6.894
7.449
spi_master_inst/n249_s1
8.115
8.568
spi_master_inst/n249_s3
8.581
9.130
spi_master_inst/spi_clock_timer_reg_5_s0
9.496
=====
SETUP
34.007
9.496
43.503
clk_ibuf
0.000
4.230
spi_master_inst/spi_clock_timer_reg_5_s0
6.501
6.733
spi_master_inst/n60_s2
6.894
7.449
spi_master_inst/n249_s1
8.115
8.568
spi_master_inst/n249_s3
8.581
9.130
spi_master_inst/spi_clock_timer_reg_6_s0
9.496
=====
SETUP
34.014
9.489
43.503
clk_ibuf
0.000
4.230
spi_master_inst/spi_clock_timer_reg_5_s0
6.501
6.733
spi_master_inst/n60_s2
6.894
7.449
spi_master_inst/n249_s1
8.115
8.568
spi_master_inst/n249_s3
8.581
9.130
spi_master_inst/spi_clock_timer_reg_8_s0
9.489
=====
SETUP
34.014
9.489
43.503
clk_ibuf
0.000
4.230
spi_master_inst/spi_clock_timer_reg_5_s0
6.501
6.733
spi_master_inst/n60_s2
6.894
7.449
spi_master_inst/n249_s1
8.115
8.568
spi_master_inst/n249_s3
8.581
9.130
spi_master_inst/spi_clock_timer_reg_7_s0
9.489
=====
SETUP
34.226
9.277
43.503
clk_ibuf
0.000
4.230
spi_master_inst/spi_clock_timer_reg_5_s0
6.501
6.733
spi_master_inst/n60_s2
6.894
7.449
spi_master_inst/n249_s1
8.115
8.568
spi_master_inst/n249_s3
8.581
9.130
spi_master_inst/spi_clock_timer_reg_0_s0
9.277
=====
SETUP
34.247
9.257
43.503
clk_ibuf
0.000
4.230
fsm_state_0_s0
6.501
6.733
n216_s6
8.715
9.086
miso_ss_s2
9.257
=====
SETUP
34.258
9.245
43.503
clk_ibuf
0.000
4.230
spi_master_inst/fsm_state_1_s0
6.501
6.733
n217_s2
7.683
8.232
fsm_next_state_0_s6
8.233
8.782
fsm_next_state_0_s5
8.783
9.245
fsm_state_0_s0
9.245
=====
SETUP
34.428
9.075
43.503
clk_ibuf
0.000
4.230
ms_timer_reg_11_s0
6.501
6.733
n187_s9
6.897
7.452
n56_s3
7.871
8.242
n56_s1
8.247
8.709
ms_timer_reg_7_s0
9.075
=====
SETUP
34.428
9.075
43.503
clk_ibuf
0.000
4.230
ms_timer_reg_11_s0
6.501
6.733
n187_s9
6.897
7.452
n56_s3
7.871
8.242
n56_s1
8.247
8.709
ms_timer_reg_8_s0
9.075
=====
SETUP
34.428
9.075
43.503
clk_ibuf
0.000
4.230
ms_timer_reg_11_s0
6.501
6.733
n187_s9
6.897
7.452
n56_s3
7.871
8.242
n56_s1
8.247
8.709
ms_timer_reg_9_s0
9.075
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
spi_master_inst/current_bit_index_3_s1
4.638
4.840
spi_master_inst/n109_s1
4.842
5.074
spi_master_inst/current_bit_index_3_s1
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
spi_master_inst/spi_clk_source_s1
4.638
4.840
spi_master_inst/n62_s2
4.842
5.074
spi_master_inst/spi_clk_source_s1
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
spi_master_inst/spi_clock_timer_reg_7_s0
4.638
4.840
spi_master_inst/n13_s
4.842
5.074
spi_master_inst/spi_clock_timer_reg_7_s0
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
ADC_value_high_s1
4.638
4.840
n224_s2
4.842
5.074
ADC_value_high_s1
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
ms_timer_reg_0_s0
4.638
4.840
n21_s2
4.842
5.074
ms_timer_reg_0_s0
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
ms_timer_reg_3_s0
4.638
4.840
n18_s
4.842
5.074
ms_timer_reg_3_s0
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
ms_timer_reg_7_s0
4.638
4.840
n14_s
4.842
5.074
ms_timer_reg_7_s0
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
ms_timer_reg_9_s0
4.638
4.840
n12_s
4.842
5.074
ms_timer_reg_9_s0
5.074
=====
HOLD
0.427
5.075
4.649
clk_ibuf
0.000
3.126
spi_master_inst/spi_clock_timer_reg_3_s0
4.638
4.840
spi_master_inst/n17_s
4.843
5.075
spi_master_inst/spi_clock_timer_reg_3_s0
5.075
=====
HOLD
0.427
5.075
4.649
clk_ibuf
0.000
3.126
ms_timer_reg_13_s0
4.638
4.840
n8_s
4.843
5.075
ms_timer_reg_13_s0
5.075
=====
HOLD
0.428
5.077
4.649
clk_ibuf
0.000
3.126
spi_master_inst/spi_clock_timer_reg_0_s0
4.638
4.840
spi_master_inst/n20_s2
4.845
5.077
spi_master_inst/spi_clock_timer_reg_0_s0
5.077
=====
HOLD
0.429
5.078
4.649
clk_ibuf
0.000
3.126
fsm_state_1_s1
4.638
4.840
fsm_next_state_1_s7
4.846
5.078
fsm_state_1_s1
5.078
=====
HOLD
0.430
5.079
4.649
clk_ibuf
0.000
3.126
fsm_state_0_s0
4.638
4.840
fsm_next_state_0_s5
4.847
5.079
fsm_state_0_s0
5.079
=====
HOLD
0.485
5.133
4.649
clk_ibuf
0.000
3.126
spi_master_inst/current_bit_index_0_s3
4.638
4.840
spi_master_inst/n112_s5
4.843
5.133
spi_master_inst/current_bit_index_0_s3
5.133
=====
HOLD
0.486
5.135
4.649
clk_ibuf
0.000
3.126
spi_master_inst/current_bit_index_1_s1
4.638
4.840
spi_master_inst/n111_s1
4.845
5.135
spi_master_inst/current_bit_index_1_s1
5.135
=====
HOLD
0.486
5.135
4.649
clk_ibuf
0.000
3.126
DAC_value_high_s1
4.638
4.840
n219_s2
4.845
5.135
DAC_value_high_s1
5.135
=====
HOLD
0.544
5.193
4.649
clk_ibuf
0.000
3.126
spi_master_inst/spi_clock_timer_reg_8_s0
4.638
4.839
spi_master_inst/n12_s
4.961
5.193
spi_master_inst/spi_clock_timer_reg_8_s0
5.193
=====
HOLD
0.546
5.194
4.649
clk_ibuf
0.000
3.126
ms_timer_reg_14_s0
4.638
4.839
n7_s
4.962
5.194
ms_timer_reg_14_s0
5.194
=====
HOLD
0.546
5.194
4.649
clk_ibuf
0.000
3.126
ms_timer_reg_10_s0
4.638
4.839
n11_s
4.962
5.194
ms_timer_reg_10_s0
5.194
=====
HOLD
0.546
5.194
4.649
clk_ibuf
0.000
3.126
ms_timer_reg_12_s0
4.638
4.839
n9_s
4.962
5.194
ms_timer_reg_12_s0
5.194
=====
HOLD
0.546
5.194
4.649
clk_ibuf
0.000
3.126
spi_master_inst/spi_clock_timer_reg_4_s0
4.638
4.839
spi_master_inst/n16_s
4.962
5.194
spi_master_inst/spi_clock_timer_reg_4_s0
5.194
=====
HOLD
0.546
5.194
4.649
clk_ibuf
0.000
3.126
spi_master_inst/spi_clock_timer_reg_5_s0
4.638
4.839
spi_master_inst/n15_s
4.962
5.194
spi_master_inst/spi_clock_timer_reg_5_s0
5.194
=====
HOLD
0.546
5.194
4.649
clk_ibuf
0.000
3.126
spi_master_inst/spi_clock_timer_reg_6_s0
4.638
4.839
spi_master_inst/n14_s
4.962
5.194
spi_master_inst/spi_clock_timer_reg_6_s0
5.194
=====
HOLD
0.546
5.194
4.649
clk_ibuf
0.000
3.126
ms_timer_reg_4_s0
4.638
4.839
n17_s
4.962
5.194
ms_timer_reg_4_s0
5.194
=====
HOLD
0.546
5.194
4.649
clk_ibuf
0.000
3.126
ms_timer_reg_5_s0
4.638
4.839
n16_s
4.962
5.194
ms_timer_reg_5_s0
5.194
