{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566573581476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566573581477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 23 12:19:41 2019 " "Processing started: Fri Aug 23 12:19:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566573581477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1566573581477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula16 -c Aula16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula16 -c Aula16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1566573581477 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1566573581895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pex03somadorsubtradoracumulador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pex03somadorsubtradoracumulador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PEx03SomadorSubtradorAcumulador-logic " "Found design unit 1: PEx03SomadorSubtradorAcumulador-logic" {  } { { "PEx03SomadorSubtradorAcumulador.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/PEx03SomadorSubtradorAcumulador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566573582414 ""} { "Info" "ISGN_ENTITY_NAME" "1 PEx03SomadorSubtradorAcumulador " "Found entity 1: PEx03SomadorSubtradorAcumulador" {  } { { "PEx03SomadorSubtradorAcumulador.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/PEx03SomadorSubtradorAcumulador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566573582414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566573582414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex01-logic " "Found design unit 1: ex01-logic" {  } { { "ex01.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/ex01.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566573582417 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex01 " "Found entity 1: ex01" {  } { { "ex01.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/ex01.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566573582417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566573582417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd-logic " "Found design unit 1: binary_to_bcd-logic" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566573582420 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566573582420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566573582420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto-logic " "Found design unit 1: Projeto-logic" {  } { { "Projeto.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/Projeto.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566573582423 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projeto " "Found entity 1: Projeto" {  } { { "Projeto.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/Projeto.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566573582423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566573582423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto " "Elaborating entity \"Projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1566573582461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd binary_to_bcd:G2 " "Elaborating entity \"binary_to_bcd\" for hierarchy \"binary_to_bcd:G2\"" {  } { { "Projeto.vhd" "G2" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/Projeto.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566573582463 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN binary_to_bcd.vhd(29) " "VHDL Process Statement warning at binary_to_bcd.vhd(29): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1566573582465 "|Projeto|binary_to_bcd:G2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BCD_UNI binary_to_bcd.vhd(18) " "VHDL Process Statement warning at binary_to_bcd.vhd(18): inferring latch(es) for signal or variable \"BCD_UNI\", which holds its previous value in one or more paths through the process" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1566573582477 "|Projeto|binary_to_bcd:G2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BCD_TEN binary_to_bcd.vhd(18) " "VHDL Process Statement warning at binary_to_bcd.vhd(18): inferring latch(es) for signal or variable \"BCD_TEN\", which holds its previous value in one or more paths through the process" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1566573582477 "|Projeto|binary_to_bcd:G2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BCD_HUN binary_to_bcd.vhd(18) " "VHDL Process Statement warning at binary_to_bcd.vhd(18): inferring latch(es) for signal or variable \"BCD_HUN\", which holds its previous value in one or more paths through the process" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1566573582477 "|Projeto|binary_to_bcd:G2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BCD_THO binary_to_bcd.vhd(18) " "VHDL Process Statement warning at binary_to_bcd.vhd(18): inferring latch(es) for signal or variable \"BCD_THO\", which holds its previous value in one or more paths through the process" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1566573582477 "|Projeto|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_THO\[0\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_THO\[0\]\" at binary_to_bcd.vhd(18)" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566573582477 "|Projeto|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_THO\[1\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_THO\[1\]\" at binary_to_bcd.vhd(18)" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566573582477 "|Projeto|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_THO\[2\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_THO\[2\]\" at binary_to_bcd.vhd(18)" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566573582477 "|Projeto|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_THO\[3\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_THO\[3\]\" at binary_to_bcd.vhd(18)" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566573582479 "|Projeto|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_HUN\[0\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_HUN\[0\]\" at binary_to_bcd.vhd(18)" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566573582479 "|Projeto|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_HUN\[1\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_HUN\[1\]\" at binary_to_bcd.vhd(18)" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566573582479 "|Projeto|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_HUN\[2\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_HUN\[2\]\" at binary_to_bcd.vhd(18)" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566573582479 "|Projeto|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_HUN\[3\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_HUN\[3\]\" at binary_to_bcd.vhd(18)" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566573582479 "|Projeto|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_TEN\[0\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_TEN\[0\]\" at binary_to_bcd.vhd(18)" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566573582479 "|Projeto|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_TEN\[1\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_TEN\[1\]\" at binary_to_bcd.vhd(18)" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566573582479 "|Projeto|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_TEN\[2\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_TEN\[2\]\" at binary_to_bcd.vhd(18)" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566573582479 "|Projeto|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_TEN\[3\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_TEN\[3\]\" at binary_to_bcd.vhd(18)" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566573582479 "|Projeto|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_UNI\[0\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_UNI\[0\]\" at binary_to_bcd.vhd(18)" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566573582479 "|Projeto|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_UNI\[1\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_UNI\[1\]\" at binary_to_bcd.vhd(18)" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566573582479 "|Projeto|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_UNI\[2\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_UNI\[2\]\" at binary_to_bcd.vhd(18)" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566573582479 "|Projeto|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_UNI\[3\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_UNI\[3\]\" at binary_to_bcd.vhd(18)" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566573582480 "|Projeto|binary_to_bcd:G2"}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_bcd_7seg_vector.vhd 2 1 " "Using design file decoder_bcd_7seg_vector.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_BCD_7seg_vector-data_flow " "Found design unit 1: decoder_BCD_7seg_vector-data_flow" {  } { { "decoder_bcd_7seg_vector.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/decoder_bcd_7seg_vector.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566573582769 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_BCD_7seg_vector " "Found entity 1: decoder_BCD_7seg_vector" {  } { { "decoder_bcd_7seg_vector.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/decoder_bcd_7seg_vector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566573582769 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1566573582769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_BCD_7seg_vector decoder_BCD_7seg_vector:G3 " "Elaborating entity \"decoder_BCD_7seg_vector\" for hierarchy \"decoder_BCD_7seg_vector:G3\"" {  } { { "Projeto.vhd" "G3" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Aula 16/Projeto.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566573582771 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1566573585262 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566573585262 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1566573585336 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1566573585336 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Implemented 129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1566573585336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1566573585336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566573585357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 23 12:19:45 2019 " "Processing ended: Fri Aug 23 12:19:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566573585357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566573585357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566573585357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566573585357 ""}
