library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsinged.all;

entity EtherCAT_Central_Leg_Master_Memeory is
	
	port(
			OP_CLK					:	in std_logic;
			
			GPMC_ADDR_U				:	in std_logic_vector(11 downto 0);
			GPMC_DATA_U				:	in std_logic_vector(15 downto 0);			
			GPMC_CSn_U				:	in std_logic;
			GPMC_WEn_U				:  in std_logic;
			GPMC_OEn_U				: 	in std_logic;
			
			GPMC_ADDR_L1			:	in std_logic_vector(11 downto 0);
			GPMC_DATA_L1			:	in std_logic_vector(15 downto 0);			
			GPMC_CSn_L1				:	in std_logic;
			GPMC_WEn_L1				:	in std_logic;
			GPMC_OEn_L1				: 	in std_logic;
			
			DATA_OUT_U				:  out std_logic_vector(15 downto 0);
			DATA_OUT_L1				: 	out std_logic_vector(15 downto 0)
		);
		
end EtherCAT_Central_Leg_Master_Memeory; 

architecture 

	STORE_U	: process(OP_CLK, GPMC_ADDR_U, GPMC_CSn_U, GPMC_WEn_U)
begin

end process;
	