#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar  1 18:09:36 2021
# Process ID: 4144
# Current directory: C:/Users/hp/Desktop/Integrated Systems Design/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13080 C:\Users\hp\Desktop\Integrated Systems Design\Lab2\Lab2.xpr
# Log file: C:/Users/hp/Desktop/Integrated Systems Design/Lab2/vivado.log
# Journal file: C:/Users/hp/Desktop/Integrated Systems Design/Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1019.855 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1019.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_TOP_behav -key {Behavioral:sim_1:Functional:Testbench_TOP} -tclbatch {Testbench_TOP.tcl} -view {{C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Testbench_TOP_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Testbench_TOP_behav.wcfg}
source Testbench_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 74 is not valid.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1019.855 ; gain = 0.000
save_wave_config {C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Testbench_TOP_behav.wcfg}
save_wave_config {C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Testbench_TOP_behav.wcfg}
save_wave_config {C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Testbench_TOP_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_TOP_behav -key {Behavioral:sim_1:Functional:Testbench_TOP} -tclbatch {Testbench_TOP.tcl} -view {{C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Testbench_TOP_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Testbench_TOP_behav.wcfg}
source Testbench_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 74 is not valid.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.855 ; gain = 0.000
save_wave_config {C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Testbench_TOP_behav.wcfg}
save_wave_config {C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Testbench_TOP_behav.wcfg}
save_wave_config {C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Testbench_TOP_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_TOP_behav -key {Behavioral:sim_1:Functional:Testbench_TOP} -tclbatch {Testbench_TOP.tcl} -view {{C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Testbench_TOP_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Testbench_TOP_behav.wcfg}
source Testbench_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 75 is not valid.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 75 is not valid.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 75 is not valid.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 75 is not valid.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 75 is not valid.
$stop called at time : 974 ns : File "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" Line 60
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:47]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 76 is not valid.
$stop called at time : 946 ns : File "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" Line 61
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:48]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 77 is not valid.
$stop called at time : 972 ns : File "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" Line 62
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:48]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 77 is not valid.
$stop called at time : 756 ns : File "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" Line 62
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:48]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 77 is not valid.
$stop called at time : 904 ns : File "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" Line 62
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:48]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 77 is not valid.
$stop called at time : 904 ns : File "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" Line 62
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
save_wave_config {C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Testbench_TOP_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 78 is not valid.
$stop called at time : 880 ns : File "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" Line 63
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:55]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 84 is not valid.
$stop called at time : 952 ns : File "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" Line 69
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:47]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 76 is not valid.
$stop called at time : 936 ns : File "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" Line 61
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:47]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 76 is not valid.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:47]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 76 is not valid.
$stop called at time : 964 ns : File "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" Line 61
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:48]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 77 is not valid.
$stop called at time : 992 ns : File "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" Line 62
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:50]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 79 is not valid.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:47]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 76 is not valid.
$stop called at time : 964 ns : File "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" Line 61
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:47]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 76 is not valid.
$stop called at time : 964 ns : File "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" Line 61
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:47]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 76 is not valid.
$stop called at time : 936 ns : File "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" Line 61
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:47]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 76 is not valid.
$stop called at time : 556 ns : File "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" Line 61
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 75 is not valid.
$stop called at time : 964 ns : File "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" Line 60
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 75 is not valid.
$stop called at time : 528 ns : File "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" Line 60
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:47]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 76 is not valid.
$stop called at time : 964 ns : File "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" Line 61
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stim_Generator
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv:47]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/testbenchTOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stim_Generator
Compiling module xil_defaultlib.Scoreboard
Compiling module xil_defaultlib.Parking
Compiling module xil_defaultlib.occupancyCounter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Testbench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 76 is not valid.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.855 ; gain = 0.000
save_wave_config {C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Testbench_TOP_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_TOP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b8bb5c2e3224033bcbc1fc9e8538741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_TOP_behav xil_defaultlib.Testbench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_TOP_behav -key {Behavioral:sim_1:Functional:Testbench_TOP} -tclbatch {Testbench_TOP.tcl} -view {{C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Testbench_TOP_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Testbench_TOP_behav.wcfg}
source Testbench_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 16 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Lab2.srcs/sources_1/new/Stim_Generator.sv at line 76 is not valid.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.855 ; gain = 0.000
save_wave_config {C:/Users/hp/Desktop/Integrated Systems Design/Lab2/Testbench_TOP_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  1 20:04:06 2021...
