	component microarquiteturaGp3 is
		port (
			clk_clk             : in  std_logic                    := 'X';             -- clk
			reset_reset_n       : in  std_logic                    := 'X';             -- reset_n
			buttons_export      : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			columns_export      : out std_logic_vector(4 downto 0);                    -- export
			lcd_read_write      : out std_logic;                                       -- read_write
			lcd_register_select : out std_logic;                                       -- register_select
			lcd_enable_op       : out std_logic;                                       -- enable_op
			lcd_data_out        : out std_logic_vector(7 downto 0);                    -- data_out
			rows_export         : out std_logic_vector(7 downto 0);                    -- export
			tx_o_tx_serial      : out std_logic;                                       -- o_tx_serial
			rx_rx_serial        : in  std_logic                    := 'X'              -- rx_serial
		);
	end component microarquiteturaGp3;

