-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Wed Nov 10 15:57:11 EST 2021                        

Solution Settings: fir.v14
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                         200      34         35           65  0          
    Design Total:                     200      34         35           65  0          
    
  Bill Of Materials (Datapath)
    Component Name                    Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_M10K]                                                                             
    M10K_DP(4,16,5,32,32,16)               0.000     0.000      0.000 2.500          0           1 
    M10K_DP_rwport(4,16,5,32,32,16)        0.000     0.000      0.000 2.500          2           0 
    [Lib: ccs_ioport]                                                                              
    ccs_in(2,16)                           0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                          0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                              
    mgc_add(30,0,30,0,30)                 17.000     0.000     17.000 2.548         31          22 
    mgc_add(5,0,1,0,5)                     4.500     0.000      4.500 1.642          0           1 
    mgc_add(5,0,1,1,5)                     4.500     0.000      4.500 1.642         31           8 
    mgc_add(5,0,2,1,5)                     4.500     0.000      4.500 1.652          1           0 
    mgc_and(1,2)                           0.354     0.000      0.354 1.279          0           2 
    mgc_and(1,6)                           1.174     0.000      1.174 1.496          0           1 
    mgc_and(16,2)                          5.670     0.000      5.670 1.279          0           1 
    mgc_and(5,2)                           1.772     0.000      1.772 1.279          1           1 
    mgc_mul(16,1,16,1,30)                310.000     1.000      0.000 4.600          1          18 
    mgc_mux(16,1,2)                        8.135     0.000      8.135 1.312          0          14 
    mgc_mux(30,1,2)                       15.254     0.000     15.254 1.312          0           1 
    mgc_mux(5,1,2)                         2.542     0.000      2.542 1.312          0           5 
    mgc_mux1hot(1,4)                       1.306     0.000      1.306 1.687          0           1 
    mgc_mux1hot(16,3)                     14.122     0.000     14.122 1.485          0           2 
    mgc_mux1hot(16,4)                     20.898     0.000     20.898 1.687          0           1 
    mgc_mux1hot(16,8)                     48.000     0.000     48.000 2.175          0           1 
    mgc_mux1hot(30,12)                   140.818     0.000    140.818 2.460          0           1 
    mgc_mux1hot(30,3)                     26.479     0.000     26.479 1.485          0           1 
    mgc_mux1hot(30,4)                     39.183     0.000     39.183 1.687          0           2 
    mgc_mux1hot(30,5)                     51.888     0.000     51.888 1.844          0           1 
    mgc_mux1hot(30,7)                     77.296     0.000     77.296 2.081          0           1 
    mgc_mux1hot(5,3)                       4.413     0.000      4.413 1.485          0           3 
    mgc_mux1hot(5,4)                       6.531     0.000      6.531 1.687          0           1 
    mgc_mux1hot(5,8)                      15.000     0.000     15.000 2.175          0           1 
    mgc_mux1hot(5,9)                      17.118     0.000     17.118 2.258          0           1 
    mgc_nor(1,5)                           0.969     0.000      0.969 1.268          0           9 
    mgc_not(1)                             0.000     0.000      0.000 0.000          0           3 
    mgc_or(1,13)                           2.608     0.000      2.608 1.706          0           1 
    mgc_or(1,14)                           2.813     0.000      2.813 1.706          0           1 
    mgc_or(1,15)                           3.018     0.000      3.018 1.706          0           1 
    mgc_or(1,2)                            0.354     0.000      0.354 1.268          0          30 
    mgc_or(1,3)                            0.559     0.000      0.559 1.268          0          15 
    mgc_or(1,4)                            0.764     0.000      0.764 1.268          0           5 
    mgc_or(1,5)                            0.969     0.000      0.969 1.268          0           2 
    mgc_or(1,6)                            1.174     0.000      1.174 1.487          0           1 
    mgc_or(5,2)                            1.772     0.000      1.772 1.268         31           8 
    mgc_reg_pos(1,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           4 
    mgc_reg_pos(16,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0          16 
    mgc_reg_pos(30,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           6 
    mgc_reg_pos(496,0,0,1,1,1,1)           0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(5,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           9 
    [Lib: mgc_ioport]                                                                              
    mgc_in_wire(1,512)                     0.000     0.000      0.000 0.000          1           1 
    mgc_io_sync(0)                         0.000     0.000      0.000 0.000          3           3 
                                                                                                   
    TOTAL AREA (After Assignment):      6728.157    18.000   1148.000                              
    
  C++ to RTL Interface Mappings
    C++ Field      RTL Range           RTL Range Expression             Expression Limits 
    -------------- ------------------- -------------------------------- -----------------
    /fir/coeffs[M] coeffs_rsc_z[511:0] coeffs_rsc_z[(M)*16+16-1:(M)*16] M<32              
    
  Area Scores
                      Post-Scheduling    Post-DP & FSM Post-Assignment 
    ----------------- --------------- ---------------- ---------------
    Total Area Score:   1037.7          11050.3          6728.2        
    Total Reg:             0.0              0.0             0.0        
                                                                       
    DataPath:           1037.7 (100%)   11050.3 (100%)   6728.2 (100%) 
      MUX:                 0.0            558.1   (5%)    667.0  (10%) 
      FUNC:              981.0  (95%)   10420.5  (94%)   5994.5  (89%) 
      LOGIC:              56.7   (5%)      71.7   (1%)     66.6   (1%) 
      BUFFER:              0.0              0.0             0.0        
      MEM:                 0.0              0.0             0.0        
      ROM:                 0.0              0.0             0.0        
      REG:                 0.0              0.0             0.0        
                                                                       
    
    FSM:                   0.0              0.0             0.0        
      FSM-REG:             0.0              0.0             0.0        
      FSM-COMB:            0.0              0.0             0.0        
                                                                       
    
  Register-to-Variable Mappings
    Register                              Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    reg(MAC:io_read(coeffs:rsc.@)).ftd           496         Y           Y      reg(MAC:io_read(coeffs:rsc.@)).ftd                    
    MAC-12:mul.itm                                30         Y           Y      MAC-12:mul.itm                                        
                                                                                MAC-4:mul.itm                                         
                                                                                MAC-6:mul.itm                                         
                                                                                MAC-2:mul.itm                                         
                                                                                MAC:acc#10.itm                                        
                                                                                MAC:acc#12.itm                                        
                                                                                MAC:acc#14.itm                                        
                                                                                MAC:acc#16.itm                                        
                                                                                MAC:acc#18.itm                                        
                                                                                MAC:acc#4.itm                                         
                                                                                MAC:acc#6.itm                                         
                                                                                MAC:acc#8.itm                                         
                                                                                MAC:acc.itm                                           
    MAC-13:mul.itm                                30         Y           Y      MAC-13:mul.itm                                        
                                                                                MAC-15:mul.itm                                        
                                                                                MAC-17:mul.itm                                        
                                                                                MAC-19:mul.itm                                        
                                                                                MAC-21:mul.itm                                        
                                                                                MAC-23:mul.itm                                        
                                                                                MAC-25:mul.itm                                        
                                                                                MAC-27:mul.itm                                        
                                                                                MAC-29:mul.itm                                        
                                                                                MAC-31:mul.itm                                        
                                                                                MAC-7:mul.itm                                         
                                                                                MAC-1:mul.itm                                         
                                                                                MAC:acc#13.itm                                        
                                                                                MAC:acc#17.itm                                        
    MAC-9:mul.itm                                 30         Y           Y      MAC-9:mul.itm                                         
                                                                                MAC:acc#11.itm                                        
                                                                                MAC:acc#19.itm                                        
                                                                                MAC:acc#21.itm                                        
                                                                                MAC:acc#5.itm                                         
                                                                                MAC:acc#9.itm                                         
    MAC:acc#15.itm                                30         Y           Y      MAC:acc#15.itm                                        
                                                                                MAC:acc#23.itm                                        
                                                                                MAC:acc#27.itm                                        
                                                                                MAC:acc#7.itm                                         
    MAC:acc#25.itm                                30         Y           Y      MAC:acc#25.itm                                        
                                                                                MAC:acc#29.itm                                        
                                                                                MAC:acc#3.itm                                         
    MAC:acc#31.itm                                30         Y           Y      MAC:acc#31.itm                                        
    MAC:slc(regs:rsci.qa_d)(15-0).itm             16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0).itm                     
                                                                                MAC:slc(regs:rsci.qa_d)(15-0).itm#1                   
                                                                                MAC:slc(regs:rsci.qa_d)(15-0).itm#10                  
                                                                                MAC:slc(regs:rsci.qa_d)(15-0).itm#4                   
                                                                                MAC:slc(regs:rsci.qa_d)(31-16).itm                    
    MAC:slc(regs:rsci.qa_d)(15-0).itm#11          16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0).itm#11                  
                                                                                MAC:slc(regs:rsci.qa_d)(15-0).itm#2                   
                                                                                MAC:slc(regs:rsci.qa_d)(31-16).itm#1                  
    MAC:slc(regs:rsci.qa_d)(15-0).itm#12          16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0).itm#12                  
                                                                                MAC:slc(regs:rsci.qa_d)(15-0).itm#3                   
                                                                                MAC:slc(regs:rsci.qa_d)(31-16).itm#2                  
                                                                                MAC:slc(regs:rsci.qa_d)(31-16).itm#6                  
    MAC:slc(regs:rsci.qa_d)(15-0).itm#13          16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0).itm#13                  
                                                                                MAC:slc(regs:rsci.qa_d)(31-16).itm#3                  
                                                                                MAC:slc(regs:rsci.qa_d)(31-16).itm#7                  
    MAC:slc(regs:rsci.qa_d)(15-0).itm#5           16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0).itm#5                   
                                                                                MAC:slc(regs:rsci.qa_d)(31-16).itm#14                 
    MAC:slc(regs:rsci.qa_d)(15-0).itm#6           16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0).itm#6                   
    MAC:slc(regs:rsci.qa_d)(15-0).itm#7           16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0).itm#7                   
                                                                                MAC:slc(regs:rsci.qa_d)(31-16).itm#4                  
    MAC:slc(regs:rsci.qa_d)(15-0).itm#8           16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0).itm#8                   
    MAC:slc(regs:rsci.qa_d)(15-0).itm#9           16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0).itm#9                   
                                                                                MAC:slc(regs:rsci.qa_d)(31-16).itm#5                  
    MAC:slc(regs:rsci.qa_d)(31-16).itm#10         16         Y           Y      MAC:slc(regs:rsci.qa_d)(31-16).itm#10                 
    MAC:slc(regs:rsci.qa_d)(31-16).itm#11         16         Y           Y      MAC:slc(regs:rsci.qa_d)(31-16).itm#11                 
    MAC:slc(regs:rsci.qa_d)(31-16).itm#12         16         Y           Y      MAC:slc(regs:rsci.qa_d)(31-16).itm#12                 
    MAC:slc(regs:rsci.qa_d)(31-16).itm#13         16         Y           Y      MAC:slc(regs:rsci.qa_d)(31-16).itm#13                 
    MAC:slc(regs:rsci.qa_d)(31-16).itm#8          16         Y           Y      MAC:slc(regs:rsci.qa_d)(31-16).itm#8                  
    MAC:slc(regs:rsci.qa_d)(31-16).itm#9          16         Y           Y      MAC:slc(regs:rsci.qa_d)(31-16).itm#9                  
    out1:rsci.idat                                16         Y           Y      out1:rsci.idat                                        
    regs:acc.itm                                   5         Y           Y      regs:acc.itm                                          
                                                                                regs:vinit.ndx(4:0).sva                               
                                                                                rptr(4:0).sva                                         
    wptr(4:0)#10.lpi#1.dfm                         5         Y           Y      wptr(4:0)#10.lpi#1.dfm                                
                                                                                wptr(4:0)#15.lpi#1.dfm                                
                                                                                wptr(4:0)#20.lpi#1.dfm                                
                                                                                wptr(4:0)#30.lpi#1.dfm                                
                                                                                wptr(4:0)#5.lpi#1.dfm                                 
                                                                                wptr(4:0)#2.lpi#1.dfm                                 
    wptr(4:0)#12.lpi#1.dfm                         5         Y           Y      wptr(4:0)#12.lpi#1.dfm                                
                                                                                wptr(4:0)#16.lpi#1.dfm                                
                                                                                wptr(4:0)#18.lpi#1.dfm                                
                                                                                wptr(4:0)#21.lpi#1.dfm                                
                                                                                wptr(4:0)#23.lpi#1.dfm                                
                                                                                wptr(4:0)#28.lpi#1.dfm                                
                                                                                wptr(4:0)#4.lpi#1.dfm                                 
    wptr(4:0)#13.sva#1                             5         Y           Y      wptr(4:0)#13.sva#1                                    
                                                                                wptr(4:0)#18.sva#1                                    
                                                                                wptr(4:0)#23.sva#1                                    
                                                                                wptr(4:0)#28.sva#1                                    
                                                                                wptr(4:0)#3.sva#1                                     
                                                                                wptr(4:0)#8.sva#1                                     
                                                                                wptr(4:0)#13.lpi#1.dfm                                
                                                                                wptr(4:0)#29.lpi#1.dfm                                
    wptr(4:0)#14.lpi#1.dfm                         5         Y           Y      wptr(4:0)#14.lpi#1.dfm                                
                                                                                wptr(4:0)#22.lpi#1.dfm                                
                                                                                wptr(4:0)#7.lpi#1.dfm                                 
                                                                                MAC:MAC:or#30.itm                                     
    wptr(4:0)#17.lpi#1.dfm                         5         Y           Y      wptr(4:0)#17.lpi#1.dfm                                
                                                                                wptr(4:0)#24.lpi#1.dfm                                
                                                                                wptr(4:0)#9.lpi#1.dfm                                 
    wptr(4:0)#19.lpi#1.dfm                         5         Y           Y      wptr(4:0)#19.lpi#1.dfm                                
                                                                                wptr(4:0)#26.lpi#1.dfm                                
    wptr(4:0)#25.lpi#1.dfm                         5         Y           Y      wptr(4:0)#25.lpi#1.dfm                                
    wptr(4:0)#27.lpi#1.dfm                         5         Y           Y      wptr(4:0)#27.lpi#1.dfm                                
    MAC:MAC:nor#32.itm                             1                            MAC:MAC:nor#32.itm                                    
                                                                                MAC:MAC:nor#35.itm                                    
                                                                                MAC:MAC:nor#37.itm                                    
                                                                                MAC:MAC:nor#40.itm                                    
                                                                                MAC:MAC:nor#42.itm                                    
                                                                                MAC:MAC:nor#45.itm                                    
                                                                                MAC:MAC:nor#47.itm                                    
                                                                                MAC:MAC:nor#50.itm                                    
                                                                                MAC:MAC:nor#52.itm                                    
                                                                                MAC:MAC:nor#55.itm                                    
                                                                                MAC:MAC:nor#57.itm                                    
                                                                                MAC:MAC:nor#60.itm                                    
    out1:rsc.triosy:obj.ld                         1                            out1:rsc.triosy:obj.ld                                
    reg(in1:rsc.triosy:obj.ld).cse                 1                            reg(in1:rsc.triosy:obj.ld).cse                        
    regs:regs:nor.itm                              1                            regs:regs:nor.itm                                     
                                                                                                                                      
    Total:                                       981            977         977 (Total Gating Ratio: 1.00, CG Opt Gating Ratio: 1.00) 
    
  Timing Report
    Critical Path
      Max Delay:  11.742438
      Slack:      -1.742438
      
      Path                                                     Startpoint                           Endpoint                   Delay   Slack   
      -------------------------------------------------------- ------------------------------------ -------------------------- ------- -------
      1                                                        fir:core/reg(wptr(4:0)#10.lpi#1.dfm) fir:core/reg(wptr(4:0)#13) 11.7424 -1.7424 
                                                                                                                                               
        Instance                                               Component                                                       Delta   Delay   
        --------                                               ---------                                                       -----   -----   
        fir:core/reg(wptr(4:0)#10.lpi#1.dfm)                   mgc_reg_pos_5_0_0_1_1_1_1                                       0.0000  0.0000  
        fir:core/wptr(4:0)#10.lpi#1.dfm                                                                                        0.0000  0.0000  
        fir:core/MAC:else:mux                                  mgc_mux_5_1_2                                                   1.3121  1.3121  
        fir:core/MAC:else:mux.itm                                                                                              0.0000  1.3121  
        fir:core/MAC-26:else:acc:rg                            mgc_addc_5_0_1_1_5                                              1.6417  2.9538  
        fir:core/z.out#4                                                                                                       0.0000  2.9538  
        fir:core/MAC:MAC:or#30                                 mgc_or_5_2                                                      1.2679  4.2217  
        fir:core/MAC:MAC:or#30.cse                                                                                             0.0000  4.2217  
        fir:core/MAC-12:else:acc                               mgc_addc_5_0_1_1_5                                              1.6417  5.8633  
        fir:core/MAC-12:else:acc.itm                                                                                           0.0000  5.8633  
        fir:core/MAC:MAC:or#11                                 mgc_or_5_2                                                      1.2679  7.1312  
        fir:core/wptr(4:0)#12.lpi#1.dfm:mx0w1                                                                                  0.0000  7.1312  
        fir:core/MAC:else:mux1h                                mgc_mux1hot_5_3                                                 1.4848  8.6160  
        fir:core/MAC:else:mux1h.itm                                                                                            0.0000  8.6160  
        fir:core/MAC-13:else:acc:rg                            mgc_addc_5_0_1_1_5                                              1.6417  10.2577 
        fir:core/z.out#3                                                                                                       0.0000  10.2577 
        fir:core/wptr:mux1h#4                                  mgc_mux1hot_5_3                                                 1.4848  11.7424 
        fir:core/wptr:mux1h#4.itm                                                                                              0.0000  11.7424 
        fir:core/reg(wptr(4:0)#13)                             mgc_reg_pos_5_0_0_1_1_1_1                                       0.0000  11.7424 
                                                                                                                                               
      2                                                        fir:core/reg(wptr(4:0)#10.lpi#1.dfm) fir:core/reg(wptr(4:0)#13) 11.7424 -1.7424 
                                                                                                                                               
        Instance                                               Component                                                       Delta   Delay   
        --------                                               ---------                                                       -----   -----   
        fir:core/reg(wptr(4:0)#10.lpi#1.dfm)                   mgc_reg_pos_5_0_0_1_1_1_1                                       0.0000  0.0000  
        fir:core/wptr(4:0)#10.lpi#1.dfm                                                                                        0.0000  0.0000  
        fir:core/MAC:else:mux                                  mgc_mux_5_1_2                                                   1.3121  1.3121  
        fir:core/MAC:else:mux.itm                                                                                              0.0000  1.3121  
        fir:core/MAC-26:else:acc:rg                            mgc_addc_5_0_1_1_5                                              1.6417  2.9538  
        fir:core/z.out#4                                                                                                       0.0000  2.9538  
        fir:core/MAC:MAC:or#30                                 mgc_or_5_2                                                      1.2679  4.2217  
        fir:core/MAC:MAC:or#30.cse                                                                                             0.0000  4.2217  
        fir:core/MAC-27:else:acc                               mgc_addc_5_0_1_1_5                                              1.6417  5.8633  
        fir:core/MAC-27:else:acc.itm                                                                                           0.0000  5.8633  
        fir:core/MAC:MAC:or#26                                 mgc_or_5_2                                                      1.2679  7.1312  
        fir:core/wptr(4:0)#27.lpi#1.dfm#1                                                                                      0.0000  7.1312  
        fir:core/MAC:else:mux1h                                mgc_mux1hot_5_3                                                 1.4848  8.6160  
        fir:core/MAC:else:mux1h.itm                                                                                            0.0000  8.6160  
        fir:core/MAC-13:else:acc:rg                            mgc_addc_5_0_1_1_5                                              1.6417  10.2577 
        fir:core/z.out#3                                                                                                       0.0000  10.2577 
        fir:core/wptr:mux1h#4                                  mgc_mux1hot_5_3                                                 1.4848  11.7424 
        fir:core/wptr:mux1h#4.itm                                                                                              0.0000  11.7424 
        fir:core/reg(wptr(4:0)#13)                             mgc_reg_pos_5_0_0_1_1_1_1                                       0.0000  11.7424 
                                                                                                                                               
      3                                                        fir:core/fir:core_core:fsm:inst      fir:core/reg(wptr(4:0)#13) 11.7424 -1.7424 
                                                                                                                                               
        Instance                                               Component                                                       Delta   Delay   
        --------                                               ---------                                                       -----   -----   
        fir:core/fir:core_core:fsm:inst                        fir:core_core:fsm                                               0.0000  0.0000  
        fir:core/fsm_output                                                                                                    0.0000  0.0000  
        fir:core/slc(fsm_output)(13)#17                                                                                        0.0000  0.0000  
        fir:core/slc(fsm_output)(13)#17.itm                                                                                    0.0000  0.0000  
        fir:core/MAC:else:mux                                  mgc_mux_5_1_2                                                   1.3121  1.3121  
        fir:core/MAC:else:mux.itm                                                                                              0.0000  1.3121  
        fir:core/MAC-26:else:acc:rg                            mgc_addc_5_0_1_1_5                                              1.6417  2.9538  
        fir:core/z.out#4                                                                                                       0.0000  2.9538  
        fir:core/MAC:MAC:or#30                                 mgc_or_5_2                                                      1.2679  4.2217  
        fir:core/MAC:MAC:or#30.cse                                                                                             0.0000  4.2217  
        fir:core/MAC-27:else:acc                               mgc_addc_5_0_1_1_5                                              1.6417  5.8633  
        fir:core/MAC-27:else:acc.itm                                                                                           0.0000  5.8633  
        fir:core/MAC:MAC:or#26                                 mgc_or_5_2                                                      1.2679  7.1312  
        fir:core/wptr(4:0)#27.lpi#1.dfm#1                                                                                      0.0000  7.1312  
        fir:core/MAC:else:mux1h                                mgc_mux1hot_5_3                                                 1.4848  8.6160  
        fir:core/MAC:else:mux1h.itm                                                                                            0.0000  8.6160  
        fir:core/MAC-13:else:acc:rg                            mgc_addc_5_0_1_1_5                                              1.6417  10.2577 
        fir:core/z.out#3                                                                                                       0.0000  10.2577 
        fir:core/wptr:mux1h#4                                  mgc_mux1hot_5_3                                                 1.4848  11.7424 
        fir:core/wptr:mux1h#4.itm                                                                                              0.0000  11.7424 
        fir:core/reg(wptr(4:0)#13)                             mgc_reg_pos_5_0_0_1_1_1_1                                       0.0000  11.7424 
                                                                                                                                               
      4                                                        fir:core/reg(wptr(4:0)#25.lpi#1.dfm) fir:core/reg(wptr(4:0)#13) 11.7424 -1.7424 
                                                                                                                                               
        Instance                                               Component                                                       Delta   Delay   
        --------                                               ---------                                                       -----   -----   
        fir:core/reg(wptr(4:0)#25.lpi#1.dfm)                   mgc_reg_pos_5_0_0_1_1_1_1                                       0.0000  0.0000  
        fir:core/wptr(4:0)#25.lpi#1.dfm                                                                                        0.0000  0.0000  
        fir:core/MAC:else:mux                                  mgc_mux_5_1_2                                                   1.3121  1.3121  
        fir:core/MAC:else:mux.itm                                                                                              0.0000  1.3121  
        fir:core/MAC-26:else:acc:rg                            mgc_addc_5_0_1_1_5                                              1.6417  2.9538  
        fir:core/z.out#4                                                                                                       0.0000  2.9538  
        fir:core/MAC:MAC:or#30                                 mgc_or_5_2                                                      1.2679  4.2217  
        fir:core/MAC:MAC:or#30.cse                                                                                             0.0000  4.2217  
        fir:core/MAC-27:else:acc                               mgc_addc_5_0_1_1_5                                              1.6417  5.8633  
        fir:core/MAC-27:else:acc.itm                                                                                           0.0000  5.8633  
        fir:core/MAC:MAC:or#26                                 mgc_or_5_2                                                      1.2679  7.1312  
        fir:core/wptr(4:0)#27.lpi#1.dfm#1                                                                                      0.0000  7.1312  
        fir:core/MAC:else:mux1h                                mgc_mux1hot_5_3                                                 1.4848  8.6160  
        fir:core/MAC:else:mux1h.itm                                                                                            0.0000  8.6160  
        fir:core/MAC-13:else:acc:rg                            mgc_addc_5_0_1_1_5                                              1.6417  10.2577 
        fir:core/z.out#3                                                                                                       0.0000  10.2577 
        fir:core/wptr:mux1h#4                                  mgc_mux1hot_5_3                                                 1.4848  11.7424 
        fir:core/wptr:mux1h#4.itm                                                                                              0.0000  11.7424 
        fir:core/reg(wptr(4:0)#13)                             mgc_reg_pos_5_0_0_1_1_1_1                                       0.0000  11.7424 
                                                                                                                                               
      5                                                        fir:core/reg(wptr(4:0)#10.lpi#1.dfm) fir:core/reg(wptr(4:0)#13) 11.3687 -1.3687 
                                                                                                                                               
        Instance                                               Component                                                       Delta   Delay   
        --------                                               ---------                                                       -----   -----   
        fir:core/reg(wptr(4:0)#10.lpi#1.dfm)                   mgc_reg_pos_5_0_0_1_1_1_1                                       0.0000  0.0000  
        fir:core/wptr(4:0)#10.lpi#1.dfm                                                                                        0.0000  0.0000  
        fir:core/MAC:else:mux                                  mgc_mux_5_1_2                                                   1.3121  1.3121  
        fir:core/MAC:else:mux.itm                                                                                              0.0000  1.3121  
        fir:core/MAC-26:else:acc:rg                            mgc_addc_5_0_1_1_5                                              1.6417  2.9538  
        fir:core/z.out#4                                                                                                       0.0000  2.9538  
        fir:core/MAC:MAC:or#30                                 mgc_or_5_2                                                      1.2679  4.2217  
        fir:core/MAC:MAC:or#30.cse                                                                                             0.0000  4.2217  
        fir:core/wptr:slc(wptr(4:0)#11.lpi#1.dfm:mx0w2)(4)                                                                     0.0000  4.2217  
        fir:core/wptr:slc(wptr(4:0)#11.lpi#1.dfm:mx0w2)(4).itm                                                                 0.0000  4.2217  
        fir:core/MAC:MAC:nor#64                                mgc_nor_1_5                                                     1.2679  5.4896  
        fir:core/MAC:MAC:nor#64.cse                                                                                            0.0000  5.4896  
        fir:core/MAC:exs#37                                                                                                    0.0000  5.4896  
        fir:core/MAC:exs#37.itm                                                                                                0.0000  5.4896  
        fir:core/MAC:MAC:or#11                                 mgc_or_5_2                                                      1.2679  6.7574  
        fir:core/wptr(4:0)#12.lpi#1.dfm:mx0w1                                                                                  0.0000  6.7574  
        fir:core/MAC:else:mux1h                                mgc_mux1hot_5_3                                                 1.4848  8.2422  
        fir:core/MAC:else:mux1h.itm                                                                                            0.0000  8.2422  
        fir:core/MAC-13:else:acc:rg                            mgc_addc_5_0_1_1_5                                              1.6417  9.8839  
        fir:core/z.out#3                                                                                                       0.0000  9.8839  
        fir:core/wptr:mux1h#4                                  mgc_mux1hot_5_3                                                 1.4848  11.3687 
        fir:core/wptr:mux1h#4.itm                                                                                              0.0000  11.3687 
        fir:core/reg(wptr(4:0)#13)                             mgc_reg_pos_5_0_0_1_1_1_1                                       0.0000  11.3687 
                                                                                                                                               
      6                                                        fir:core/reg(wptr(4:0)#10.lpi#1.dfm) fir:core/reg(wptr(4:0)#13) 11.3687 -1.3687 
                                                                                                                                               
        Instance                                               Component                                                       Delta   Delay   
        --------                                               ---------                                                       -----   -----   
        fir:core/reg(wptr(4:0)#10.lpi#1.dfm)                   mgc_reg_pos_5_0_0_1_1_1_1                                       0.0000  0.0000  
        fir:core/wptr(4:0)#10.lpi#1.dfm                                                                                        0.0000  0.0000  
        fir:core/MAC:else:mux                                  mgc_mux_5_1_2                                                   1.3121  1.3121  
        fir:core/MAC:else:mux.itm                                                                                              0.0000  1.3121  
        fir:core/MAC-26:else:acc:rg                            mgc_addc_5_0_1_1_5                                              1.6417  2.9538  
        fir:core/z.out#4                                                                                                       0.0000  2.9538  
        fir:core/MAC:MAC:or#30                                 mgc_or_5_2                                                      1.2679  4.2217  
        fir:core/MAC:MAC:or#30.cse                                                                                             0.0000  4.2217  
        fir:core/wptr:slc(wptr(4:0)#11.lpi#1.dfm:mx0w2)(0)                                                                     0.0000  4.2217  
        fir:core/wptr:slc(wptr(4:0)#11.lpi#1.dfm:mx0w2)(0).itm                                                                 0.0000  4.2217  
        fir:core/MAC:MAC:nor#64                                mgc_nor_1_5                                                     1.2679  5.4896  
        fir:core/MAC:MAC:nor#64.cse                                                                                            0.0000  5.4896  
        fir:core/MAC:exs#37                                                                                                    0.0000  5.4896  
        fir:core/MAC:exs#37.itm                                                                                                0.0000  5.4896  
        fir:core/MAC:MAC:or#11                                 mgc_or_5_2                                                      1.2679  6.7574  
        fir:core/wptr(4:0)#12.lpi#1.dfm:mx0w1                                                                                  0.0000  6.7574  
        fir:core/MAC:else:mux1h                                mgc_mux1hot_5_3                                                 1.4848  8.2422  
        fir:core/MAC:else:mux1h.itm                                                                                            0.0000  8.2422  
        fir:core/MAC-13:else:acc:rg                            mgc_addc_5_0_1_1_5                                              1.6417  9.8839  
        fir:core/z.out#3                                                                                                       0.0000  9.8839  
        fir:core/wptr:mux1h#4                                  mgc_mux1hot_5_3                                                 1.4848  11.3687 
        fir:core/wptr:mux1h#4.itm                                                                                              0.0000  11.3687 
        fir:core/reg(wptr(4:0)#13)                             mgc_reg_pos_5_0_0_1_1_1_1                                       0.0000  11.3687 
                                                                                                                                               
      7                                                        fir:core/reg(wptr(4:0)#10.lpi#1.dfm) fir:core/reg(wptr(4:0)#13) 11.3687 -1.3687 
                                                                                                                                               
        Instance                                               Component                                                       Delta   Delay   
        --------                                               ---------                                                       -----   -----   
        fir:core/reg(wptr(4:0)#10.lpi#1.dfm)                   mgc_reg_pos_5_0_0_1_1_1_1                                       0.0000  0.0000  
        fir:core/wptr(4:0)#10.lpi#1.dfm                                                                                        0.0000  0.0000  
        fir:core/MAC:else:mux                                  mgc_mux_5_1_2                                                   1.3121  1.3121  
        fir:core/MAC:else:mux.itm                                                                                              0.0000  1.3121  
        fir:core/MAC-26:else:acc:rg                            mgc_addc_5_0_1_1_5                                              1.6417  2.9538  
        fir:core/z.out#4                                                                                                       0.0000  2.9538  
        fir:core/MAC:MAC:or#30                                 mgc_or_5_2                                                      1.2679  4.2217  
        fir:core/MAC:MAC:or#30.cse                                                                                             0.0000  4.2217  
        fir:core/wptr:slc(wptr(4:0)#11.lpi#1.dfm:mx0w2)(2)                                                                     0.0000  4.2217  
        fir:core/wptr:slc(wptr(4:0)#11.lpi#1.dfm:mx0w2)(2).itm                                                                 0.0000  4.2217  
        fir:core/MAC:MAC:nor#64                                mgc_nor_1_5                                                     1.2679  5.4896  
        fir:core/MAC:MAC:nor#64.cse                                                                                            0.0000  5.4896  
        fir:core/MAC:exs#37                                                                                                    0.0000  5.4896  
        fir:core/MAC:exs#37.itm                                                                                                0.0000  5.4896  
        fir:core/MAC:MAC:or#11                                 mgc_or_5_2                                                      1.2679  6.7574  
        fir:core/wptr(4:0)#12.lpi#1.dfm:mx0w1                                                                                  0.0000  6.7574  
        fir:core/MAC:else:mux1h                                mgc_mux1hot_5_3                                                 1.4848  8.2422  
        fir:core/MAC:else:mux1h.itm                                                                                            0.0000  8.2422  
        fir:core/MAC-13:else:acc:rg                            mgc_addc_5_0_1_1_5                                              1.6417  9.8839  
        fir:core/z.out#3                                                                                                       0.0000  9.8839  
        fir:core/wptr:mux1h#4                                  mgc_mux1hot_5_3                                                 1.4848  11.3687 
        fir:core/wptr:mux1h#4.itm                                                                                              0.0000  11.3687 
        fir:core/reg(wptr(4:0)#13)                             mgc_reg_pos_5_0_0_1_1_1_1                                       0.0000  11.3687 
                                                                                                                                               
      8                                                        fir:core/reg(wptr(4:0)#10.lpi#1.dfm) fir:core/reg(wptr(4:0)#13) 11.3687 -1.3687 
                                                                                                                                               
        Instance                                               Component                                                       Delta   Delay   
        --------                                               ---------                                                       -----   -----   
        fir:core/reg(wptr(4:0)#10.lpi#1.dfm)                   mgc_reg_pos_5_0_0_1_1_1_1                                       0.0000  0.0000  
        fir:core/wptr(4:0)#10.lpi#1.dfm                                                                                        0.0000  0.0000  
        fir:core/MAC:else:mux                                  mgc_mux_5_1_2                                                   1.3121  1.3121  
        fir:core/MAC:else:mux.itm                                                                                              0.0000  1.3121  
        fir:core/MAC-26:else:acc:rg                            mgc_addc_5_0_1_1_5                                              1.6417  2.9538  
        fir:core/z.out#4                                                                                                       0.0000  2.9538  
        fir:core/MAC:MAC:or#30                                 mgc_or_5_2                                                      1.2679  4.2217  
        fir:core/MAC:MAC:or#30.cse                                                                                             0.0000  4.2217  
        fir:core/wptr:slc(wptr(4:0)#11.lpi#1.dfm:mx0w2)(4)                                                                     0.0000  4.2217  
        fir:core/wptr:slc(wptr(4:0)#11.lpi#1.dfm:mx0w2)(4).itm                                                                 0.0000  4.2217  
        fir:core/MAC:MAC:nor#64                                mgc_nor_1_5                                                     1.2679  5.4896  
        fir:core/MAC:MAC:nor#64.cse                                                                                            0.0000  5.4896  
        fir:core/MAC:exs#26                                                                                                    0.0000  5.4896  
        fir:core/MAC:exs#26.itm                                                                                                0.0000  5.4896  
        fir:core/MAC:MAC:or#26                                 mgc_or_5_2                                                      1.2679  6.7574  
        fir:core/wptr(4:0)#27.lpi#1.dfm#1                                                                                      0.0000  6.7574  
        fir:core/MAC:else:mux1h                                mgc_mux1hot_5_3                                                 1.4848  8.2422  
        fir:core/MAC:else:mux1h.itm                                                                                            0.0000  8.2422  
        fir:core/MAC-13:else:acc:rg                            mgc_addc_5_0_1_1_5                                              1.6417  9.8839  
        fir:core/z.out#3                                                                                                       0.0000  9.8839  
        fir:core/wptr:mux1h#4                                  mgc_mux1hot_5_3                                                 1.4848  11.3687 
        fir:core/wptr:mux1h#4.itm                                                                                              0.0000  11.3687 
        fir:core/reg(wptr(4:0)#13)                             mgc_reg_pos_5_0_0_1_1_1_1                                       0.0000  11.3687 
                                                                                                                                               
      9                                                        fir:core/reg(wptr(4:0)#10.lpi#1.dfm) fir:core/reg(wptr(4:0)#13) 11.3687 -1.3687 
                                                                                                                                               
        Instance                                               Component                                                       Delta   Delay   
        --------                                               ---------                                                       -----   -----   
        fir:core/reg(wptr(4:0)#10.lpi#1.dfm)                   mgc_reg_pos_5_0_0_1_1_1_1                                       0.0000  0.0000  
        fir:core/wptr(4:0)#10.lpi#1.dfm                                                                                        0.0000  0.0000  
        fir:core/MAC:else:mux                                  mgc_mux_5_1_2                                                   1.3121  1.3121  
        fir:core/MAC:else:mux.itm                                                                                              0.0000  1.3121  
        fir:core/MAC-26:else:acc:rg                            mgc_addc_5_0_1_1_5                                              1.6417  2.9538  
        fir:core/z.out#4                                                                                                       0.0000  2.9538  
        fir:core/MAC:MAC:or#30                                 mgc_or_5_2                                                      1.2679  4.2217  
        fir:core/MAC:MAC:or#30.cse                                                                                             0.0000  4.2217  
        fir:core/wptr:slc(wptr(4:0)#11.lpi#1.dfm:mx0w2)(0)                                                                     0.0000  4.2217  
        fir:core/wptr:slc(wptr(4:0)#11.lpi#1.dfm:mx0w2)(0).itm                                                                 0.0000  4.2217  
        fir:core/MAC:MAC:nor#64                                mgc_nor_1_5                                                     1.2679  5.4896  
        fir:core/MAC:MAC:nor#64.cse                                                                                            0.0000  5.4896  
        fir:core/MAC:exs#26                                                                                                    0.0000  5.4896  
        fir:core/MAC:exs#26.itm                                                                                                0.0000  5.4896  
        fir:core/MAC:MAC:or#26                                 mgc_or_5_2                                                      1.2679  6.7574  
        fir:core/wptr(4:0)#27.lpi#1.dfm#1                                                                                      0.0000  6.7574  
        fir:core/MAC:else:mux1h                                mgc_mux1hot_5_3                                                 1.4848  8.2422  
        fir:core/MAC:else:mux1h.itm                                                                                            0.0000  8.2422  
        fir:core/MAC-13:else:acc:rg                            mgc_addc_5_0_1_1_5                                              1.6417  9.8839  
        fir:core/z.out#3                                                                                                       0.0000  9.8839  
        fir:core/wptr:mux1h#4                                  mgc_mux1hot_5_3                                                 1.4848  11.3687 
        fir:core/wptr:mux1h#4.itm                                                                                              0.0000  11.3687 
        fir:core/reg(wptr(4:0)#13)                             mgc_reg_pos_5_0_0_1_1_1_1                                       0.0000  11.3687 
                                                                                                                                               
      10                                                       fir:core/reg(wptr(4:0)#10.lpi#1.dfm) fir:core/reg(wptr(4:0)#13) 11.3687 -1.3687 
                                                                                                                                               
        Instance                                               Component                                                       Delta   Delay   
        --------                                               ---------                                                       -----   -----   
        fir:core/reg(wptr(4:0)#10.lpi#1.dfm)                   mgc_reg_pos_5_0_0_1_1_1_1                                       0.0000  0.0000  
        fir:core/wptr(4:0)#10.lpi#1.dfm                                                                                        0.0000  0.0000  
        fir:core/MAC:else:mux                                  mgc_mux_5_1_2                                                   1.3121  1.3121  
        fir:core/MAC:else:mux.itm                                                                                              0.0000  1.3121  
        fir:core/MAC-26:else:acc:rg                            mgc_addc_5_0_1_1_5                                              1.6417  2.9538  
        fir:core/z.out#4                                                                                                       0.0000  2.9538  
        fir:core/MAC:MAC:or#30                                 mgc_or_5_2                                                      1.2679  4.2217  
        fir:core/MAC:MAC:or#30.cse                                                                                             0.0000  4.2217  
        fir:core/wptr:slc(wptr(4:0)#11.lpi#1.dfm:mx0w2)(2)                                                                     0.0000  4.2217  
        fir:core/wptr:slc(wptr(4:0)#11.lpi#1.dfm:mx0w2)(2).itm                                                                 0.0000  4.2217  
        fir:core/MAC:MAC:nor#64                                mgc_nor_1_5                                                     1.2679  5.4896  
        fir:core/MAC:MAC:nor#64.cse                                                                                            0.0000  5.4896  
        fir:core/MAC:exs#26                                                                                                    0.0000  5.4896  
        fir:core/MAC:exs#26.itm                                                                                                0.0000  5.4896  
        fir:core/MAC:MAC:or#26                                 mgc_or_5_2                                                      1.2679  6.7574  
        fir:core/wptr(4:0)#27.lpi#1.dfm#1                                                                                      0.0000  6.7574  
        fir:core/MAC:else:mux1h                                mgc_mux1hot_5_3                                                 1.4848  8.2422  
        fir:core/MAC:else:mux1h.itm                                                                                            0.0000  8.2422  
        fir:core/MAC-13:else:acc:rg                            mgc_addc_5_0_1_1_5                                              1.6417  9.8839  
        fir:core/z.out#3                                                                                                       0.0000  9.8839  
        fir:core/wptr:mux1h#4                                  mgc_mux1hot_5_3                                                 1.4848  11.3687 
        fir:core/wptr:mux1h#4.itm                                                                                              0.0000  11.3687 
        fir:core/reg(wptr(4:0)#13)                             mgc_reg_pos_5_0_0_1_1_1_1                                       0.0000  11.3687 
                                                                                                                                               
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                       Port                                    Slack (Delay) Messages                
      ---------------------------------------------- ------------------------------------- ------- ------- -----------------------
      fir:core/reg(out1:rsc.triosy:obj.ld)           slc(fsm_output)(36).itm               10.0000  0.0000                         
      fir:core/reg(in1:rsc.triosy:obj.ld)            slc(fsm_output)(3)#12.itm             10.0000  0.0000                         
      fir:core/reg(out1:rsci.idat)                   MAC:slc(z.out)(29-14).itm              4.4965  5.5035                         
      fir:core/reg(regs:acc)                         and.itm                                3.3660  6.6340                         
      fir:core/reg(regs:regs:nor)                    regs:regs:nor.tmp                     -0.0566 10.0566 (clock period exceeded) 
      fir:core/reg(MAC:MAC:nor#32)                   MAC:mux1h.itm                         -0.0863 10.0863 (clock period exceeded) 
      fir:core/reg(MAC-13:mul)                       MAC:mux1h#1.itm                        0.3641  9.6359                         
      fir:core/reg(wptr(4:0)#10.lpi#1.dfm)           wptr:wptr:mux.itm                      1.6009  8.3991                         
      fir:core/reg(wptr(4:0)#13)                     wptr:mux1h#4.itm                      -1.7424 11.7424 (clock period exceeded) 
      fir:core/reg(MAC-12:mul)                       MAC:mux1h#2.itm                       -0.1053 10.1053 (clock period exceeded) 
      fir:core/reg(wptr(4:0)#12.lpi#1.dfm)           wptr:mux1h#5.itm                       1.1816  8.8184                         
      fir:core/reg(wptr(4:0)#14.lpi#1.dfm)           wptr:mux1h#6.itm                       1.3840  8.6160                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0))    MAC:MAC:mux.itm                        6.1879  3.8121                         
      fir:core/reg(wptr(4:0)#17.lpi#1.dfm)           wptr:wptr:mux#1.itm                    1.5567  8.4433                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0))#1  MAC:MAC:mux#1.itm                      6.1879  3.8121                         
      fir:core/reg(MAC:acc#25)                       MAC:mux1h#5.itm                        0.0547  9.9453                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0))#2  MAC:MAC:mux#2.itm                      6.1879  3.8121                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0))#3  MAC:MAC:mux#3.itm                      6.1879  3.8121                         
      fir:core/reg(MAC:acc#15)                       MAC:mux1h#8.itm                       -0.1477 10.1477 (clock period exceeded) 
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0))#4  MAC:MAC:mux#4.itm                      6.1879  3.8121                         
      fir:core/reg(wptr(4:0)#19.lpi#1.dfm)           wptr:wptr:mux#2.itm                    4.4662  5.5338                         
      fir:core/reg(MAC-9:mul)                        MAC:mux1h#10.itm                      -0.3047 10.3047 (clock period exceeded) 
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0))#5  MAC:MAC:mux#5.itm                      6.1879  3.8121                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0))#6  MAC:MAC:mux#6.itm                      6.1879  3.8121                         
      fir:core/reg(wptr(4:0)#25.lpi#1.dfm)           wptr(4:0)#10.lpi#1.dfm:mx0w1          -0.0421 10.0421 (clock period exceeded) 
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0))#7  MAC:slc(regs:rsci.qa_d)(15-0)#2.itm    7.5000  2.5000                         
      fir:core/reg(wptr(4:0)#27.lpi#1.dfm)           wptr(4:0)#27.lpi#1.dfm#1              -1.7424 11.7424 (clock period exceeded) 
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0))#8  MAC:slc(regs:rsci.qa_d)(15-0)#3.itm    7.5000  2.5000                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(31-16))   MAC:slc(regs:rsci.qa_d)(31-16)#9.itm   7.5000  2.5000                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(31-16))#1 MAC:slc(regs:rsci.qa_d)(31-16)#10.itm  7.5000  2.5000                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(31-16))#2 MAC:slc(regs:rsci.qa_d)(31-16)#11.itm  7.5000  2.5000                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(31-16))#3 MAC:slc(regs:rsci.qa_d)(31-16)#12.itm  7.5000  2.5000                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(31-16))#4 MAC:slc(regs:rsci.qa_d)(31-16)#13.itm  7.5000  2.5000                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(31-16))#5 MAC:slc(regs:rsci.qa_d)(31-16)#14.itm  7.5000  2.5000                         
      fir:core/reg(MAC:acc#31)                       MAC:acc#32.itm                        -0.6004 10.6004 (clock period exceeded) 
      fir:core/reg(MAC:io_read(coeffs:rsc.@))        coeffs:slc(coeffs:rsci.d)(511-16).itm 10.0000  0.0000                         
      fir                                            coeffs:rsc.triosy.lz                  10.0000  0.0000                         
      fir                                            in1:rsc.triosy.lz                     10.0000  0.0000                         
      fir                                            out1:rsc.dat                          10.0000  0.0000                         
      fir                                            out1:rsc.triosy.lz                    10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    5     9 
    -                   30    22 
    and                          
    -                    5     1 
    -                   16     1 
    -                    1     3 
    mul                          
    -                   30    18 
    mux                          
    -                    5     5 
    -                   30     1 
    -                   16    14 
    mux1h                        
    -                    5     6 
    -                   30     6 
    -                   16     4 
    -                    1     1 
    nor                          
    -                    1     9 
    not                          
    -                    1     3 
    or                           
    -                    5     8 
    -                    1    56 
    read_port                    
    -                  512     1 
    -                   16     1 
    read_ram                     
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    5     9 
    -                  496     1 
    -                   30     6 
    -                   16    16 
    -                    1     4 
    write_port                   
    -                    0     1 
    
  End of Report
