{
    "HGLDD": {
        "version": "1.0",
        "file_info": [
            "Documents/master-delft/thesis/_tywaves/tywaves-chisel-demo/src/test/scala/gcd/GCD.scala",
            ""
        ],
        "hdl_file_index": 2
    },
    "objects": [
        {
            "hgl_loc": {
                "begin_column": 14,
                "begin_line": 57,
                "end_column": 14,
                "end_line": 57,
                "file": 1
            },
            "kind": "struct",
            "obj_name": "GCD2_io_sub_cc",
            "port_vars": [
                {
                    "hgl_loc": {
                        "begin_column": 7,
                        "begin_line": 56,
                        "end_column": 7,
                        "end_line": 56,
                        "file": 1
                    },
                    "packed_range": [
                        31,
                        0
                    ],
                    "type_name": "logic",
                    "var_name": "ccc"
                }
            ]
        },
        {
            "hgl_loc": {
                "begin_column": 14,
                "begin_line": 57,
                "end_column": 14,
                "end_line": 57,
                "file": 1
            },
            "kind": "struct",
            "obj_name": "GCD2_io_sub",
            "port_vars": [
                {
                    "hgl_loc": {
                        "begin_column": 7,
                        "begin_line": 56,
                        "end_column": 7,
                        "end_line": 56,
                        "file": 1
                    },
                    "packed_range": [
                        31,
                        0
                    ],
                    "type_name": "logic",
                    "var_name": "aa"
                },
                {
                    "hgl_loc": {
                        "begin_column": 7,
                        "begin_line": 56,
                        "end_column": 7,
                        "end_line": 56,
                        "file": 1
                    },
                    "packed_range": [
                        31,
                        0
                    ],
                    "type_name": "logic",
                    "var_name": "bb"
                },
                {
                    "hgl_loc": {
                        "begin_column": 14,
                        "begin_line": 57,
                        "end_column": 14,
                        "end_line": 57,
                        "file": 1
                    },
                    "type_name": "GCD2_io_sub_cc",
                    "var_name": "cc"
                }
            ]
        },
        {
            "hgl_loc": {
                "begin_column": 14,
                "begin_line": 57,
                "end_column": 14,
                "end_line": 57,
                "file": 1
            },
            "kind": "struct",
            "obj_name": "GCD2_io_vec_y",
            "port_vars": [
                {
                    "hgl_loc": {
                        "begin_column": 7,
                        "begin_line": 56,
                        "end_column": 7,
                        "end_line": 56,
                        "file": 1
                    },
                    "packed_range": [
                        31,
                        0
                    ],
                    "type_name": "logic",
                    "var_name": "z"
                }
            ]
        },
        {
            "hgl_loc": {
                "begin_column": 14,
                "begin_line": 57,
                "end_column": 14,
                "end_line": 57,
                "file": 1
            },
            "kind": "struct",
            "obj_name": "GCD2_io_vec",
            "port_vars": [
                {
                    "hgl_loc": {
                        "begin_column": 7,
                        "begin_line": 56,
                        "end_column": 7,
                        "end_line": 56,
                        "file": 1
                    },
                    "packed_range": [
                        31,
                        0
                    ],
                    "type_name": "logic",
                    "var_name": "x"
                },
                {
                    "hgl_loc": {
                        "begin_column": 14,
                        "begin_line": 57,
                        "end_column": 14,
                        "end_line": 57,
                        "file": 1
                    },
                    "type_name": "GCD2_io_vec_y",
                    "var_name": "y"
                }
            ]
        },
        {
            "hgl_loc": {
                "begin_column": 14,
                "begin_line": 57,
                "end_column": 14,
                "end_line": 57,
                "file": 1
            },
            "kind": "struct",
            "obj_name": "GCD2_io_vec_y_0",
            "port_vars": [
                {
                    "hgl_loc": {
                        "begin_column": 7,
                        "begin_line": 56,
                        "end_column": 7,
                        "end_line": 56,
                        "file": 1
                    },
                    "packed_range": [
                        31,
                        0
                    ],
                    "type_name": "logic",
                    "var_name": "z"
                }
            ]
        },
        {
            "hgl_loc": {
                "begin_column": 14,
                "begin_line": 57,
                "end_column": 14,
                "end_line": 57,
                "file": 1
            },
            "kind": "struct",
            "obj_name": "GCD2_io_vec_0",
            "port_vars": [
                {
                    "hgl_loc": {
                        "begin_column": 7,
                        "begin_line": 56,
                        "end_column": 7,
                        "end_line": 56,
                        "file": 1
                    },
                    "packed_range": [
                        31,
                        0
                    ],
                    "type_name": "logic",
                    "var_name": "x"
                },
                {
                    "hgl_loc": {
                        "begin_column": 14,
                        "begin_line": 57,
                        "end_column": 14,
                        "end_line": 57,
                        "file": 1
                    },
                    "type_name": "GCD2_io_vec_y_0",
                    "var_name": "y"
                }
            ]
        },
        {
            "hgl_loc": {
                "begin_column": 14,
                "begin_line": 57,
                "end_column": 14,
                "end_line": 57,
                "file": 1
            },
            "kind": "struct",
            "obj_name": "GCD2_io",
            "port_vars": [
                {
                    "hgl_loc": {
                        "begin_column": 14,
                        "begin_line": 57,
                        "end_column": 14,
                        "end_line": 57,
                        "file": 1
                    },
                    "type_name": "GCD2_io_sub",
                    "var_name": "sub"
                },
                {
                    "hgl_loc": {
                        "begin_column": 14,
                        "begin_line": 57,
                        "end_column": 14,
                        "end_line": 57,
                        "file": 1
                    },
                    "type_name": "GCD2_io_vec_0",
                    "unpacked_range": [
                        1,
                        0
                    ],
                    "var_name": "vec"
                }
            ]
        },
        {
            "kind": "module",
            "obj_name": "GCD2",
            "module_name": "GCD2",
            "hgl_loc": {
                "begin_column": 7,
                "begin_line": 56,
                "end_column": 7,
                "end_line": 56,
                "file": 1
            },
            "hdl_loc": {
                "begin_line": 2,
                "end_line": 2,
                "file": 2
            },
            "port_vars": [
                {
                    "var_name": "clock",
                    "hgl_loc": {
                        "begin_column": 7,
                        "begin_line": 56,
                        "end_column": 7,
                        "end_line": 56,
                        "file": 1
                    },
                    "value": {
                        "sig_name": "clock"
                    },
                    "type_name": "logic"
                },
                {
                    "var_name": "reset",
                    "hgl_loc": {
                        "begin_column": 7,
                        "begin_line": 56,
                        "end_column": 7,
                        "end_line": 56,
                        "file": 1
                    },
                    "value": {
                        "sig_name": "reset"
                    },
                    "type_name": "logic"
                },
                {
                    "var_name": "io",
                    "hgl_loc": {
                        "begin_column": 14,
                        "begin_line": 57,
                        "end_column": 14,
                        "end_line": 57,
                        "file": 1
                    },
                    "value": {
                        "opcode": "'{",
                        "operands": [
                            {
                                "opcode": "'{",
                                "operands": [
                                    {
                                        "sig_name": "io_sub_aa_0"
                                    },
                                    {
                                        "sig_name": "io_sub_bb_0"
                                    },
                                    {
                                        "opcode": "'{",
                                        "operands": [
                                            {
                                                "sig_name": "io_sub_cc_ccc_0"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "opcode": "'{",
                                "operands": [
                                    {
                                        "opcode": "'{",
                                        "operands": [
                                            {
                                                "sig_name": "io_vec_0_x_0"
                                            },
                                            {
                                                "opcode": "'{",
                                                "operands": [
                                                    {
                                                        "sig_name": "io_vec_0_y_z_0"
                                                    }
                                                ]
                                            }
                                        ]
                                    },
                                    {
                                        "opcode": "'{",
                                        "operands": [
                                            {
                                                "sig_name": "io_vec_1_x_0"
                                            },
                                            {
                                                "opcode": "'{",
                                                "operands": [
                                                    {
                                                        "sig_name": "io_vec_1_y_z_0"
                                                    }
                                                ]
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    },
                    "type_name": "GCD2_io"
                },
                {
                    "var_name": "x",
                    "hgl_loc": {
                        "begin_column": 14,
                        "begin_line": 59,
                        "end_column": 14,
                        "end_line": 59,
                        "file": 1
                    },
                    "value": {
                        "bit_vector": "00000000000000000000000000000000"
                    },
                    "type_name": "logic",
                    "packed_range": [
                        31,
                        0
                    ]
                },
                {
                    "var_name": "y",
                    "hgl_loc": {
                        "begin_column": 14,
                        "begin_line": 60,
                        "end_column": 14,
                        "end_line": 60,
                        "file": 1
                    },
                    "value": {
                        "bit_vector": "00000000000000000000000000000000"
                    },
                    "type_name": "logic",
                    "packed_range": [
                        31,
                        0
                    ]
                }
            ],
            "children": []
        }
    ]
}