$date
	Tue Feb 20 20:05:27 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module startBitDetect_testbench $end
$scope module dut $end
$var wire 1 ! characterReceived $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 $ reset $end
$var reg 1 % readingData $end
$var reg 1 & startBitDetected $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
1$
x#
0"
x!
$end
#1
0%
0&
1"
#2
0"
0$
#3
1"
#4
0"
0!
1#
#5
1"
#6
0"
1!
#7
1"
#8
0"
1%
0#
0!
#9
1&
1"
#10
0"
#11
1"
#12
0"
#13
1"
#14
0"
0%
1!
#15
0&
1"
#16
0"
