<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/mii/work/MDIO/impl/gwsynthesis/MDIO.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/mii/work/MDIO/src/MDIO.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jun 15 14:25:46 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>100</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>98</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>5</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>CLK_ibuf/I </td>
</tr>
<tr>
<td>MDC_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>MDC_d_s/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>100.000(MHz)</td>
<td>650.037(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>MDC_d</td>
<td>100.000(MHz)</td>
<td>194.139(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MDC_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MDC_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.849</td>
<td>cnt_29_s1/Q</td>
<td>state_0_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.116</td>
</tr>
<tr>
<td>2</td>
<td>5.713</td>
<td>cnt_0_s1/Q</td>
<td>cnt_27_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.252</td>
</tr>
<tr>
<td>3</td>
<td>5.716</td>
<td>cnt_0_s1/Q</td>
<td>cnt_29_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.249</td>
</tr>
<tr>
<td>4</td>
<td>5.716</td>
<td>cnt_0_s1/Q</td>
<td>cnt_30_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.249</td>
</tr>
<tr>
<td>5</td>
<td>5.722</td>
<td>cnt_0_s1/Q</td>
<td>cnt_25_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.243</td>
</tr>
<tr>
<td>6</td>
<td>5.724</td>
<td>cnt_0_s1/Q</td>
<td>cnt_19_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.241</td>
</tr>
<tr>
<td>7</td>
<td>5.724</td>
<td>cnt_0_s1/Q</td>
<td>cnt_22_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.241</td>
</tr>
<tr>
<td>8</td>
<td>5.818</td>
<td>cnt_29_s1/Q</td>
<td>cnt_28_s1/CE</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.147</td>
</tr>
<tr>
<td>9</td>
<td>5.818</td>
<td>cnt_29_s1/Q</td>
<td>cnt_29_s1/CE</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.147</td>
</tr>
<tr>
<td>10</td>
<td>5.818</td>
<td>cnt_29_s1/Q</td>
<td>cnt_30_s1/CE</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.147</td>
</tr>
<tr>
<td>11</td>
<td>5.818</td>
<td>cnt_29_s1/Q</td>
<td>cnt_31_s1/CE</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.147</td>
</tr>
<tr>
<td>12</td>
<td>5.822</td>
<td>cnt_29_s1/Q</td>
<td>cnt_9_s1/CE</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.143</td>
</tr>
<tr>
<td>13</td>
<td>5.822</td>
<td>cnt_29_s1/Q</td>
<td>cnt_10_s1/CE</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.143</td>
</tr>
<tr>
<td>14</td>
<td>5.822</td>
<td>cnt_29_s1/Q</td>
<td>cnt_11_s1/CE</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.143</td>
</tr>
<tr>
<td>15</td>
<td>5.822</td>
<td>cnt_29_s1/Q</td>
<td>cnt_19_s1/CE</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.143</td>
</tr>
<tr>
<td>16</td>
<td>5.822</td>
<td>cnt_29_s1/Q</td>
<td>cnt_22_s1/CE</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.143</td>
</tr>
<tr>
<td>17</td>
<td>5.826</td>
<td>cnt_29_s1/Q</td>
<td>cnt_7_s1/CE</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.139</td>
</tr>
<tr>
<td>18</td>
<td>5.826</td>
<td>cnt_29_s1/Q</td>
<td>cnt_24_s1/CE</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.139</td>
</tr>
<tr>
<td>19</td>
<td>5.826</td>
<td>cnt_29_s1/Q</td>
<td>cnt_25_s1/CE</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.139</td>
</tr>
<tr>
<td>20</td>
<td>5.829</td>
<td>cnt_29_s1/Q</td>
<td>cnt_14_s1/CE</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.136</td>
</tr>
<tr>
<td>21</td>
<td>5.829</td>
<td>cnt_29_s1/Q</td>
<td>cnt_15_s1/CE</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.136</td>
</tr>
<tr>
<td>22</td>
<td>5.829</td>
<td>cnt_29_s1/Q</td>
<td>cnt_17_s1/CE</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.136</td>
</tr>
<tr>
<td>23</td>
<td>5.829</td>
<td>cnt_29_s1/Q</td>
<td>cnt_18_s1/CE</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.136</td>
</tr>
<tr>
<td>24</td>
<td>5.830</td>
<td>cnt_0_s1/Q</td>
<td>cnt_24_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.135</td>
</tr>
<tr>
<td>25</td>
<td>5.830</td>
<td>cnt_29_s1/Q</td>
<td>cnt_27_s1/CE</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.135</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.081</td>
<td>mdc_cnt_0_s0/RESET</td>
<td>mdc_cnt_0_s0/RESET</td>
<td>MDC_d:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-0.860</td>
<td>0.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.078</td>
<td>mdc_cnt_4_s0/RESET</td>
<td>mdc_cnt_4_s0/RESET</td>
<td>MDC_d:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-0.860</td>
<td>0.828</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.078</td>
<td>mdc_cnt_1_s0/RESET</td>
<td>mdc_cnt_1_s0/RESET</td>
<td>MDC_d:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-0.860</td>
<td>0.828</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.078</td>
<td>mdc_cnt_2_s0/RESET</td>
<td>mdc_cnt_2_s0/RESET</td>
<td>MDC_d:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-0.860</td>
<td>0.828</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.078</td>
<td>mdc_cnt_3_s0/RESET</td>
<td>mdc_cnt_3_s0/RESET</td>
<td>MDC_d:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-0.860</td>
<td>0.828</td>
</tr>
<tr>
<td>6</td>
<td>0.228</td>
<td>state_2_s0/Q</td>
<td>mdio_out_en_s1/D</td>
<td>MDC_d:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-0.294</td>
<td>0.568</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>mdc_cnt_0_s0/Q</td>
<td>mdc_cnt_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>mdc_cnt_3_s0/Q</td>
<td>mdc_cnt_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>cnt_8_s1/Q</td>
<td>cnt_8_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>cnt_21_s1/Q</td>
<td>cnt_21_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>cnt_25_s1/Q</td>
<td>cnt_25_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.427</td>
<td>cnt_11_s1/Q</td>
<td>cnt_11_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>13</td>
<td>0.427</td>
<td>cnt_13_s1/Q</td>
<td>cnt_13_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>14</td>
<td>0.427</td>
<td>cnt_14_s1/Q</td>
<td>cnt_14_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>15</td>
<td>0.427</td>
<td>cnt_17_s1/Q</td>
<td>cnt_17_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>16</td>
<td>0.427</td>
<td>cnt_30_s1/Q</td>
<td>cnt_30_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>17</td>
<td>0.428</td>
<td>cnt_4_s1/Q</td>
<td>cnt_4_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>18</td>
<td>0.428</td>
<td>cnt_9_s1/Q</td>
<td>cnt_9_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>19</td>
<td>0.428</td>
<td>cnt_20_s1/Q</td>
<td>cnt_20_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>20</td>
<td>0.428</td>
<td>cnt_23_s1/Q</td>
<td>cnt_23_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>21</td>
<td>0.428</td>
<td>cnt_27_s1/Q</td>
<td>cnt_27_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>22</td>
<td>0.429</td>
<td>state_2_s0/Q</td>
<td>state_2_s0/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>23</td>
<td>0.483</td>
<td>cnt_29_s1/Q</td>
<td>cnt_29_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.494</td>
</tr>
<tr>
<td>24</td>
<td>0.485</td>
<td>cnt_19_s1/Q</td>
<td>cnt_19_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>25</td>
<td>0.488</td>
<td>cnt_1_s1/Q</td>
<td>cnt_1_s1/D</td>
<td>MDC_d:[R]</td>
<td>MDC_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.499</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.653</td>
<td>4.653</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MDC_d</td>
<td>state_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.653</td>
<td>4.653</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MDC_d</td>
<td>state_3_s1</td>
</tr>
<tr>
<td>3</td>
<td>3.653</td>
<td>4.653</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MDC_d</td>
<td>state_1_s1</td>
</tr>
<tr>
<td>4</td>
<td>3.653</td>
<td>4.653</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MDC_d</td>
<td>state_0_s1</td>
</tr>
<tr>
<td>5</td>
<td>3.653</td>
<td>4.653</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MDC_d</td>
<td>cnt_16_s1</td>
</tr>
<tr>
<td>6</td>
<td>3.653</td>
<td>4.653</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MDC_d</td>
<td>cnt_17_s1</td>
</tr>
<tr>
<td>7</td>
<td>3.653</td>
<td>4.653</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MDC_d</td>
<td>cnt_19_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.653</td>
<td>4.653</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MDC_d</td>
<td>cnt_18_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.653</td>
<td>4.653</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MDC_d</td>
<td>cnt_23_s1</td>
</tr>
<tr>
<td>10</td>
<td>3.653</td>
<td>4.653</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MDC_d</td>
<td>cnt_21_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>n646_s41/I1</td>
</tr>
<tr>
<td>1.733</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">n646_s41/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n643_s24/I0</td>
</tr>
<tr>
<td>2.864</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n643_s24/F</td>
</tr>
<tr>
<td>3.038</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>n646_s42/I3</td>
</tr>
<tr>
<td>3.491</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R27C28[1][A]</td>
<td style=" background: #97FFFF;">n646_s42/F</td>
</tr>
<tr>
<td>3.935</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td>n646_s27/I1</td>
</tr>
<tr>
<td>4.397</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td style=" background: #97FFFF;">n646_s27/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>n646_s44/I1</td>
</tr>
<tr>
<td>5.023</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">n646_s44/F</td>
</tr>
<tr>
<td>5.436</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>n646_s43/I0</td>
</tr>
<tr>
<td>5.898</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td style=" background: #97FFFF;">n646_s43/F</td>
</tr>
<tr>
<td>5.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td style=" font-weight:bold;">state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>state_0_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.847, 55.649%; route: 2.037, 39.816%; tC2Q: 0.232, 4.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R25C29[0][B]</td>
<td style=" font-weight:bold;">cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.700</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>n674_s23/I0</td>
</tr>
<tr>
<td>2.153</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">n674_s23/F</td>
</tr>
<tr>
<td>2.606</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>n661_s24/I2</td>
</tr>
<tr>
<td>3.059</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C27[1][B]</td>
<td style=" background: #97FFFF;">n661_s24/F</td>
</tr>
<tr>
<td>3.654</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>n647_s23/I1</td>
</tr>
<tr>
<td>4.025</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">n647_s23/F</td>
</tr>
<tr>
<td>4.464</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>n651_s22/I1</td>
</tr>
<tr>
<td>5.034</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">n651_s22/F</td>
</tr>
<tr>
<td>5.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" font-weight:bold;">cnt_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>cnt_27_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>cnt_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.847, 43.433%; route: 2.173, 51.111%; tC2Q: 0.232, 5.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R25C29[0][B]</td>
<td style=" font-weight:bold;">cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.700</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>n674_s23/I0</td>
</tr>
<tr>
<td>2.153</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">n674_s23/F</td>
</tr>
<tr>
<td>2.606</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>n661_s24/I2</td>
</tr>
<tr>
<td>3.059</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C27[1][B]</td>
<td style=" background: #97FFFF;">n661_s24/F</td>
</tr>
<tr>
<td>3.654</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>n647_s23/I1</td>
</tr>
<tr>
<td>4.025</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">n647_s23/F</td>
</tr>
<tr>
<td>4.461</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>n649_s22/I1</td>
</tr>
<tr>
<td>5.031</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">n649_s22/F</td>
</tr>
<tr>
<td>5.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.847, 43.467%; route: 2.170, 51.073%; tC2Q: 0.232, 5.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R25C29[0][B]</td>
<td style=" font-weight:bold;">cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.700</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>n674_s23/I0</td>
</tr>
<tr>
<td>2.153</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">n674_s23/F</td>
</tr>
<tr>
<td>2.606</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>n661_s24/I2</td>
</tr>
<tr>
<td>3.059</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C27[1][B]</td>
<td style=" background: #97FFFF;">n661_s24/F</td>
</tr>
<tr>
<td>3.654</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>n647_s23/I1</td>
</tr>
<tr>
<td>4.025</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">n647_s23/F</td>
</tr>
<tr>
<td>4.461</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>n648_s22/I0</td>
</tr>
<tr>
<td>5.031</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">n648_s22/F</td>
</tr>
<tr>
<td>5.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" font-weight:bold;">cnt_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>cnt_30_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>cnt_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.847, 43.467%; route: 2.170, 51.073%; tC2Q: 0.232, 5.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R25C29[0][B]</td>
<td style=" font-weight:bold;">cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.700</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>n674_s23/I0</td>
</tr>
<tr>
<td>2.153</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">n674_s23/F</td>
</tr>
<tr>
<td>2.606</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>n661_s24/I2</td>
</tr>
<tr>
<td>3.059</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C27[1][B]</td>
<td style=" background: #97FFFF;">n661_s24/F</td>
</tr>
<tr>
<td>3.654</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>n647_s23/I1</td>
</tr>
<tr>
<td>4.025</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">n647_s23/F</td>
</tr>
<tr>
<td>4.455</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>n653_s22/I2</td>
</tr>
<tr>
<td>5.025</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">n653_s22/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" font-weight:bold;">cnt_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>cnt_25_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>cnt_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.847, 43.526%; route: 2.164, 51.007%; tC2Q: 0.232, 5.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R25C29[0][B]</td>
<td style=" font-weight:bold;">cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.700</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>n674_s23/I0</td>
</tr>
<tr>
<td>2.153</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">n674_s23/F</td>
</tr>
<tr>
<td>2.606</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>n661_s24/I2</td>
</tr>
<tr>
<td>3.059</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C27[1][B]</td>
<td style=" background: #97FFFF;">n661_s24/F</td>
</tr>
<tr>
<td>3.746</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>n656_s24/I2</td>
</tr>
<tr>
<td>4.295</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">n656_s24/F</td>
</tr>
<tr>
<td>4.474</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>n659_s22/I1</td>
</tr>
<tr>
<td>5.023</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td style=" background: #97FFFF;">n659_s22/F</td>
</tr>
<tr>
<td>5.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">cnt_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>cnt_19_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>cnt_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.004, 47.254%; route: 2.005, 47.276%; tC2Q: 0.232, 5.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R25C29[0][B]</td>
<td style=" font-weight:bold;">cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.700</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>n674_s23/I0</td>
</tr>
<tr>
<td>2.153</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">n674_s23/F</td>
</tr>
<tr>
<td>2.606</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>n661_s24/I2</td>
</tr>
<tr>
<td>3.059</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C27[1][B]</td>
<td style=" background: #97FFFF;">n661_s24/F</td>
</tr>
<tr>
<td>3.746</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>n656_s24/I2</td>
</tr>
<tr>
<td>4.295</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">n656_s24/F</td>
</tr>
<tr>
<td>4.474</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>n656_s22/I1</td>
</tr>
<tr>
<td>5.023</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td style=" background: #97FFFF;">n656_s22/F</td>
</tr>
<tr>
<td>5.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td style=" font-weight:bold;">cnt_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>cnt_22_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>cnt_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.004, 47.254%; route: 2.005, 47.276%; tC2Q: 0.232, 5.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>n646_s41/I1</td>
</tr>
<tr>
<td>1.733</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">n646_s41/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n643_s24/I0</td>
</tr>
<tr>
<td>2.855</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n643_s24/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n643_s23/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n643_s23/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td>cnt_31_s3/I0</td>
</tr>
<tr>
<td>4.358</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R26C28[3][B]</td>
<td style=" background: #97FFFF;">cnt_31_s3/F</td>
</tr>
<tr>
<td>4.928</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">cnt_28_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>cnt_28_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>cnt_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 45.942%; route: 2.010, 48.463%; tC2Q: 0.232, 5.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>n646_s41/I1</td>
</tr>
<tr>
<td>1.733</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">n646_s41/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n643_s24/I0</td>
</tr>
<tr>
<td>2.855</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n643_s24/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n643_s23/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n643_s23/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td>cnt_31_s3/I0</td>
</tr>
<tr>
<td>4.358</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R26C28[3][B]</td>
<td style=" background: #97FFFF;">cnt_31_s3/F</td>
</tr>
<tr>
<td>4.928</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 45.942%; route: 2.010, 48.463%; tC2Q: 0.232, 5.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>n646_s41/I1</td>
</tr>
<tr>
<td>1.733</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">n646_s41/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n643_s24/I0</td>
</tr>
<tr>
<td>2.855</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n643_s24/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n643_s23/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n643_s23/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td>cnt_31_s3/I0</td>
</tr>
<tr>
<td>4.358</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R26C28[3][B]</td>
<td style=" background: #97FFFF;">cnt_31_s3/F</td>
</tr>
<tr>
<td>4.928</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" font-weight:bold;">cnt_30_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>cnt_30_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>cnt_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 45.942%; route: 2.010, 48.463%; tC2Q: 0.232, 5.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>n646_s41/I1</td>
</tr>
<tr>
<td>1.733</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">n646_s41/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n643_s24/I0</td>
</tr>
<tr>
<td>2.855</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n643_s24/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n643_s23/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n643_s23/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td>cnt_31_s3/I0</td>
</tr>
<tr>
<td>4.358</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R26C28[3][B]</td>
<td style=" background: #97FFFF;">cnt_31_s3/F</td>
</tr>
<tr>
<td>4.928</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" font-weight:bold;">cnt_31_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>cnt_31_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>cnt_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 45.942%; route: 2.010, 48.463%; tC2Q: 0.232, 5.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>n646_s41/I1</td>
</tr>
<tr>
<td>1.733</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">n646_s41/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n643_s24/I0</td>
</tr>
<tr>
<td>2.855</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n643_s24/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n643_s23/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n643_s23/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td>cnt_31_s3/I0</td>
</tr>
<tr>
<td>4.358</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R26C28[3][B]</td>
<td style=" background: #97FFFF;">cnt_31_s3/F</td>
</tr>
<tr>
<td>4.925</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">cnt_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>cnt_9_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>cnt_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 45.982%; route: 2.006, 48.419%; tC2Q: 0.232, 5.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>n646_s41/I1</td>
</tr>
<tr>
<td>1.733</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">n646_s41/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n643_s24/I0</td>
</tr>
<tr>
<td>2.855</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n643_s24/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n643_s23/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n643_s23/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td>cnt_31_s3/I0</td>
</tr>
<tr>
<td>4.358</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R26C28[3][B]</td>
<td style=" background: #97FFFF;">cnt_31_s3/F</td>
</tr>
<tr>
<td>4.925</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">cnt_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>cnt_10_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>cnt_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 45.982%; route: 2.006, 48.419%; tC2Q: 0.232, 5.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>n646_s41/I1</td>
</tr>
<tr>
<td>1.733</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">n646_s41/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n643_s24/I0</td>
</tr>
<tr>
<td>2.855</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n643_s24/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n643_s23/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n643_s23/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td>cnt_31_s3/I0</td>
</tr>
<tr>
<td>4.358</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R26C28[3][B]</td>
<td style=" background: #97FFFF;">cnt_31_s3/F</td>
</tr>
<tr>
<td>4.925</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">cnt_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>cnt_11_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>cnt_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 45.982%; route: 2.006, 48.419%; tC2Q: 0.232, 5.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>n646_s41/I1</td>
</tr>
<tr>
<td>1.733</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">n646_s41/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n643_s24/I0</td>
</tr>
<tr>
<td>2.855</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n643_s24/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n643_s23/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n643_s23/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td>cnt_31_s3/I0</td>
</tr>
<tr>
<td>4.358</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R26C28[3][B]</td>
<td style=" background: #97FFFF;">cnt_31_s3/F</td>
</tr>
<tr>
<td>4.925</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">cnt_19_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>cnt_19_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>cnt_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 45.982%; route: 2.006, 48.419%; tC2Q: 0.232, 5.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>n646_s41/I1</td>
</tr>
<tr>
<td>1.733</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">n646_s41/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n643_s24/I0</td>
</tr>
<tr>
<td>2.855</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n643_s24/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n643_s23/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n643_s23/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td>cnt_31_s3/I0</td>
</tr>
<tr>
<td>4.358</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R26C28[3][B]</td>
<td style=" background: #97FFFF;">cnt_31_s3/F</td>
</tr>
<tr>
<td>4.925</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td style=" font-weight:bold;">cnt_22_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>cnt_22_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>cnt_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 45.982%; route: 2.006, 48.419%; tC2Q: 0.232, 5.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>n646_s41/I1</td>
</tr>
<tr>
<td>1.733</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">n646_s41/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n643_s24/I0</td>
</tr>
<tr>
<td>2.855</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n643_s24/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n643_s23/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n643_s23/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td>cnt_31_s3/I0</td>
</tr>
<tr>
<td>4.358</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R26C28[3][B]</td>
<td style=" background: #97FFFF;">cnt_31_s3/F</td>
</tr>
<tr>
<td>4.921</td>
<td>0.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[2][B]</td>
<td style=" font-weight:bold;">cnt_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[2][B]</td>
<td>cnt_7_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C26[2][B]</td>
<td>cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 46.022%; route: 2.002, 48.373%; tC2Q: 0.232, 5.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>n646_s41/I1</td>
</tr>
<tr>
<td>1.733</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">n646_s41/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n643_s24/I0</td>
</tr>
<tr>
<td>2.855</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n643_s24/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n643_s23/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n643_s23/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td>cnt_31_s3/I0</td>
</tr>
<tr>
<td>4.358</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R26C28[3][B]</td>
<td style=" background: #97FFFF;">cnt_31_s3/F</td>
</tr>
<tr>
<td>4.921</td>
<td>0.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" font-weight:bold;">cnt_24_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cnt_24_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cnt_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 46.022%; route: 2.002, 48.373%; tC2Q: 0.232, 5.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>n646_s41/I1</td>
</tr>
<tr>
<td>1.733</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">n646_s41/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n643_s24/I0</td>
</tr>
<tr>
<td>2.855</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n643_s24/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n643_s23/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n643_s23/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td>cnt_31_s3/I0</td>
</tr>
<tr>
<td>4.358</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R26C28[3][B]</td>
<td style=" background: #97FFFF;">cnt_31_s3/F</td>
</tr>
<tr>
<td>4.921</td>
<td>0.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" font-weight:bold;">cnt_25_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>cnt_25_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>cnt_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 46.022%; route: 2.002, 48.373%; tC2Q: 0.232, 5.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>n646_s41/I1</td>
</tr>
<tr>
<td>1.733</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">n646_s41/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n643_s24/I0</td>
</tr>
<tr>
<td>2.855</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n643_s24/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n643_s23/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n643_s23/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td>cnt_31_s3/I0</td>
</tr>
<tr>
<td>4.358</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R26C28[3][B]</td>
<td style=" background: #97FFFF;">cnt_31_s3/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" font-weight:bold;">cnt_14_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>cnt_14_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>cnt_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 46.063%; route: 1.999, 48.327%; tC2Q: 0.232, 5.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>n646_s41/I1</td>
</tr>
<tr>
<td>1.733</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">n646_s41/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n643_s24/I0</td>
</tr>
<tr>
<td>2.855</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n643_s24/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n643_s23/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n643_s23/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td>cnt_31_s3/I0</td>
</tr>
<tr>
<td>4.358</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R26C28[3][B]</td>
<td style=" background: #97FFFF;">cnt_31_s3/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" font-weight:bold;">cnt_15_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>cnt_15_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>cnt_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 46.063%; route: 1.999, 48.327%; tC2Q: 0.232, 5.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>n646_s41/I1</td>
</tr>
<tr>
<td>1.733</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">n646_s41/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n643_s24/I0</td>
</tr>
<tr>
<td>2.855</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n643_s24/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n643_s23/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n643_s23/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td>cnt_31_s3/I0</td>
</tr>
<tr>
<td>4.358</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R26C28[3][B]</td>
<td style=" background: #97FFFF;">cnt_31_s3/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">cnt_17_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>cnt_17_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>cnt_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 46.063%; route: 1.999, 48.327%; tC2Q: 0.232, 5.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>n646_s41/I1</td>
</tr>
<tr>
<td>1.733</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">n646_s41/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n643_s24/I0</td>
</tr>
<tr>
<td>2.855</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n643_s24/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n643_s23/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n643_s23/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td>cnt_31_s3/I0</td>
</tr>
<tr>
<td>4.358</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R26C28[3][B]</td>
<td style=" background: #97FFFF;">cnt_31_s3/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" font-weight:bold;">cnt_18_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>cnt_18_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>cnt_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 46.063%; route: 1.999, 48.327%; tC2Q: 0.232, 5.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R25C29[0][B]</td>
<td style=" font-weight:bold;">cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.700</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>n674_s23/I0</td>
</tr>
<tr>
<td>2.153</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">n674_s23/F</td>
</tr>
<tr>
<td>2.606</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>n661_s24/I2</td>
</tr>
<tr>
<td>3.059</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C27[1][B]</td>
<td style=" background: #97FFFF;">n661_s24/F</td>
</tr>
<tr>
<td>3.654</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>n647_s23/I1</td>
</tr>
<tr>
<td>4.025</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">n647_s23/F</td>
</tr>
<tr>
<td>4.455</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>n654_s22/I1</td>
</tr>
<tr>
<td>4.917</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">n654_s22/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" font-weight:bold;">cnt_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cnt_24_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cnt_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.739, 42.051%; route: 2.164, 52.339%; tC2Q: 0.232, 5.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>n646_s41/I1</td>
</tr>
<tr>
<td>1.733</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">n646_s41/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n643_s24/I0</td>
</tr>
<tr>
<td>2.855</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n643_s24/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n643_s23/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n643_s23/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td>cnt_31_s3/I0</td>
</tr>
<tr>
<td>4.358</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R26C28[3][B]</td>
<td style=" background: #97FFFF;">cnt_31_s3/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" font-weight:bold;">cnt_27_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>cnt_27_s1/CLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>cnt_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 46.072%; route: 1.998, 48.317%; tC2Q: 0.232, 5.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>mdc_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mdc_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.825</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" font-weight:bold;">mdc_cnt_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>mdc_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mdc_cnt_0_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>mdc_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>mdc_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mdc_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.828</td>
<td>0.828</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td style=" font-weight:bold;">mdc_cnt_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>mdc_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mdc_cnt_4_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>mdc_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.828, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>mdc_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mdc_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.828</td>
<td>0.828</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">mdc_cnt_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>mdc_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mdc_cnt_1_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>mdc_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.828, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>mdc_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mdc_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.828</td>
<td>0.828</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td style=" font-weight:bold;">mdc_cnt_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>mdc_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mdc_cnt_2_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>mdc_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.828, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>mdc_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mdc_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.828</td>
<td>0.828</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">mdc_cnt_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>mdc_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mdc_cnt_3_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>mdc_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.828, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mdio_out_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>state_2_s0/CLK</td>
</tr>
<tr>
<td>0.767</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R26C26[1][A]</td>
<td style=" font-weight:bold;">state_2_s0/Q</td>
</tr>
<tr>
<td>0.902</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>n1024_s22/I0</td>
</tr>
<tr>
<td>1.134</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" background: #97FFFF;">n1024_s22/F</td>
</tr>
<tr>
<td>1.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" font-weight:bold;">mdio_out_en_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>mdio_out_en_s1/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mdio_out_en_s1</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>mdio_out_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.294</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.837%; route: 0.134, 23.606%; tC2Q: 0.202, 35.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>mdc_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mdc_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>mdc_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C25[0][A]</td>
<td style=" font-weight:bold;">mdc_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>n60_s2/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" background: #97FFFF;">n60_s2/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" font-weight:bold;">mdc_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>mdc_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>mdc_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>mdc_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mdc_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>mdc_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">mdc_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C25[1][A]</td>
<td>n57_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" background: #97FFFF;">n57_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">mdc_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>mdc_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>mdc_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>cnt_8_s1/CLK</td>
</tr>
<tr>
<td>0.767</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">cnt_8_s1/Q</td>
</tr>
<tr>
<td>0.770</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>n670_s22/I2</td>
</tr>
<tr>
<td>1.002</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" background: #97FFFF;">n670_s22/F</td>
</tr>
<tr>
<td>1.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">cnt_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>cnt_8_s1/CLK</td>
</tr>
<tr>
<td>0.576</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>cnt_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>cnt_21_s1/CLK</td>
</tr>
<tr>
<td>0.767</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">cnt_21_s1/Q</td>
</tr>
<tr>
<td>0.770</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>n657_s22/I3</td>
</tr>
<tr>
<td>1.002</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">n657_s22/F</td>
</tr>
<tr>
<td>1.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">cnt_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>cnt_21_s1/CLK</td>
</tr>
<tr>
<td>0.576</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>cnt_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>cnt_25_s1/CLK</td>
</tr>
<tr>
<td>0.767</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C26[1][A]</td>
<td style=" font-weight:bold;">cnt_25_s1/Q</td>
</tr>
<tr>
<td>0.770</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>n653_s22/I3</td>
</tr>
<tr>
<td>1.002</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">n653_s22/F</td>
</tr>
<tr>
<td>1.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" font-weight:bold;">cnt_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>cnt_25_s1/CLK</td>
</tr>
<tr>
<td>0.576</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>cnt_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>cnt_11_s1/CLK</td>
</tr>
<tr>
<td>0.767</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">cnt_11_s1/Q</td>
</tr>
<tr>
<td>0.771</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>n667_s23/I0</td>
</tr>
<tr>
<td>1.003</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" background: #97FFFF;">n667_s23/F</td>
</tr>
<tr>
<td>1.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">cnt_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>cnt_11_s1/CLK</td>
</tr>
<tr>
<td>0.576</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>cnt_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>cnt_13_s1/CLK</td>
</tr>
<tr>
<td>0.767</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R29C29[0][A]</td>
<td style=" font-weight:bold;">cnt_13_s1/Q</td>
</tr>
<tr>
<td>0.771</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>n665_s23/I0</td>
</tr>
<tr>
<td>1.003</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">n665_s23/F</td>
</tr>
<tr>
<td>1.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" font-weight:bold;">cnt_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>cnt_13_s1/CLK</td>
</tr>
<tr>
<td>0.576</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>cnt_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>cnt_14_s1/CLK</td>
</tr>
<tr>
<td>0.767</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C30[1][A]</td>
<td style=" font-weight:bold;">cnt_14_s1/Q</td>
</tr>
<tr>
<td>0.771</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>n664_s23/I3</td>
</tr>
<tr>
<td>1.003</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">n664_s23/F</td>
</tr>
<tr>
<td>1.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" font-weight:bold;">cnt_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>cnt_14_s1/CLK</td>
</tr>
<tr>
<td>0.576</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>cnt_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>cnt_17_s1/CLK</td>
</tr>
<tr>
<td>0.767</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">cnt_17_s1/Q</td>
</tr>
<tr>
<td>0.771</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>n661_s22/I2</td>
</tr>
<tr>
<td>1.003</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">n661_s22/F</td>
</tr>
<tr>
<td>1.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">cnt_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>cnt_17_s1/CLK</td>
</tr>
<tr>
<td>0.576</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>cnt_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>cnt_30_s1/CLK</td>
</tr>
<tr>
<td>0.767</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C26[1][A]</td>
<td style=" font-weight:bold;">cnt_30_s1/Q</td>
</tr>
<tr>
<td>0.771</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>n648_s22/I2</td>
</tr>
<tr>
<td>1.003</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">n648_s22/F</td>
</tr>
<tr>
<td>1.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" font-weight:bold;">cnt_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>cnt_30_s1/CLK</td>
</tr>
<tr>
<td>0.576</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>cnt_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>cnt_4_s1/CLK</td>
</tr>
<tr>
<td>0.767</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">cnt_4_s1/Q</td>
</tr>
<tr>
<td>0.772</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>n674_s22/I2</td>
</tr>
<tr>
<td>1.004</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" background: #97FFFF;">n674_s22/F</td>
</tr>
<tr>
<td>1.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>cnt_4_s1/CLK</td>
</tr>
<tr>
<td>0.576</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>cnt_9_s1/CLK</td>
</tr>
<tr>
<td>0.767</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">cnt_9_s1/Q</td>
</tr>
<tr>
<td>0.772</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>n669_s22/I0</td>
</tr>
<tr>
<td>1.004</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" background: #97FFFF;">n669_s22/F</td>
</tr>
<tr>
<td>1.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">cnt_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>cnt_9_s1/CLK</td>
</tr>
<tr>
<td>0.576</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>cnt_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>cnt_20_s1/CLK</td>
</tr>
<tr>
<td>0.767</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">cnt_20_s1/Q</td>
</tr>
<tr>
<td>0.772</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>n658_s23/I3</td>
</tr>
<tr>
<td>1.004</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">n658_s23/F</td>
</tr>
<tr>
<td>1.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">cnt_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>cnt_20_s1/CLK</td>
</tr>
<tr>
<td>0.576</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>cnt_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>cnt_23_s1/CLK</td>
</tr>
<tr>
<td>0.767</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">cnt_23_s1/Q</td>
</tr>
<tr>
<td>0.772</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>n655_s23/I0</td>
</tr>
<tr>
<td>1.004</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" background: #97FFFF;">n655_s23/F</td>
</tr>
<tr>
<td>1.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">cnt_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>cnt_23_s1/CLK</td>
</tr>
<tr>
<td>0.576</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>cnt_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_27_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>cnt_27_s1/CLK</td>
</tr>
<tr>
<td>0.767</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R30C27[0][A]</td>
<td style=" font-weight:bold;">cnt_27_s1/Q</td>
</tr>
<tr>
<td>0.772</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>n651_s22/I2</td>
</tr>
<tr>
<td>1.004</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">n651_s22/F</td>
</tr>
<tr>
<td>1.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" font-weight:bold;">cnt_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>cnt_27_s1/CLK</td>
</tr>
<tr>
<td>0.576</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>cnt_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>state_2_s0/CLK</td>
</tr>
<tr>
<td>0.767</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R26C26[1][A]</td>
<td style=" font-weight:bold;">state_2_s0/Q</td>
</tr>
<tr>
<td>0.774</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>n644_s22/I2</td>
</tr>
<tr>
<td>1.006</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" background: #97FFFF;">n644_s22/F</td>
</tr>
<tr>
<td>1.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" font-weight:bold;">state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>state_2_s0/CLK</td>
</tr>
<tr>
<td>0.576</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>0.767</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/Q</td>
</tr>
<tr>
<td>0.770</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>n649_s22/I2</td>
</tr>
<tr>
<td>1.060</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">n649_s22/F</td>
</tr>
<tr>
<td>1.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1/CLK</td>
</tr>
<tr>
<td>0.576</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>cnt_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.652%; route: 0.002, 0.494%; tC2Q: 0.202, 40.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>cnt_19_s1/CLK</td>
</tr>
<tr>
<td>0.767</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">cnt_19_s1/Q</td>
</tr>
<tr>
<td>0.771</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>n659_s22/I2</td>
</tr>
<tr>
<td>1.061</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td style=" background: #97FFFF;">n659_s22/F</td>
</tr>
<tr>
<td>1.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">cnt_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>cnt_19_s1/CLK</td>
</tr>
<tr>
<td>0.576</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>cnt_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.507%; route: 0.004, 0.740%; tC2Q: 0.202, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MDC_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MDC_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>cnt_1_s1/CLK</td>
</tr>
<tr>
<td>0.767</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R26C30[2][A]</td>
<td style=" font-weight:bold;">cnt_1_s1/Q</td>
</tr>
<tr>
<td>0.775</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>n677_s22/I1</td>
</tr>
<tr>
<td>1.065</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td style=" background: #97FFFF;">n677_s22/F</td>
</tr>
<tr>
<td>1.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td style=" font-weight:bold;">cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R26C25[3][A]</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>cnt_1_s1/CLK</td>
</tr>
<tr>
<td>0.576</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.077%; route: 0.007, 1.469%; tC2Q: 0.202, 40.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MDC_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>state_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>5.913</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>state_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>state_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MDC_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>state_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>5.913</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>state_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>state_3_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MDC_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>state_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>5.913</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>state_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>state_1_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MDC_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>state_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>5.913</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>state_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>state_0_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MDC_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_16_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>5.913</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_16_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_16_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MDC_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_17_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>5.913</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_17_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_17_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MDC_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_19_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>5.913</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_19_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_19_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MDC_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_18_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>5.913</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_18_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_18_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MDC_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_23_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>5.913</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_23_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_23_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MDC_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_21_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>5.913</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_21_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MDC_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>MDC_d_s/F</td>
</tr>
<tr>
<td>10.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_21_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>42</td>
<td>MDC_d</td>
<td>4.849</td>
<td>1.327</td>
</tr>
<tr>
<td>32</td>
<td>cnt_31_8</td>
<td>5.818</td>
<td>0.728</td>
</tr>
<tr>
<td>15</td>
<td>state[1]</td>
<td>6.602</td>
<td>0.452</td>
</tr>
<tr>
<td>15</td>
<td>state[2]</td>
<td>7.291</td>
<td>0.713</td>
</tr>
<tr>
<td>14</td>
<td>state[3]</td>
<td>6.652</td>
<td>0.692</td>
</tr>
<tr>
<td>13</td>
<td>state_0_4</td>
<td>6.375</td>
<td>0.598</td>
</tr>
<tr>
<td>13</td>
<td>cnt[0]</td>
<td>5.713</td>
<td>0.686</td>
</tr>
<tr>
<td>13</td>
<td>n661_28</td>
<td>5.713</td>
<td>0.703</td>
</tr>
<tr>
<td>11</td>
<td>CLK_d</td>
<td>8.462</td>
<td>0.261</td>
</tr>
<tr>
<td>11</td>
<td>cnt[1]</td>
<td>5.824</td>
<td>0.688</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C31</td>
<td>66.67%</td>
</tr>
<tr>
<td>R25C28</td>
<td>56.94%</td>
</tr>
<tr>
<td>R27C26</td>
<td>52.78%</td>
</tr>
<tr>
<td>R26C25</td>
<td>51.39%</td>
</tr>
<tr>
<td>R29C30</td>
<td>51.39%</td>
</tr>
<tr>
<td>R26C28</td>
<td>50.00%</td>
</tr>
<tr>
<td>R30C26</td>
<td>50.00%</td>
</tr>
<tr>
<td>R25C27</td>
<td>48.61%</td>
</tr>
<tr>
<td>R27C29</td>
<td>48.61%</td>
</tr>
<tr>
<td>R26C27</td>
<td>47.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
