 
****************************************
Report : area
Design : System_Top
Version: K-2015.06
Date   : Mon Aug 19 03:30:00 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          703
Number of nets:                          2515
Number of cells:                         1766
Number of combinational cells:           1365
Number of sequential cells:               365
Number of macros/black boxes:               0
Number of buf/inv:                        224
Number of references:                      20

Combinational area:              12896.632220
Buf/Inv area:                      836.633719
Noncombinational area:            8880.554771
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 21777.186991
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  -------------------------
System_Top                        21777.1870    100.0     62.3651     0.0000  0.0000  System_Top
ALU                                5631.6862     25.9   1131.9854   440.0858  0.0000  ALU
ALU/add_34                          231.8099      1.1    231.8099     0.0000  0.0000  ALU_DW01_add_0
ALU/div_41                         1437.9274      6.6   1437.9274     0.0000  0.0000  ALU_DW_div_uns_0
ALU/mult_36                        2123.9435      9.8   1918.0210     0.0000  0.0000  ALU_DW02_mult_0
ALU/mult_36/FS_1                    205.9225      0.9    205.9225     0.0000  0.0000  ALU_DW01_add_1
ALU/sub_35                          265.9342      1.2    265.9342     0.0000  0.0000  ALU_DW01_sub_0
CLK_GATE                             40.0078      0.2      0.0000    40.0078  0.0000  CLK_GATE
DATA_SYNC                           395.3712      1.8     84.7224   310.6488  0.0000  DATA_SYNC
FIFO_TOP                           3754.8497     17.2      0.0000     0.0000  0.0000  FIFO_TOP
FIFO_TOP/fifomem                   2556.9691     11.7   1201.4107  1355.5583  0.0000  FIFO_MEM_CNTRL
FIFO_TOP/rptr_empty                 391.8411      1.8    158.8545   232.9866  0.0000  FIFO_RD
FIFO_TOP/sync_r2w                   207.0992      1.0      0.0000   207.0992  0.0000  FIFO_DF_SYNC_1
FIFO_TOP/sync_w2r                   207.0992      1.0      0.0000   207.0992  0.0000  FIFO_DF_SYNC_0
FIFO_TOP/wptr_full                  391.8411      1.8    158.8545   232.9866  0.0000  FIFO_WR
PULSE_GEN                            57.6583      0.3      5.8835    51.7748  0.0000  PULSE_GEN
RST_SYNC_1                           51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_0
RST_SYNC_2                           51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_1
RX_CLK_DIV                          767.2084      3.5    442.4392   232.9866  0.0000  ClkDiv_1
RX_CLK_DIV/add_48                    91.7826      0.4     91.7826     0.0000  0.0000  ClkDiv_1_DW01_inc_0
RegFile                            6088.2458     28.0   2541.6721  3546.5738  0.0000  RegFile
SYS_CTRL                            821.3366      3.8    614.2374   207.0992  0.0000  SYS_CTRL
TX_CLK_DIV                          767.2084      3.5    442.4392   232.9866  0.0000  ClkDiv_0
TX_CLK_DIV/add_48                    91.7826      0.4     91.7826     0.0000  0.0000  ClkDiv_0_DW01_inc_0
UART_RX_TOP                        1896.8404      8.7      0.0000     0.0000  0.0000  UART_RX_TOP
UART_RX_TOP/D1                      142.3807      0.7     61.1884    81.1923  0.0000  UART_RX_data_sampler
UART_RX_TOP/D2                      283.5847      1.3     67.0719   216.5128  0.0000  UART_RX_deserializer
UART_RX_TOP/E1                      536.5752      2.5    292.9983   243.5769  0.0000  UART_RX_edge_bit_counter
UART_RX_TOP/F1                      707.1967      3.2    598.9403   108.2564  0.0000  UART_RX_FSM
UART_RX_TOP/P1                      141.2040      0.6    115.3166    25.8874  0.0000  UART_RX_parity_checker
UART_RX_TOP/S1                       42.3612      0.2     16.4738    25.8874  0.0000  UART_RX_start_checker
UART_RX_TOP/S2                       43.5379      0.2     17.6505    25.8874  0.0000  UART_RX_stop_checker
UART_TX_TOP                        1390.8594      6.4     91.7826   232.9866  0.0000  UART_TX_TOP
UART_TX_TOP/F1                      283.5847      1.3    152.9710   130.6137  0.0000  UART_TX_FSM
UART_TX_TOP/M1                       42.3612      0.2     42.3612     0.0000  0.0000  UART_TX_MUX
UART_TX_TOP/P1                      124.7302      0.6     98.8428    25.8874  0.0000  UART_TX_Parity_Calculator
UART_TX_TOP/S1                      615.4141      2.8    252.9905   362.4236  0.0000  UART_TX_Serializer
--------------------------------  ----------  -------  ----------  ---------  ------  -------------------------
Total                                                  12896.6322  8880.5548  0.0000

1
