

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Sun Aug  7 09:46:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cordic_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      254|      254|  2.540 us|  2.540 us|  255|  255|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1  |      240|      240|        15|         15|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 15, D = 15, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 19 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 4 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.43>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %y" [../src/cordiccart2pol.cpp:8]   --->   Operation 30 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %x" [../src/cordiccart2pol.cpp:8]   --->   Operation 31 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_ogt  i32 %y_read, i32 0" [../src/cordiccart2pol.cpp:21]   --->   Operation 32 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.43>
ST_2 : Operation 33 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_ogt  i32 %y_read, i32 0" [../src/cordiccart2pol.cpp:21]   --->   Operation 33 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.41>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7"   --->   Operation 34 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %theta"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %y_read" [../src/cordiccart2pol.cpp:21]   --->   Operation 46 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln21, i32 23, i32 30" [../src/cordiccart2pol.cpp:21]   --->   Operation 47 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i32 %bitcast_ln21" [../src/cordiccart2pol.cpp:21]   --->   Operation 48 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.55ns)   --->   "%icmp_ln21 = icmp_ne  i8 %tmp, i8 255" [../src/cordiccart2pol.cpp:21]   --->   Operation 49 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (2.44ns)   --->   "%icmp_ln21_1 = icmp_eq  i23 %trunc_ln21, i23 0" [../src/cordiccart2pol.cpp:21]   --->   Operation 50 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%or_ln21 = or i1 %icmp_ln21_1, i1 %icmp_ln21" [../src/cordiccart2pol.cpp:21]   --->   Operation 51 'or' 'or_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln21 = and i1 %or_ln21, i1 %tmp_1" [../src/cordiccart2pol.cpp:21]   --->   Operation 52 'and' 'and_ln21' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node c_y_1)   --->   "%bitcast_ln24 = bitcast i32 %x_read" [../src/cordiccart2pol.cpp:24]   --->   Operation 53 'bitcast' 'bitcast_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node c_y_1)   --->   "%xor_ln24 = xor i32 %bitcast_ln24, i32 2147483648" [../src/cordiccart2pol.cpp:24]   --->   Operation 54 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node c_y_1)   --->   "%c_y = bitcast i32 %xor_ln24" [../src/cordiccart2pol.cpp:24]   --->   Operation 55 'bitcast' 'c_y' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node c_x_1)   --->   "%xor_ln28 = xor i32 %bitcast_ln21, i32 2147483648" [../src/cordiccart2pol.cpp:28]   --->   Operation 56 'xor' 'xor_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node c_x_1)   --->   "%c_x = bitcast i32 %xor_ln28" [../src/cordiccart2pol.cpp:28]   --->   Operation 57 'bitcast' 'c_x' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.99ns) (out node of the LUT)   --->   "%c_x_1 = select i1 %and_ln21, i32 %y_read, i32 %c_x" [../src/cordiccart2pol.cpp:21]   --->   Operation 58 'select' 'c_x_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.99ns) (out node of the LUT)   --->   "%c_y_1 = select i1 %and_ln21, i32 %c_y, i32 %x_read" [../src/cordiccart2pol.cpp:21]   --->   Operation 59 'select' 'c_y_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.69ns)   --->   "%angle = select i1 %and_ln21, i32 1.5708, i32 -1.5708" [../src/cordiccart2pol.cpp:21]   --->   Operation 60 'select' 'angle' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.58ns)   --->   "%br_ln33 = br void" [../src/cordiccart2pol.cpp:33]   --->   Operation 61 'br' 'br_ln33' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.43>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%i = phi i5 0, void, i5 %add_ln33, void %.split" [../src/cordiccart2pol.cpp:33]   --->   Operation 62 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%angle_1 = phi i32 %angle, void, i32 %angle_2, void %.split"   --->   Operation 63 'phi' 'angle_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%c_y_2 = phi i32 %c_y_1, void, i32 %c_y_3, void %.split"   --->   Operation 64 'phi' 'c_y_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%c_x_4 = phi i32 %c_x_1, void, i32 %c_x_3, void %.split"   --->   Operation 65 'phi' 'c_x_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.78ns)   --->   "%add_ln33 = add i5 %i, i5 1" [../src/cordiccart2pol.cpp:33]   --->   Operation 66 'add' 'add_ln33' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 67 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp_eq  i5 %i, i5 16" [../src/cordiccart2pol.cpp:33]   --->   Operation 68 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 69 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %.split, void" [../src/cordiccart2pol.cpp:33]   --->   Operation 70 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%i_cast = zext i5 %i" [../src/cordiccart2pol.cpp:33]   --->   Operation 71 'zext' 'i_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_olt  i32 %c_y_2, i32 0" [../src/cordiccart2pol.cpp:35]   --->   Operation 72 'fcmp' 'tmp_3' <Predicate = (!icmp_ln33)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%Kvalues_addr = getelementptr i32 %Kvalues, i64 0, i64 %i_cast" [../src/cordiccart2pol.cpp:41]   --->   Operation 73 'getelementptr' 'Kvalues_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (2.32ns)   --->   "%Kvalues_load = load i4 %Kvalues_addr" [../src/cordiccart2pol.cpp:41]   --->   Operation 74 'load' 'Kvalues_load' <Predicate = (!icmp_ln33)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%angles_addr = getelementptr i32 %angles, i64 0, i64 %i_cast" [../src/cordiccart2pol.cpp:43]   --->   Operation 75 'getelementptr' 'angles_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (2.32ns)   --->   "%angles_load = load i4 %angles_addr" [../src/cordiccart2pol.cpp:43]   --->   Operation 76 'load' 'angles_load' <Predicate = (!icmp_ln33)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %c_y_2" [../src/cordiccart2pol.cpp:35]   --->   Operation 77 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32 23, i32 30" [../src/cordiccart2pol.cpp:35]   --->   Operation 78 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35" [../src/cordiccart2pol.cpp:35]   --->   Operation 79 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.55ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp_2, i8 255" [../src/cordiccart2pol.cpp:35]   --->   Operation 80 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (2.44ns)   --->   "%icmp_ln35_1 = icmp_eq  i23 %trunc_ln35, i23 0" [../src/cordiccart2pol.cpp:35]   --->   Operation 81 'icmp' 'icmp_ln35_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35 = or i1 %icmp_ln35_1, i1 %icmp_ln35" [../src/cordiccart2pol.cpp:35]   --->   Operation 82 'or' 'or_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_olt  i32 %c_y_2, i32 0" [../src/cordiccart2pol.cpp:35]   --->   Operation 83 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %or_ln35, i1 %tmp_3" [../src/cordiccart2pol.cpp:35]   --->   Operation 84 'and' 'and_ln35' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/2] (2.32ns)   --->   "%Kvalues_load = load i4 %Kvalues_addr" [../src/cordiccart2pol.cpp:41]   --->   Operation 85 'load' 'Kvalues_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 86 [1/2] (2.32ns)   --->   "%angles_load = load i4 %angles_addr" [../src/cordiccart2pol.cpp:43]   --->   Operation 86 'load' 'angles_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 6.40>
ST_6 : Operation 87 [1/1] (0.69ns)   --->   "%select_ln41 = select i1 %and_ln35, i32 -1, i32 1" [../src/cordiccart2pol.cpp:41]   --->   Operation 87 'select' 'select_ln41' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [4/4] (5.70ns)   --->   "%mul = fmul i32 %select_ln41, i32 %Kvalues_load" [../src/cordiccart2pol.cpp:41]   --->   Operation 88 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.69ns)   --->   "%select_ln42 = select i1 %and_ln35, i32 1, i32 -1" [../src/cordiccart2pol.cpp:42]   --->   Operation 89 'select' 'select_ln42' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %select_ln42, i32 %Kvalues_load" [../src/cordiccart2pol.cpp:42]   --->   Operation 90 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 91 [3/4] (5.70ns)   --->   "%mul = fmul i32 %select_ln41, i32 %Kvalues_load" [../src/cordiccart2pol.cpp:41]   --->   Operation 91 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %select_ln42, i32 %Kvalues_load" [../src/cordiccart2pol.cpp:42]   --->   Operation 92 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [4/4] (5.70ns)   --->   "%mul4 = fmul i32 %select_ln42, i32 %angles_load" [../src/cordiccart2pol.cpp:43]   --->   Operation 93 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 94 [2/4] (5.70ns)   --->   "%mul = fmul i32 %select_ln41, i32 %Kvalues_load" [../src/cordiccart2pol.cpp:41]   --->   Operation 94 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %select_ln42, i32 %Kvalues_load" [../src/cordiccart2pol.cpp:42]   --->   Operation 95 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [3/4] (5.70ns)   --->   "%mul4 = fmul i32 %select_ln42, i32 %angles_load" [../src/cordiccart2pol.cpp:43]   --->   Operation 96 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 97 [1/4] (5.70ns)   --->   "%mul = fmul i32 %select_ln41, i32 %Kvalues_load" [../src/cordiccart2pol.cpp:41]   --->   Operation 97 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %select_ln42, i32 %Kvalues_load" [../src/cordiccart2pol.cpp:42]   --->   Operation 98 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [2/4] (5.70ns)   --->   "%mul4 = fmul i32 %select_ln42, i32 %angles_load" [../src/cordiccart2pol.cpp:43]   --->   Operation 99 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 100 [4/4] (5.70ns)   --->   "%mul6 = fmul i32 %mul, i32 %c_y_2" [../src/cordiccart2pol.cpp:41]   --->   Operation 100 'fmul' 'mul6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [4/4] (5.70ns)   --->   "%mul3 = fmul i32 %mul2, i32 %c_x_4" [../src/cordiccart2pol.cpp:42]   --->   Operation 101 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/4] (5.70ns)   --->   "%mul4 = fmul i32 %select_ln42, i32 %angles_load" [../src/cordiccart2pol.cpp:43]   --->   Operation 102 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 103 [3/4] (5.70ns)   --->   "%mul6 = fmul i32 %mul, i32 %c_y_2" [../src/cordiccart2pol.cpp:41]   --->   Operation 103 'fmul' 'mul6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [3/4] (5.70ns)   --->   "%mul3 = fmul i32 %mul2, i32 %c_x_4" [../src/cordiccart2pol.cpp:42]   --->   Operation 104 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [5/5] (7.25ns)   --->   "%angle_2 = fsub i32 %angle_1, i32 %mul4" [../src/cordiccart2pol.cpp:43]   --->   Operation 105 'fsub' 'angle_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 106 [2/4] (5.70ns)   --->   "%mul6 = fmul i32 %mul, i32 %c_y_2" [../src/cordiccart2pol.cpp:41]   --->   Operation 106 'fmul' 'mul6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [2/4] (5.70ns)   --->   "%mul3 = fmul i32 %mul2, i32 %c_x_4" [../src/cordiccart2pol.cpp:42]   --->   Operation 107 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [4/5] (7.25ns)   --->   "%angle_2 = fsub i32 %angle_1, i32 %mul4" [../src/cordiccart2pol.cpp:43]   --->   Operation 108 'fsub' 'angle_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 109 [1/4] (5.70ns)   --->   "%mul6 = fmul i32 %mul, i32 %c_y_2" [../src/cordiccart2pol.cpp:41]   --->   Operation 109 'fmul' 'mul6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/4] (5.70ns)   --->   "%mul3 = fmul i32 %mul2, i32 %c_x_4" [../src/cordiccart2pol.cpp:42]   --->   Operation 110 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [3/5] (7.25ns)   --->   "%angle_2 = fsub i32 %angle_1, i32 %mul4" [../src/cordiccart2pol.cpp:43]   --->   Operation 111 'fsub' 'angle_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 112 [5/5] (7.25ns)   --->   "%c_x_3 = fadd i32 %c_x_4, i32 %mul6" [../src/cordiccart2pol.cpp:41]   --->   Operation 112 'fadd' 'c_x_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [5/5] (7.25ns)   --->   "%c_y_3 = fadd i32 %c_y_2, i32 %mul3" [../src/cordiccart2pol.cpp:42]   --->   Operation 113 'fadd' 'c_y_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [2/5] (7.25ns)   --->   "%angle_2 = fsub i32 %angle_1, i32 %mul4" [../src/cordiccart2pol.cpp:43]   --->   Operation 114 'fsub' 'angle_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 115 [4/5] (7.25ns)   --->   "%c_x_3 = fadd i32 %c_x_4, i32 %mul6" [../src/cordiccart2pol.cpp:41]   --->   Operation 115 'fadd' 'c_x_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 116 [4/5] (7.25ns)   --->   "%c_y_3 = fadd i32 %c_y_2, i32 %mul3" [../src/cordiccart2pol.cpp:42]   --->   Operation 116 'fadd' 'c_y_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 117 [1/5] (7.25ns)   --->   "%angle_2 = fsub i32 %angle_1, i32 %mul4" [../src/cordiccart2pol.cpp:43]   --->   Operation 117 'fsub' 'angle_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 118 [3/5] (7.25ns)   --->   "%c_x_3 = fadd i32 %c_x_4, i32 %mul6" [../src/cordiccart2pol.cpp:41]   --->   Operation 118 'fadd' 'c_x_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 119 [3/5] (7.25ns)   --->   "%c_y_3 = fadd i32 %c_y_2, i32 %mul3" [../src/cordiccart2pol.cpp:42]   --->   Operation 119 'fadd' 'c_y_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 120 [2/5] (7.25ns)   --->   "%c_x_3 = fadd i32 %c_x_4, i32 %mul6" [../src/cordiccart2pol.cpp:41]   --->   Operation 120 'fadd' 'c_x_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 121 [2/5] (7.25ns)   --->   "%c_y_3 = fadd i32 %c_y_2, i32 %mul3" [../src/cordiccart2pol.cpp:42]   --->   Operation 121 'fadd' 'c_y_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/cordiccart2pol.cpp:18]   --->   Operation 122 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [1/5] (7.25ns)   --->   "%c_x_3 = fadd i32 %c_x_4, i32 %mul6" [../src/cordiccart2pol.cpp:41]   --->   Operation 123 'fadd' 'c_x_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 124 [1/5] (7.25ns)   --->   "%c_y_3 = fadd i32 %c_y_2, i32 %mul3" [../src/cordiccart2pol.cpp:42]   --->   Operation 124 'fadd' 'c_y_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 125 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 19 <SV = 4> <Delay = 4.43>
ST_19 : Operation 126 [2/2] (4.43ns)   --->   "%conv1 = fpext i32 %c_x_4" [../src/cordiccart2pol.cpp:46]   --->   Operation 126 'fpext' 'conv1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 5> <Delay = 4.43>
ST_20 : Operation 127 [1/2] (4.43ns)   --->   "%conv1 = fpext i32 %c_x_4" [../src/cordiccart2pol.cpp:46]   --->   Operation 127 'fpext' 'conv1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 6> <Delay = 6.71>
ST_21 : Operation 128 [7/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv1, i64 0.607" [../src/cordiccart2pol.cpp:46]   --->   Operation 128 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 7> <Delay = 6.71>
ST_22 : Operation 129 [6/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv1, i64 0.607" [../src/cordiccart2pol.cpp:46]   --->   Operation 129 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 8> <Delay = 6.71>
ST_23 : Operation 130 [5/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv1, i64 0.607" [../src/cordiccart2pol.cpp:46]   --->   Operation 130 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 9> <Delay = 6.71>
ST_24 : Operation 131 [4/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv1, i64 0.607" [../src/cordiccart2pol.cpp:46]   --->   Operation 131 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 10> <Delay = 6.71>
ST_25 : Operation 132 [3/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv1, i64 0.607" [../src/cordiccart2pol.cpp:46]   --->   Operation 132 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 11> <Delay = 6.71>
ST_26 : Operation 133 [2/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv1, i64 0.607" [../src/cordiccart2pol.cpp:46]   --->   Operation 133 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 12> <Delay = 6.71>
ST_27 : Operation 134 [1/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv1, i64 0.607" [../src/cordiccart2pol.cpp:46]   --->   Operation 134 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 13> <Delay = 5.20>
ST_28 : Operation 135 [2/2] (5.20ns)   --->   "%conv2 = fptrunc i64 %mul1" [../src/cordiccart2pol.cpp:46]   --->   Operation 135 'fptrunc' 'conv2' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 14> <Delay = 6.20>
ST_29 : Operation 136 [1/2] (5.20ns)   --->   "%conv2 = fptrunc i64 %mul1" [../src/cordiccart2pol.cpp:46]   --->   Operation 136 'fptrunc' 'conv2' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %conv2" [../src/cordiccart2pol.cpp:46]   --->   Operation 137 'bitcast' 'bitcast_ln46' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 138 [1/1] (1.00ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %r, i32 %bitcast_ln46" [../src/cordiccart2pol.cpp:46]   --->   Operation 138 'write' 'write_ln46' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_29 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %angle_1" [../src/cordiccart2pol.cpp:47]   --->   Operation 139 'bitcast' 'bitcast_ln47' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 140 [1/1] (1.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %theta, i32 %bitcast_ln47" [../src/cordiccart2pol.cpp:47]   --->   Operation 140 'write' 'write_ln47' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_29 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [../src/cordiccart2pol.cpp:48]   --->   Operation 141 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.43ns
The critical path consists of the following:
	s_axi read on port 'y' (../src/cordiccart2pol.cpp:8) [21]  (1 ns)
	'fcmp' operation ('tmp_1', ../src/cordiccart2pol.cpp:21) [29]  (5.43 ns)

 <State 2>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', ../src/cordiccart2pol.cpp:21) [29]  (5.43 ns)

 <State 3>: 4.42ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln21_1', ../src/cordiccart2pol.cpp:21) [27]  (2.45 ns)
	'or' operation ('or_ln21', ../src/cordiccart2pol.cpp:21) [28]  (0 ns)
	'and' operation ('and_ln21', ../src/cordiccart2pol.cpp:21) [30]  (0.978 ns)
	'select' operation ('c_x', ../src/cordiccart2pol.cpp:21) [36]  (0.993 ns)

 <State 4>: 5.43ns
The critical path consists of the following:
	'phi' operation ('c_y') with incoming values : ('c_y', ../src/cordiccart2pol.cpp:21) ('c_y', ../src/cordiccart2pol.cpp:42) [43]  (0 ns)
	'fcmp' operation ('tmp_3', ../src/cordiccart2pol.cpp:35) [59]  (5.43 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', ../src/cordiccart2pol.cpp:35) [59]  (5.43 ns)
	'and' operation ('and_ln35', ../src/cordiccart2pol.cpp:35) [60]  (0.978 ns)

 <State 6>: 6.4ns
The critical path consists of the following:
	'select' operation ('select_ln41', ../src/cordiccart2pol.cpp:41) [61]  (0.698 ns)
	'fmul' operation ('mul', ../src/cordiccart2pol.cpp:41) [64]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/cordiccart2pol.cpp:41) [64]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/cordiccart2pol.cpp:41) [64]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/cordiccart2pol.cpp:41) [64]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul6', ../src/cordiccart2pol.cpp:41) [65]  (5.7 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle', ../src/cordiccart2pol.cpp:43) [74]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle', ../src/cordiccart2pol.cpp:43) [74]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle', ../src/cordiccart2pol.cpp:43) [74]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('c_x', ../src/cordiccart2pol.cpp:41) [66]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('c_x', ../src/cordiccart2pol.cpp:41) [66]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('c_x', ../src/cordiccart2pol.cpp:41) [66]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('c_x', ../src/cordiccart2pol.cpp:41) [66]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('c_x', ../src/cordiccart2pol.cpp:41) [66]  (7.26 ns)

 <State 19>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('conv1', ../src/cordiccart2pol.cpp:46) [77]  (4.44 ns)

 <State 20>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('conv1', ../src/cordiccart2pol.cpp:46) [77]  (4.44 ns)

 <State 21>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../src/cordiccart2pol.cpp:46) [78]  (6.72 ns)

 <State 22>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../src/cordiccart2pol.cpp:46) [78]  (6.72 ns)

 <State 23>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../src/cordiccart2pol.cpp:46) [78]  (6.72 ns)

 <State 24>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../src/cordiccart2pol.cpp:46) [78]  (6.72 ns)

 <State 25>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../src/cordiccart2pol.cpp:46) [78]  (6.72 ns)

 <State 26>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../src/cordiccart2pol.cpp:46) [78]  (6.72 ns)

 <State 27>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../src/cordiccart2pol.cpp:46) [78]  (6.72 ns)

 <State 28>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('conv2', ../src/cordiccart2pol.cpp:46) [79]  (5.2 ns)

 <State 29>: 6.2ns
The critical path consists of the following:
	'fptrunc' operation ('conv2', ../src/cordiccart2pol.cpp:46) [79]  (5.2 ns)
	s_axi write on port 'r' (../src/cordiccart2pol.cpp:46) [81]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
