

================================================================
== Vivado HLS Report for 'spmv'
================================================================
* Date:           Sat May  8 22:55:10 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_spmv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.353 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L1      |        ?|        ?|         ?|          -|          -|   256|    no    |
        | + L2     |        ?|        ?|        18|          9|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     87|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     475|    749|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    122|    -|
|Register         |        -|      -|     333|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     808|    958|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |spmv_fadd_32ns_32bkb_U1  |spmv_fadd_32ns_32bkb  |        0|      2|  324|  424|    0|
    |spmv_fmul_32ns_32cud_U2  |spmv_fmul_32ns_32cud  |        0|      3|  151|  325|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  475|  749|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_172_p2         |     +    |      0|  0|  15|           9|           1|
    |k_1_fu_202_p2       |     +    |      0|  0|  39|          32|           1|
    |icmp_ln6_fu_166_p2  |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln8_fu_187_p2  |   icmp   |      0|  0|  18|          32|          32|
    |ap_enable_pp0       |    xor   |      0|  0|   2|           1|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  87|          83|          46|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  62|         15|    1|         15|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_k_0_phi_fu_150_p4  |   9|          2|   32|         64|
    |i_0_reg_123                   |   9|          2|    9|         18|
    |k_0_reg_147                   |   9|          2|   32|         64|
    |rowPtr_address0               |  15|          3|    9|         27|
    |y0_0_reg_134                  |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 122|         28|  116|        254|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |columnIndex_load_reg_261        |  32|   0|   32|          0|
    |i_0_reg_123                     |   9|   0|    9|          0|
    |i_reg_211                       |   9|   0|    9|          0|
    |icmp_ln8_reg_242                |   1|   0|    1|          0|
    |icmp_ln8_reg_242_pp0_iter1_reg  |   1|   0|    1|          0|
    |k_0_reg_147                     |  32|   0|   32|          0|
    |k_1_reg_281                     |  32|   0|   32|          0|
    |k_reg_227                       |  32|   0|   32|          0|
    |rowPtr_load_reg_237             |  32|   0|   32|          0|
    |tmp_reg_276                     |  32|   0|   32|          0|
    |values_load_reg_256             |  32|   0|   32|          0|
    |x_load_reg_271                  |  32|   0|   32|          0|
    |y0_0_reg_134                    |  32|   0|   32|          0|
    |zext_ln8_reg_217                |   9|   0|   64|         55|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 333|   0|  388|         55|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |     spmv     | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |     spmv     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |     spmv     | return value |
|ap_done               | out |    1| ap_ctrl_hs |     spmv     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |     spmv     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |     spmv     | return value |
|rowPtr_address0       | out |    9|  ap_memory |    rowPtr    |     array    |
|rowPtr_ce0            | out |    1|  ap_memory |    rowPtr    |     array    |
|rowPtr_q0             |  in |   32|  ap_memory |    rowPtr    |     array    |
|columnIndex_address0  | out |   12|  ap_memory |  columnIndex |     array    |
|columnIndex_ce0       | out |    1|  ap_memory |  columnIndex |     array    |
|columnIndex_q0        |  in |   32|  ap_memory |  columnIndex |     array    |
|values_address0       | out |   12|  ap_memory |    values    |     array    |
|values_ce0            | out |    1|  ap_memory |    values    |     array    |
|values_q0             |  in |   32|  ap_memory |    values    |     array    |
|y_address0            | out |    8|  ap_memory |       y      |     array    |
|y_ce0                 | out |    1|  ap_memory |       y      |     array    |
|y_we0                 | out |    1|  ap_memory |       y      |     array    |
|y_d0                  | out |   32|  ap_memory |       y      |     array    |
|x_address0            | out |    8|  ap_memory |       x      |     array    |
|x_ce0                 | out |    1|  ap_memory |       x      |     array    |
|x_q0                  |  in |   32|  ap_memory |       x      |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

