// Seed: 1020932364
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always repeat (-1) $signed(99);
  ;
endmodule
program module_1 #(
    parameter id_0 = 32'd5,
    parameter id_2 = 32'd60
) (
    input uwire _id_0,
    output supply0 id_1,
    input tri0 _id_2,
    input tri id_3
    , id_6,
    output tri id_4
);
  assign id_4 = id_2;
  wire [id_0 : (  id_2  )] id_7;
  assign id_6 = -1 == id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6,
      id_7,
      id_6
  );
endprogram
