$date
	Thu May 11 17:27:40 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module CPU_TEST $end
$var wire 32 ! IC_wire [31:0] $end
$var wire 32 " PC_wire [31:0] $end
$var wire 1 # control_memread $end
$var wire 1 $ control_memwrite $end
$var wire 32 % mem_address [31:0] $end
$var wire 32 & mem_data_in [31:0] $end
$var wire 32 ' mem_data_out [31:0] $end
$var reg 1 ( CLOCK $end
$var reg 1 ) RESET $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
0(
bx '
bx &
bx %
x$
x#
bx "
bx !
$end
#1
b11111000010000000011000001000000 !
b0 "
0)
1(
#2
0(
#3
b10001011000001010000000000001001 !
b100 "
1(
#4
0(
#5
b10101010000010010000000000101010 !
b1000 "
1(
#6
b10000010 '
b0 &
b11010 %
0$
1#
0(
#7
b10001010000000000000000100101011 !
b1100 "
1(
#8
bx '
b101 &
b11111 %
0#
0(
#9
b11001011000010110000000000001100 !
b10000 "
1(
#10
b1001 &
0(
#11
b11111000000000000110000001101001 !
b10100 "
1(
#12
b10000010 &
b10 %
0(
#13
b11111000000000000110000010001010 !
b11000 "
1(
#14
b1011 &
b10000000 %
0(
#15
b11111000000000000110000010101011 !
b11100 "
1(
#16
b11111 &
b110011 %
1$
0(
#17
b11111000000000000110000011001100 !
b100000 "
1(
#18
b110100 %
0(
#19
b10100000000000000000000001010 !
b100100 "
1(
#20
b10 &
b110101 %
0(
#21
bx !
b101000 "
1(
#22
b10000000 &
b110110 %
0(
#23
bx !
b101100 "
1(
#24
b11111 &
b11111 %
0$
0(
#25
bx !
b1001100 "
1(
#26
bx &
bx %
x$
x#
0(
#27
bx !
b1010000 "
1(
#28
0(
#29
bx !
b1010100 "
1(
#30
0(
