Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/Tb_procesador_isim_beh.exe -prj C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/Tb_procesador_beh.prj work.Tb_procesador 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/uC.vhd" into library work
Parsing VHDL file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/sumadOR.vhd" into library work
Parsing VHDL file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/sEU.vhd" into library work
Parsing VHDL file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/rF.vhd" into library work
Parsing VHDL file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/pSR_modifier.vhd" into library work
Parsing VHDL file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/pSR.vhd" into library work
Parsing VHDL file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/nPC.vhd" into library work
Parsing VHDL file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/mUX.vhd" into library work
Parsing VHDL file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/iM.vhd" into library work
Parsing VHDL file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/aLU.vhd" into library work
Parsing VHDL file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/Procesador3_finalDanielaDelgado.vhd" into library work
Parsing VHDL file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/Tb_procesador.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package numeric_std
Compiling architecture behavioral of entity sumadOR [sumador_default]
Compiling architecture behavioral of entity nPC [npc_default]
Compiling architecture behavioral of entity iM [im_default]
Compiling architecture behavioral of entity uC [uc_default]
Compiling architecture behavioral of entity rF [rf_default]
Compiling architecture behavioral of entity mUX [mux_default]
Compiling architecture behavioral of entity sEU [seu_default]
Compiling architecture behavioral of entity pSR_modifier [psr_modifier_default]
Compiling architecture behavioral of entity pSR [psr_default]
Compiling architecture behavioral of entity aLU [alu_default]
Compiling architecture behavioral of entity Procesador3_finalDanielaDelgado [procesador3_finaldanieladelgado_...]
Compiling architecture behavior of entity tb_procesador
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
Compiled 29 VHDL Units
Built simulation executable C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesador3_finalDanielaDelgadoGaleano/procesador3_Daniela/Tb_procesador_isim_beh.exe
Fuse Memory Usage: 36960 KB
Fuse CPU Usage: 734 ms
