-- Bibliotecas
library IEEE;
use IEEE.STD_LOGIC_1164.all;

-- Interface (Portos)
entity AND2Gate is
	port(	inPort0:  in std_logic;
			inPort1:  in std_logic;
			outPort: out std_logic;
end AND2Gate

--Implementação (Descrição da Funcionalidade) 
architecture Behavioral of ANDGate is
begin

	outPort <= inPort0 and inPort1;
	
end Behavioral
