INTSTYLE=ise
INFILE=Z:\Projects\Verilog\D_74LS138_TEST\D_74LS138_TEST.ncd
OUTFILE=Z:\Projects\Verilog\D_74LS138_TEST\D_74LS138_TEST.bit
FAMILY=Kintex7
PART=xc7k160t-1ffg676
WORKINGDIR=Z:\Projects\Verilog\D_74LS138_TEST
LICENSE=WebPack
USER_INFO=__0_0_0
