// Seed: 1898645106
module module_0 (
    output tri id_0,
    output wor id_1,
    output supply0 id_2,
    output supply1 id_3,
    output supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    output supply0 id_7
    , id_13,
    input tri1 id_8,
    input tri id_9,
    output wand id_10,
    input supply1 id_11
);
  assign id_10 = 1 ? id_9 : id_8 == 1;
  assign id_2  = 1;
endmodule
module module_1 (
    inout  tri1  id_0,
    input  tri1  id_1,
    output tri   id_2,
    output wire  id_3,
    input  uwire id_4,
    output wor   id_5,
    output wire  id_6,
    input  wand  id_7,
    input  tri1  id_8,
    output tri0  id_9
);
  wire id_11;
  module_0(
      id_2, id_3, id_0, id_9, id_9, id_1, id_8, id_6, id_0, id_8, id_3, id_8
  );
endmodule
