<stg><name>conv2d</name>


<trans_list>

<trans id="689" from="1" to="2">
<condition id="4983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="2" to="17">
<condition id="5299">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="2" to="3">
<condition id="5314">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="3" to="4">
<condition id="5300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="4" to="5">
<condition id="5301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="5" to="6">
<condition id="5302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="6" to="8">
<condition id="5303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="7" to="12">
<condition id="5305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="8" to="7">
<condition id="5304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="9" to="15">
<condition id="5307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="10" to="11">
<condition id="5309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="11" to="13">
<condition id="5310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="12" to="9">
<condition id="5306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="13" to="14">
<condition id="5311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="14" to="16">
<condition id="5312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="15" to="10">
<condition id="5308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="16" to="2">
<condition id="5313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([5 x i8]* %a_4), !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([5 x i8]* %a_3), !map !14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([5 x i8]* %a_2), !map !20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([5 x i8]* %a_1), !map !26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([5 x i8]* %a_0), !map !32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_2), !map !38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_1), !map !44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_0), !map !49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([3 x i16]* %res_2), !map !54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([3 x i16]* %res_1), !map !58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([3 x i16]* %res_0), !map !62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %res_0_addr = getelementptr [3 x i16]* %res_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_0_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %res_1_addr = getelementptr [3 x i16]* %res_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_1_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %res_2_addr = getelementptr [3 x i16]* %res_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_2_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %a_0_addr = getelementptr [5 x i8]* %a_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_0_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %a_1_addr = getelementptr [5 x i8]* %a_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %a_2_addr = getelementptr [5 x i8]* %a_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_2_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %b_0_addr = getelementptr [3 x i8]* %b_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_0_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %a_0_addr_1 = getelementptr [5 x i8]* %a_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_0_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %a_1_addr_1 = getelementptr [5 x i8]* %a_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_1_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %a_2_addr_1 = getelementptr [5 x i8]* %a_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_2_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %b_0_addr_1 = getelementptr [3 x i8]* %b_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_0_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %a_0_addr_2 = getelementptr [5 x i8]* %a_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_0_addr_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %a_1_addr_2 = getelementptr [5 x i8]* %a_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_1_addr_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %a_2_addr_2 = getelementptr [5 x i8]* %a_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_2_addr_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %b_0_addr_2 = getelementptr [3 x i8]* %b_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_0_addr_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %a_3_addr = getelementptr [5 x i8]* %a_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_3_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %b_1_addr = getelementptr [3 x i8]* %b_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_1_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %a_3_addr_1 = getelementptr [5 x i8]* %a_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_3_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %b_1_addr_1 = getelementptr [3 x i8]* %b_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_1_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %a_3_addr_2 = getelementptr [5 x i8]* %a_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_3_addr_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %b_1_addr_2 = getelementptr [3 x i8]* %b_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_1_addr_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %a_4_addr = getelementptr [5 x i8]* %a_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_4_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %b_2_addr = getelementptr [3 x i8]* %b_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_2_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %a_4_addr_1 = getelementptr [5 x i8]* %a_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_4_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %b_2_addr_1 = getelementptr [3 x i8]* %b_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_2_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %a_4_addr_2 = getelementptr [5 x i8]* %a_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_4_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %b_2_addr_2 = getelementptr [3 x i8]* %b_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_2_addr_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %res_0_addr_1 = getelementptr [3 x i16]* %res_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_0_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %res_1_addr_1 = getelementptr [3 x i16]* %res_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_1_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %res_2_addr_1 = getelementptr [3 x i16]* %res_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_2_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %a_0_addr_3 = getelementptr [5 x i8]* %a_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_0_addr_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %a_1_addr_3 = getelementptr [5 x i8]* %a_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_1_addr_3"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %a_2_addr_3 = getelementptr [5 x i8]* %a_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_2_addr_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %a_3_addr_3 = getelementptr [5 x i8]* %a_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_3_addr_3"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %a_4_addr_3 = getelementptr [5 x i8]* %a_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_4_addr_3"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %res_0_addr_2 = getelementptr [3 x i16]* %res_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_0_addr_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %res_1_addr_2 = getelementptr [3 x i16]* %res_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_1_addr_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %res_2_addr_2 = getelementptr [3 x i16]* %res_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_2_addr_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %a_0_addr_4 = getelementptr [5 x i8]* %a_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_0_addr_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %a_1_addr_4 = getelementptr [5 x i8]* %a_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_1_addr_4"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %a_2_addr_4 = getelementptr [5 x i8]* %a_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_2_addr_4"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %a_3_addr_4 = getelementptr [5 x i8]* %a_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_3_addr_4"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %a_4_addr_4 = getelementptr [5 x i8]* %a_4, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_4_addr_4"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:55  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %i = phi i2 [ 0, %0 ], [ %i_1, %57 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %exitcond3 = icmp eq i2 %i, -1

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %i_1 = add i2 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3, label %58, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4733">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4733">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4733">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4733">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:3  switch i2 %i, label %branch89 [
    i2 0, label %branch87
    i2 1, label %branch88
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4734">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch88:0  store i16 0, i16* %res_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4734">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4735">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch87:0  store i16 0, i16* %res_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4735">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4736">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch89:0  store i16 0, i16* %res_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4736">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4737">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch132 [
    i2 0, label %branch130
    i2 1, label %branch131
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4738">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_0_load = load i8* %b_0_addr, align 1

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4739">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_0_load_1 = load i8* %b_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4740">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="3">
<![CDATA[
branch102:0  %a_2_load_3 = load i8* %a_2_addr, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_3"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4741">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="3">
<![CDATA[
branch101:0  %a_1_load_3 = load i8* %a_1_addr, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_3"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4742">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="3">
<![CDATA[
branch103:0  %a_3_load = load i8* %a_3_addr, align 1

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4743">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_1_load = load i8* %b_1_addr, align 1

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4744">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_1_load_1 = load i8* %b_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4745">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="3">
<![CDATA[
branch73243:0  %a_3_load_3 = load i8* %a_3_addr, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_3"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4746">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="3">
<![CDATA[
branch72241:0  %a_2_load_6 = load i8* %a_2_addr, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_6"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4747">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="3">
<![CDATA[
branch74245:0  %a_4_load = load i8* %a_4_addr, align 1

]]></Node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4748">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_2_load = load i8* %b_2_addr, align 1

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4749">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_2_load_1 = load i8* %b_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4750">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="3">
<![CDATA[
branch92:0  %a_2_load_12 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_12"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4751">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="3">
<![CDATA[
branch91:0  %a_1_load_9 = load i8* %a_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_9"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4752">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="3">
<![CDATA[
branch93:0  %a_3_load_6 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_6"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4753">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="3">
<![CDATA[
branch63217:0  %a_3_load_9 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_9"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4754">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="3">
<![CDATA[
branch62215:0  %a_2_load_15 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_15"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4755">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="3">
<![CDATA[
branch64219:0  %a_4_load_3 = load i8* %a_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_3"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4756">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch31:1  store i16 0, i16* %res_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4757">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch30:1  store i16 0, i16* %res_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4758">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch32:1  store i16 0, i16* %res_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4759">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="3">
<![CDATA[
branch106:0  %a_1_load_12 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_12"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4760">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="3">
<![CDATA[
branch105:0  %a_0_load_6 = load i8* %a_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_6"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4761">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="3">
<![CDATA[
branch107:0  %a_2_load_18 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_18"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4762">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="3">
<![CDATA[
branch36151:0  %a_1_load_13 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_13"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4763">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="3">
<![CDATA[
branch35149:0  %a_0_load_7 = load i8* %a_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_7"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4764">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="3">
<![CDATA[
branch37153:0  %a_2_load_19 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_19"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="117" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4765">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="3">
<![CDATA[
branch131:0  %a_1_load = load i8* %a_1_addr, align 1

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4766">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="3">
<![CDATA[
branch130:0  %a_0_load = load i8* %a_0_addr, align 1

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4767">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="3">
<![CDATA[
branch132:0  %a_2_load = load i8* %a_2_addr, align 1

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4768">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_0_load = load i8* %b_0_addr, align 1

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4768">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="8">
<![CDATA[
:3  %tmp_3 = sext i8 %b_0_load to i16

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4769">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_0_load_1 = load i8* %b_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_1"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4770">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_0_load_2 = load i8* %b_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_2"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4771">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="3">
<![CDATA[
branch102:0  %a_2_load_3 = load i8* %a_2_addr, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_3"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4771">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4772">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="3">
<![CDATA[
branch101:0  %a_1_load_3 = load i8* %a_1_addr, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_3"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4772">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
branch101:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4773">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="3">
<![CDATA[
branch103:0  %a_3_load = load i8* %a_3_addr, align 1

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4773">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4774">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_1_load = load i8* %b_1_addr, align 1

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4775">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="3">
<![CDATA[
branch97:0  %a_2_load_4 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_4"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4776">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="3">
<![CDATA[
branch96:0  %a_1_load_4 = load i8* %a_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_4"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4777">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="3">
<![CDATA[
branch98:0  %a_3_load_1 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_1"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4778">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_1_load_1 = load i8* %b_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4779">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_1_load_2 = load i8* %b_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_2"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4780">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="3">
<![CDATA[
branch73243:0  %a_3_load_3 = load i8* %a_3_addr, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_3"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4780">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
branch73243:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4781">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="3">
<![CDATA[
branch72241:0  %a_2_load_6 = load i8* %a_2_addr, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_6"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4781">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
branch72241:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4782">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="3">
<![CDATA[
branch74245:0  %a_4_load = load i8* %a_4_addr, align 1

]]></Node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4782">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
branch74245:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4783">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_2_load = load i8* %b_2_addr, align 1

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4784">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="3">
<![CDATA[
branch68227:0  %a_3_load_4 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_4"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4785">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="3">
<![CDATA[
branch67225:0  %a_2_load_7 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_7"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4786">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="3">
<![CDATA[
branch69229:0  %a_4_load_1 = load i8* %a_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4787">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_2_load_1 = load i8* %b_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_1"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4788">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_2_load_2 = load i8* %b_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_2"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4789">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch61:1  store i16 0, i16* %res_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4790">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch60:1  store i16 0, i16* %res_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4791">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch62:1  store i16 0, i16* %res_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4792">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="3">
<![CDATA[
branch92:0  %a_2_load_12 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_12"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4792">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4793">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="3">
<![CDATA[
branch91:0  %a_1_load_9 = load i8* %a_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_9"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4793">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4794">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="3">
<![CDATA[
branch93:0  %a_3_load_6 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_6"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4794">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4795">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="3">
<![CDATA[
branch63217:0  %a_3_load_9 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_9"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4795">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
branch63217:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4796">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="3">
<![CDATA[
branch62215:0  %a_2_load_15 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_15"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4796">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
branch62215:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4797">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="3">
<![CDATA[
branch64219:0  %a_4_load_3 = load i8* %a_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_3"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4797">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
branch64219:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4801">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="3">
<![CDATA[
branch106:0  %a_1_load_12 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_12"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4801">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
branch106:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4802">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="3">
<![CDATA[
branch105:0  %a_0_load_6 = load i8* %a_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_6"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4802">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
branch105:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4803">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="3">
<![CDATA[
branch107:0  %a_2_load_18 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_18"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4803">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
branch107:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4804">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_2_0_0_phi = phi i8 [ %a_0_load_6, %branch105 ], [ %a_1_load_12, %branch106 ], [ %a_2_load_18, %branch107 ]

]]></Node>
<StgValue><ssdm name="a_load_2_0_0_phi"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4804">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_2 = sext i8 %a_load_2_0_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4804">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_2 = mul i16 %tmp_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4804">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:3  switch i2 %i, label %branch26 [
    i2 0, label %branch24
    i2 1, label %branch25
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4805">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch25:0  store i16 %tmp_7_2, i16* %res_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4805">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4806">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch24:0  store i16 %tmp_7_2, i16* %res_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4806">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4807">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch26:0  store i16 %tmp_7_2, i16* %res_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4807">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4808">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch37153 [
    i2 0, label %branch35149
    i2 1, label %branch36151
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4809">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="3">
<![CDATA[
branch36151:0  %a_1_load_13 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_13"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4809">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
branch36151:1  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4810">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="3">
<![CDATA[
branch35149:0  %a_0_load_7 = load i8* %a_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_7"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4810">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
branch35149:1  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4811">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="3">
<![CDATA[
branch37153:0  %a_2_load_19 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_19"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4811">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
branch37153:1  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4812">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="3">
<![CDATA[
branch1183:0  %a_1_load_14 = load i8* %a_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_14"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4813">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="3">
<![CDATA[
branch1081:0  %a_0_load_8 = load i8* %a_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_8"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4814">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="3">
<![CDATA[
branch1285:0  %a_2_load_20 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_20"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4815">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="3">
<![CDATA[
branch77257:0  %a_2_load_21 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_21"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4816">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="3">
<![CDATA[
branch76255:0  %a_1_load_15 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_15"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4817">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="3">
<![CDATA[
branch78259:0  %a_3_load_12 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_12"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4818">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="3">
<![CDATA[
branch48181:0  %a_3_load_15 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_15"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4819">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="3">
<![CDATA[
branch47179:0  %a_2_load_24 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_24"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4820">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="3">
<![CDATA[
branch49183:0  %a_4_load_6 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="195" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4765">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="3">
<![CDATA[
branch131:0  %a_1_load = load i8* %a_1_addr, align 1

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4765">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4766">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="3">
<![CDATA[
branch130:0  %a_0_load = load i8* %a_0_addr, align 1

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4766">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
branch130:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4767">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="3">
<![CDATA[
branch132:0  %a_2_load = load i8* %a_2_addr, align 1

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4767">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
branch132:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4768">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_0_0_0_phi = phi i8 [ %a_0_load, %branch130 ], [ %a_1_load, %branch131 ], [ %a_2_load, %branch132 ]

]]></Node>
<StgValue><ssdm name="a_load_0_0_0_phi"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4768">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_s = sext i8 %a_load_0_0_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4768">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_7 = mul i16 %tmp_s, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4768">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:5  switch i2 %i, label %branch86 [
    i2 0, label %branch84
    i2 1, label %branch85
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4821">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch85:0  store i16 %tmp_7, i16* %res_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4821">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4822">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch84:0  store i16 %tmp_7, i16* %res_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4822">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4823">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch86:0  store i16 %tmp_7, i16* %res_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4823">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4824">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch127 [
    i2 0, label %branch125
    i2 1, label %branch126
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4825">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="3">
<![CDATA[
branch126:0  %a_1_load_1 = load i8* %a_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_1"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4826">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="3">
<![CDATA[
branch125:0  %a_0_load_1 = load i8* %a_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_1"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4827">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="3">
<![CDATA[
branch127:0  %a_2_load_1 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_1"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4769">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="8">
<![CDATA[
:3  %tmp_3_0_0_1 = sext i8 %b_0_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_0_1"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4770">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_0_load_2 = load i8* %b_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_2"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4770">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="8">
<![CDATA[
:3  %tmp_3_0_0_2 = sext i8 %b_0_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_0_2"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4774">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_0_1_0_phi = phi i8 [ %a_1_load_3, %branch101 ], [ %a_2_load_3, %branch102 ], [ %a_3_load, %branch103 ]

]]></Node>
<StgValue><ssdm name="a_load_0_1_0_phi"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4775">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="3">
<![CDATA[
branch97:0  %a_2_load_4 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_4"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4775">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4776">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="3">
<![CDATA[
branch96:0  %a_1_load_4 = load i8* %a_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_4"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4776">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4777">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="3">
<![CDATA[
branch98:0  %a_3_load_1 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_1"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4777">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4779">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_1_load_2 = load i8* %b_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_2"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4783">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_0_2_0_phi = phi i8 [ %a_2_load_6, %branch72241 ], [ %a_3_load_3, %branch73243 ], [ %a_4_load, %branch74245 ]

]]></Node>
<StgValue><ssdm name="a_load_0_2_0_phi"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4784">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="3">
<![CDATA[
branch68227:0  %a_3_load_4 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_4"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4784">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch68227:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4785">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="3">
<![CDATA[
branch67225:0  %a_2_load_7 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_7"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4785">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch67225:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4786">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="3">
<![CDATA[
branch69229:0  %a_4_load_1 = load i8* %a_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_1"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4786">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
branch69229:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4788">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_2_load_2 = load i8* %b_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_2"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4828">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="3">
<![CDATA[
branch121:0  %a_1_load_6 = load i8* %a_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_6"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4829">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="3">
<![CDATA[
branch120:0  %a_0_load_3 = load i8* %a_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_3"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4830">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="3">
<![CDATA[
branch122:0  %a_2_load_9 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_9"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4831">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_1_1_0_phi = phi i8 [ %a_1_load_9, %branch91 ], [ %a_2_load_12, %branch92 ], [ %a_3_load_6, %branch93 ]

]]></Node>
<StgValue><ssdm name="a_load_1_1_0_phi"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4832">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="3">
<![CDATA[
branch82267:0  %a_2_load_13 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_13"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4833">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="3">
<![CDATA[
branch81265:0  %a_1_load_10 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_10"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4834">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="3">
<![CDATA[
branch83269:0  %a_3_load_7 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_7"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4835">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_1_2_0_phi = phi i8 [ %a_2_load_15, %branch62215 ], [ %a_3_load_9, %branch63217 ], [ %a_4_load_3, %branch64219 ]

]]></Node>
<StgValue><ssdm name="a_load_1_2_0_phi"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4836">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="3">
<![CDATA[
branch53191:0  %a_3_load_10 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_10"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4837">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="3">
<![CDATA[
branch52189:0  %a_2_load_16 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_16"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4838">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="3">
<![CDATA[
branch54193:0  %a_4_load_4 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_4"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4839">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_2_0_1_phi = phi i8 [ %a_0_load_7, %branch35149 ], [ %a_1_load_13, %branch36151 ], [ %a_2_load_19, %branch37153 ]

]]></Node>
<StgValue><ssdm name="a_load_2_0_1_phi"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4839">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_2_0_1 = sext i8 %a_load_2_0_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_2_0_1"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4839">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_2_0_1 = mul i16 %tmp_2_0_1, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_1"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4839">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10_2_0_1 = add i16 %tmp_7_2_0_1, %tmp_7_2

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_1"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4839">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4  switch i2 %i, label %branch23 [
    i2 0, label %branch21
    i2 1, label %branch22
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4840">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch22:0  store i16 %tmp_10_2_0_1, i16* %res_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4840">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4841">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch21:0  store i16 %tmp_10_2_0_1, i16* %res_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4841">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4842">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch23:0  store i16 %tmp_10_2_0_1, i16* %res_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4842">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4843">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch1285 [
    i2 0, label %branch1081
    i2 1, label %branch1183
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4812">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="3">
<![CDATA[
branch1183:0  %a_1_load_14 = load i8* %a_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_14"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4812">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
branch1183:1  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4813">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="3">
<![CDATA[
branch1081:0  %a_0_load_8 = load i8* %a_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_8"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4813">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
branch1081:1  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4814">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="3">
<![CDATA[
branch1285:0  %a_2_load_20 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_20"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4814">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
branch1285:1  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4844">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_2_0_2_phi = phi i8 [ %a_0_load_8, %branch1081 ], [ %a_1_load_14, %branch1183 ], [ %a_2_load_20, %branch1285 ]

]]></Node>
<StgValue><ssdm name="a_load_2_0_2_phi"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4844">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_2_0_2 = sext i8 %a_load_2_0_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_2_0_2"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4844">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_2_0_2 = mul i16 %tmp_2_0_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_2"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4844">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10_2_0_2 = add i16 %tmp_7_2_0_2, %tmp_10_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_2"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4844">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4  switch i2 %i, label %branch20 [
    i2 0, label %branch18
    i2 1, label %branch19
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4815">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="3">
<![CDATA[
branch77257:0  %a_2_load_21 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_21"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4815">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0">
<![CDATA[
branch77257:1  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4816">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="3">
<![CDATA[
branch76255:0  %a_1_load_15 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_15"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4816">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
branch76255:1  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4817">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="3">
<![CDATA[
branch78259:0  %a_3_load_12 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_12"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4817">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0">
<![CDATA[
branch78259:1  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4845">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="3">
<![CDATA[
branch27127:0  %a_2_load_22 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_22"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4846">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="3">
<![CDATA[
branch26125:0  %a_1_load_16 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_16"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4847">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="3">
<![CDATA[
branch28129:0  %a_3_load_13 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_13"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4818">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="3">
<![CDATA[
branch48181:0  %a_3_load_15 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_15"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4818">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0">
<![CDATA[
branch48181:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4819">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="3">
<![CDATA[
branch47179:0  %a_2_load_24 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_24"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4819">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0">
<![CDATA[
branch47179:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4820">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="3">
<![CDATA[
branch49183:0  %a_4_load_6 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_6"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4820">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
branch49183:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4848">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="3">
<![CDATA[
branch18103:0  %a_3_load_16 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_16"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4849">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="3">
<![CDATA[
branch17101:0  %a_2_load_25 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_25"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4850">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="3">
<![CDATA[
branch19105:0  %a_4_load_7 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="286" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4825">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="3">
<![CDATA[
branch126:0  %a_1_load_1 = load i8* %a_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_1"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4825">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch126:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4826">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="3">
<![CDATA[
branch125:0  %a_0_load_1 = load i8* %a_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_1"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4826">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4827">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="3">
<![CDATA[
branch127:0  %a_2_load_1 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_1"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4827">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch127:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4769">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_0_0_1_phi = phi i8 [ %a_0_load_1, %branch125 ], [ %a_1_load_1, %branch126 ], [ %a_2_load_1, %branch127 ]

]]></Node>
<StgValue><ssdm name="a_load_0_0_1_phi"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4769">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_0_0_1 = sext i8 %a_load_0_0_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_0_0_1"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4769">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_7_0_0_1 = mul i16 %tmp_0_0_1, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_1"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4769">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_10_0_0_1 = add i16 %tmp_7_0_0_1, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_1"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4769">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:6  switch i2 %i, label %branch83 [
    i2 0, label %branch81
    i2 1, label %branch82
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4851">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="3">
<![CDATA[
branch116:0  %a_1_load_2 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_2"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="3">
<![CDATA[
branch115:0  %a_0_load_2 = load i8* %a_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_2"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4853">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="3">
<![CDATA[
branch117:0  %a_2_load_2 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_2"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4774">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="8">
<![CDATA[
:3  %tmp_3_0_1 = sext i8 %b_1_load to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_1"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4778">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_0_1_1_phi = phi i8 [ %a_1_load_4, %branch96 ], [ %a_2_load_4, %branch97 ], [ %a_3_load_1, %branch98 ]

]]></Node>
<StgValue><ssdm name="a_load_0_1_1_phi"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4778">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="8">
<![CDATA[
:3  %tmp_3_0_1_1 = sext i8 %b_1_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_1_1"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4854">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="3">
<![CDATA[
branch87277:0  %a_2_load_5 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_5"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="3">
<![CDATA[
branch86275:0  %a_1_load_5 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_5"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="3">
<![CDATA[
branch88279:0  %a_3_load_2 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_2"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4787">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_0_2_1_phi = phi i8 [ %a_2_load_7, %branch67225 ], [ %a_3_load_4, %branch68227 ], [ %a_4_load_1, %branch69229 ]

]]></Node>
<StgValue><ssdm name="a_load_0_2_1_phi"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4857">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="3">
<![CDATA[
branch58201:0  %a_3_load_5 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_5"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4858">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="3">
<![CDATA[
branch57199:0  %a_2_load_8 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_8"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="3">
<![CDATA[
branch59203:0  %a_4_load_2 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_2"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4828">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="3">
<![CDATA[
branch121:0  %a_1_load_6 = load i8* %a_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_6"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4828">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4829">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="3">
<![CDATA[
branch120:0  %a_0_load_3 = load i8* %a_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_3"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4829">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4830">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="3">
<![CDATA[
branch122:0  %a_2_load_9 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_9"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4830">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4860">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_1_0_0_phi = phi i8 [ %a_0_load_3, %branch120 ], [ %a_1_load_6, %branch121 ], [ %a_2_load_9, %branch122 ]

]]></Node>
<StgValue><ssdm name="a_load_1_0_0_phi"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4860">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_1 = sext i8 %a_load_1_0_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4860">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_1 = mul i16 %tmp_1, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4860">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:3  switch i2 %i, label %branch56 [
    i2 0, label %branch54
    i2 1, label %branch55
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch55:0  store i16 %tmp_7_1, i16* %res_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4862">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch54:0  store i16 %tmp_7_1, i16* %res_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4862">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4863">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch56:0  store i16 %tmp_7_1, i16* %res_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4863">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4864">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch112 [
    i2 0, label %branch110
    i2 1, label %branch111
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4865">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="3">
<![CDATA[
branch111:0  %a_1_load_7 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_7"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="3">
<![CDATA[
branch110:0  %a_0_load_4 = load i8* %a_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_4"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4867">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="3">
<![CDATA[
branch112:0  %a_2_load_10 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_10"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4832">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="3">
<![CDATA[
branch82267:0  %a_2_load_13 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_13"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4832">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
branch82267:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4833">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="3">
<![CDATA[
branch81265:0  %a_1_load_10 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_10"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4833">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
branch81265:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4834">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="3">
<![CDATA[
branch83269:0  %a_3_load_7 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_7"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4834">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
branch83269:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4868">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="3">
<![CDATA[
branch32137:0  %a_2_load_14 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_14"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4869">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="3">
<![CDATA[
branch31135:0  %a_1_load_11 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_11"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4870">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="3">
<![CDATA[
branch33139:0  %a_3_load_8 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_8"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4836">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="3">
<![CDATA[
branch53191:0  %a_3_load_10 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_10"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4836">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
branch53191:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4837">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="3">
<![CDATA[
branch52189:0  %a_2_load_16 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_16"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4837">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
branch52189:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4838">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="3">
<![CDATA[
branch54193:0  %a_4_load_4 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_4"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4838">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
branch54193:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="3">
<![CDATA[
branch23113:0  %a_3_load_11 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_11"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4872">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="3">
<![CDATA[
branch22111:0  %a_2_load_17 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_17"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4873">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="3">
<![CDATA[
branch24115:0  %a_4_load_5 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_5"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4874">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch19:0  store i16 %tmp_10_2_0_2, i16* %res_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4874">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4875">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch18:0  store i16 %tmp_10_2_0_2, i16* %res_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4875">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch20:0  store i16 %tmp_10_2_0_2, i16* %res_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4877">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch78259 [
    i2 0, label %branch76255
    i2 1, label %branch77257
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4878">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_2_1_0_phi = phi i8 [ %a_1_load_15, %branch76255 ], [ %a_2_load_21, %branch77257 ], [ %a_3_load_12, %branch78259 ]

]]></Node>
<StgValue><ssdm name="a_load_2_1_0_phi"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4878">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_2_1 = sext i8 %a_load_2_1_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4878">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_2_1 = mul i16 %tmp_2_1, %tmp_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_1"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4878">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10_2_1 = add i16 %tmp_7_2_1, %tmp_10_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_10_2_1"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4878">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4  switch i2 %i, label %branch17 [
    i2 0, label %branch15
    i2 1, label %branch16
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4845">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="3">
<![CDATA[
branch27127:0  %a_2_load_22 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_22"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4845">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
branch27127:1  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4846">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="3">
<![CDATA[
branch26125:0  %a_1_load_16 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_16"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4846">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
branch26125:1  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4847">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="3">
<![CDATA[
branch28129:0  %a_3_load_13 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_13"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4847">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
branch28129:1  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4879">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_2_1_1_phi = phi i8 [ %a_1_load_16, %branch26125 ], [ %a_2_load_22, %branch27127 ], [ %a_3_load_13, %branch28129 ]

]]></Node>
<StgValue><ssdm name="a_load_2_1_1_phi"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4879">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_2_1_1 = sext i8 %a_load_2_1_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_2_1_1"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4879">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_2_1_1 = mul i16 %tmp_2_1_1, %tmp_3_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_1"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4879">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10_2_1_1 = add i16 %tmp_7_2_1_1, %tmp_10_2_1

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_1"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4879">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4  switch i2 %i, label %branch14 [
    i2 0, label %branch12
    i2 1, label %branch13
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4880">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_2_2_0_phi = phi i8 [ %a_2_load_24, %branch47179 ], [ %a_3_load_15, %branch48181 ], [ %a_4_load_6, %branch49183 ]

]]></Node>
<StgValue><ssdm name="a_load_2_2_0_phi"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4848">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="3">
<![CDATA[
branch18103:0  %a_3_load_16 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_16"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4848">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0">
<![CDATA[
branch18103:1  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4849">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="3">
<![CDATA[
branch17101:0  %a_2_load_25 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_25"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4849">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0">
<![CDATA[
branch17101:1  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4850">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="3">
<![CDATA[
branch19105:0  %a_4_load_7 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_7"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4850">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
branch19105:1  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="378" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch82:0  store i16 %tmp_10_0_0_1, i16* %res_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4882">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch81:0  store i16 %tmp_10_0_0_1, i16* %res_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4882">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4883">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch83:0  store i16 %tmp_10_0_0_1, i16* %res_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4883">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4884">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch117 [
    i2 0, label %branch115
    i2 1, label %branch116
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4851">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="3">
<![CDATA[
branch116:0  %a_1_load_2 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_2"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4851">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="3">
<![CDATA[
branch115:0  %a_0_load_2 = load i8* %a_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_2"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4853">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="3">
<![CDATA[
branch117:0  %a_2_load_2 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_2"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4853">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch117:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4770">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_0_0_2_phi = phi i8 [ %a_0_load_2, %branch115 ], [ %a_1_load_2, %branch116 ], [ %a_2_load_2, %branch117 ]

]]></Node>
<StgValue><ssdm name="a_load_0_0_2_phi"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4770">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_0_0_2 = sext i8 %a_load_0_0_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_0_0_2"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4770">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_7_0_0_2 = mul i16 %tmp_0_0_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_2"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4770">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_10_0_0_2 = add i16 %tmp_7_0_0_2, %tmp_10_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_2"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4770">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:6  switch i2 %i, label %branch80 [
    i2 0, label %branch78
    i2 1, label %branch79
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4854">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="3">
<![CDATA[
branch87277:0  %a_2_load_5 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_5"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4854">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch87277:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="3">
<![CDATA[
branch86275:0  %a_1_load_5 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_5"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch86275:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="3">
<![CDATA[
branch88279:0  %a_3_load_2 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_2"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch88279:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4857">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="3">
<![CDATA[
branch58201:0  %a_3_load_5 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_5"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4857">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
branch58201:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4858">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="3">
<![CDATA[
branch57199:0  %a_2_load_8 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_8"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4858">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
branch57199:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="3">
<![CDATA[
branch59203:0  %a_4_load_2 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_2"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch59203:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4865">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="3">
<![CDATA[
branch111:0  %a_1_load_7 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_7"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4865">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="3">
<![CDATA[
branch110:0  %a_0_load_4 = load i8* %a_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_4"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
branch110:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4867">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="3">
<![CDATA[
branch112:0  %a_2_load_10 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_10"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4867">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4885">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_1_0_1_phi = phi i8 [ %a_0_load_4, %branch110 ], [ %a_1_load_7, %branch111 ], [ %a_2_load_10, %branch112 ]

]]></Node>
<StgValue><ssdm name="a_load_1_0_1_phi"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4885">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_1_0_1 = sext i8 %a_load_1_0_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4885">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_1_0_1 = mul i16 %tmp_1_0_1, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_1"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4885">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10_1_0_1 = add i16 %tmp_7_1_0_1, %tmp_7_1

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_1"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4885">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4  switch i2 %i, label %branch53 [
    i2 0, label %branch51
    i2 1, label %branch52
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="3">
<![CDATA[
branch41161:0  %a_1_load_8 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_8"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4887">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="3">
<![CDATA[
branch40159:0  %a_0_load_5 = load i8* %a_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_5"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4888">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="3">
<![CDATA[
branch42163:0  %a_2_load_11 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_11"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4889">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_1_1_1_phi = phi i8 [ %a_1_load_10, %branch81265 ], [ %a_2_load_13, %branch82267 ], [ %a_3_load_7, %branch83269 ]

]]></Node>
<StgValue><ssdm name="a_load_1_1_1_phi"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4868">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="3">
<![CDATA[
branch32137:0  %a_2_load_14 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_14"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4868">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
branch32137:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4869">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="3">
<![CDATA[
branch31135:0  %a_1_load_11 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_11"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4869">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
branch31135:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4870">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="3">
<![CDATA[
branch33139:0  %a_3_load_8 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_8"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4870">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
branch33139:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4890">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_1_2_1_phi = phi i8 [ %a_2_load_16, %branch52189 ], [ %a_3_load_10, %branch53191 ], [ %a_4_load_4, %branch54193 ]

]]></Node>
<StgValue><ssdm name="a_load_1_2_1_phi"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="3">
<![CDATA[
branch23113:0  %a_3_load_11 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_11"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
branch23113:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4872">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="3">
<![CDATA[
branch22111:0  %a_2_load_17 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_17"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4872">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
branch22111:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4873">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="3">
<![CDATA[
branch24115:0  %a_4_load_5 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_5"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4873">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
branch24115:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch16:0  store i16 %tmp_10_2_1, i16* %res_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4892">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch15:0  store i16 %tmp_10_2_1, i16* %res_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4892">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch17:0  store i16 %tmp_10_2_1, i16* %res_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4894">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch28129 [
    i2 0, label %branch26125
    i2 1, label %branch27127
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="3">
<![CDATA[
branch769:0  %a_2_load_23 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_23"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="3">
<![CDATA[
branch667:0  %a_1_load_17 = load i8* %a_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_17"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="3">
<![CDATA[
branch871:0  %a_3_load_14 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_14"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_2_2_1_phi = phi i8 [ %a_2_load_25, %branch17101 ], [ %a_3_load_16, %branch18103 ], [ %a_4_load_7, %branch19105 ]

]]></Node>
<StgValue><ssdm name="a_load_2_2_1_phi"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="8" op_0_bw="3">
<![CDATA[
branch356:0  %a_3_load_17 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_17"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="3">
<![CDATA[
branch254:0  %a_2_load_26 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_26"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="3">
<![CDATA[
branch458:0  %a_4_load_8 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="450" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4902">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch79:0  store i16 %tmp_10_0_0_2, i16* %res_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4902">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch78:0  store i16 %tmp_10_0_0_2, i16* %res_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4904">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch80:0  store i16 %tmp_10_0_0_2, i16* %res_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4904">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch103 [
    i2 0, label %branch101
    i2 1, label %branch102
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4831">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_1_1 = sext i8 %a_load_1_1_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4831">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_1_1 = mul i16 %tmp_1_1, %tmp_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_1"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4831">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10_1_1 = add i16 %tmp_7_1_1, %tmp_10_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_10_1_1"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4831">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4  switch i2 %i, label %branch47 [
    i2 0, label %branch45
    i2 1, label %branch46
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4889">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_1_1_1 = sext i8 %a_load_1_1_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4889">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_1_1_1 = mul i16 %tmp_1_1_1, %tmp_3_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_1"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4889">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10_1_1_1 = add i16 %tmp_7_1_1_1, %tmp_10_1_1

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_1"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4889">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4  switch i2 %i, label %branch44 [
    i2 0, label %branch42
    i2 1, label %branch43
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_1_1_2 = sext i8 %a_load_1_1_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_1_1_2 = mul i16 %tmp_1_1_2, %tmp_3_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_2"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10_1_1_2 = add i16 %tmp_7_1_1_2, %tmp_10_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_2"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4  switch i2 %i, label %branch41 [
    i2 0, label %branch39
    i2 1, label %branch40
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_2_1_2_phi = phi i8 [ %a_1_load_17, %branch667 ], [ %a_2_load_23, %branch769 ], [ %a_3_load_14, %branch871 ]

]]></Node>
<StgValue><ssdm name="a_load_2_1_2_phi"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_2_1_2 = sext i8 %a_load_2_1_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_2_1_2"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_2_1_2 = mul i16 %tmp_2_1_2, %tmp_3_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_2"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10_2_1_2 = add i16 %tmp_7_2_1_2, %tmp_10_2_1_1

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_2"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4  switch i2 %i, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4909">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch10:0  store i16 %tmp_10_2_1_2, i16* %res_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4909">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch9:0  store i16 %tmp_10_2_1_2, i16* %res_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch11:0  store i16 %tmp_10_2_1_2, i16* %res_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4912">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch49183 [
    i2 0, label %branch47179
    i2 1, label %branch48181
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_2_2_2_phi = phi i8 [ %a_2_load_26, %branch254 ], [ %a_3_load_17, %branch356 ], [ %a_4_load_8, %branch458 ]

]]></Node>
<StgValue><ssdm name="a_load_2_2_2_phi"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4774">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_0_1 = sext i8 %a_load_0_1_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4774">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_7_0_1 = mul i16 %tmp_0_1, %tmp_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_1"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4774">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_10_0_1 = add i16 %tmp_7_0_1, %tmp_10_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_10_0_1"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4774">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:6  switch i2 %i, label %branch77 [
    i2 0, label %branch75
    i2 1, label %branch76
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4778">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_0_1_1 = sext i8 %a_load_0_1_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_0_1_1"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4778">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_7_0_1_1 = mul i16 %tmp_0_1_1, %tmp_3_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_1"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4778">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_10_0_1_1 = add i16 %tmp_7_0_1_1, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_1"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4778">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:6  switch i2 %i, label %branch74 [
    i2 0, label %branch72
    i2 1, label %branch73
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4779">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_0_1_2_phi = phi i8 [ %a_1_load_5, %branch86275 ], [ %a_2_load_5, %branch87277 ], [ %a_3_load_2, %branch88279 ]

]]></Node>
<StgValue><ssdm name="a_load_0_1_2_phi"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4779">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_0_1_2 = sext i8 %a_load_0_1_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_0_1_2"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4779">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="8">
<![CDATA[
:3  %tmp_3_0_1_2 = sext i8 %b_1_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_1_2"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4779">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_7_0_1_2 = mul i16 %tmp_0_1_2, %tmp_3_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_2"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4779">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_10_0_1_2 = add i16 %tmp_7_0_1_2, %tmp_10_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_2"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4779">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:6  switch i2 %i, label %branch71 [
    i2 0, label %branch69
    i2 1, label %branch70
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4788">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_0_2_2_phi = phi i8 [ %a_2_load_8, %branch57199 ], [ %a_3_load_5, %branch58201 ], [ %a_4_load_2, %branch59203 ]

]]></Node>
<StgValue><ssdm name="a_load_0_2_2_phi"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4914">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch52:0  store i16 %tmp_10_1_0_1, i16* %res_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4914">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch51:0  store i16 %tmp_10_1_0_1, i16* %res_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch53:0  store i16 %tmp_10_1_0_1, i16* %res_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4917">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch42163 [
    i2 0, label %branch40159
    i2 1, label %branch41161
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="3">
<![CDATA[
branch41161:0  %a_1_load_8 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_8"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
branch41161:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4887">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="3">
<![CDATA[
branch40159:0  %a_0_load_5 = load i8* %a_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_5"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4887">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch40159:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4888">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="3">
<![CDATA[
branch42163:0  %a_2_load_11 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_11"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4888">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
branch42163:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_1_0_2_phi = phi i8 [ %a_0_load_5, %branch40159 ], [ %a_1_load_8, %branch41161 ], [ %a_2_load_11, %branch42163 ]

]]></Node>
<StgValue><ssdm name="a_load_1_0_2_phi"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_1_0_2 = sext i8 %a_load_1_0_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_1_0_2 = mul i16 %tmp_1_0_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_2"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10_1_0_2 = add i16 %tmp_7_1_0_2, %tmp_10_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_2"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4  switch i2 %i, label %branch50 [
    i2 0, label %branch48
    i2 1, label %branch49
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_1_1_2_phi = phi i8 [ %a_1_load_11, %branch31135 ], [ %a_2_load_14, %branch32137 ], [ %a_3_load_8, %branch33139 ]

]]></Node>
<StgValue><ssdm name="a_load_1_1_2_phi"/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %a_load_1_2_2_phi = phi i8 [ %a_2_load_17, %branch22111 ], [ %a_3_load_11, %branch23113 ], [ %a_4_load_5, %branch24115 ]

]]></Node>
<StgValue><ssdm name="a_load_1_2_2_phi"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4919">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch13:0  store i16 %tmp_10_2_1_1, i16* %res_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4919">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch12:0  store i16 %tmp_10_2_1_1, i16* %res_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch14:0  store i16 %tmp_10_2_1_1, i16* %res_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4922">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch871 [
    i2 0, label %branch667
    i2 1, label %branch769
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="3">
<![CDATA[
branch769:0  %a_2_load_23 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_23"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
branch769:1  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="3">
<![CDATA[
branch667:0  %a_1_load_17 = load i8* %a_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_17"/></StgValue>
</operation>

<operation id="527" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
branch667:1  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="3">
<![CDATA[
branch871:0  %a_3_load_14 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_14"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
branch871:1  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="8" op_0_bw="3">
<![CDATA[
branch356:0  %a_3_load_17 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_17"/></StgValue>
</operation>

<operation id="531" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
branch356:1  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="3">
<![CDATA[
branch254:0  %a_2_load_26 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_26"/></StgValue>
</operation>

<operation id="533" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
branch254:1  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="3">
<![CDATA[
branch458:0  %a_4_load_8 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_8"/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
branch458:1  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="536" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4923">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch76:0  store i16 %tmp_10_0_1, i16* %res_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4923">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4924">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch75:0  store i16 %tmp_10_0_1, i16* %res_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4924">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4925">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch77:0  store i16 %tmp_10_0_1, i16* %res_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4925">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch98 [
    i2 0, label %branch96
    i2 1, label %branch97
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4788">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_0_2_2 = sext i8 %a_load_0_2_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_0_2_2"/></StgValue>
</operation>

<operation id="544" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4788">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="8">
<![CDATA[
:3  %tmp_3_0_2_2 = sext i8 %b_2_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_2_2"/></StgValue>
</operation>

<operation id="545" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4788">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_7_0_2_2 = mul i16 %tmp_0_2_2, %tmp_3_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_2"/></StgValue>
</operation>

<operation id="546" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4788">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_10_0_2_2 = add i16 %tmp_7_0_2_2, %tmp_10_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_10_0_2_2"/></StgValue>
</operation>

<operation id="547" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4788">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:6  switch i2 %i, label %branch62 [
    i2 0, label %branch60
    i2 1, label %branch61
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4890">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_1_2_1 = sext i8 %a_load_1_2_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="549" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4890">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_1_2_1 = mul i16 %tmp_1_2_1, %tmp_3_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_1"/></StgValue>
</operation>

<operation id="550" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4890">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10_1_2_1 = add i16 %tmp_7_1_2_1, %tmp_10_1_2

]]></Node>
<StgValue><ssdm name="tmp_10_1_2_1"/></StgValue>
</operation>

<operation id="551" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4890">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4  switch i2 %i, label %branch35 [
    i2 0, label %branch33
    i2 1, label %branch34
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_1_2_2 = sext i8 %a_load_1_2_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="553" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_1_2_2 = mul i16 %tmp_1_2_2, %tmp_3_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_2"/></StgValue>
</operation>

<operation id="554" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10_1_2_2 = add i16 %tmp_7_1_2_2, %tmp_10_1_2_1

]]></Node>
<StgValue><ssdm name="tmp_10_1_2_2"/></StgValue>
</operation>

<operation id="555" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4  switch i2 %i, label %branch32 [
    i2 0, label %branch30
    i2 1, label %branch31
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_2_2_1 = sext i8 %a_load_2_2_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_2_2_1"/></StgValue>
</operation>

<operation id="557" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_2_2_1 = mul i16 %tmp_2_2_1, %tmp_3_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_1"/></StgValue>
</operation>

<operation id="558" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10_2_2_1 = add i16 %tmp_7_2_2_1, %tmp_10_2_2

]]></Node>
<StgValue><ssdm name="tmp_10_2_2_1"/></StgValue>
</operation>

<operation id="559" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4  switch i2 %i, label %branch5 [
    i2 0, label %branch3
    i2 1, label %branch4
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4927">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch4:0  store i16 %tmp_10_2_2_1, i16* %res_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4927">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4928">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch3:0  store i16 %tmp_10_2_2_1, i16* %res_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4928">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4929">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch5:0  store i16 %tmp_10_2_2_1, i16* %res_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4929">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4930">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch458 [
    i2 0, label %branch254
    i2 1, label %branch356
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="567" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch73:0  store i16 %tmp_10_0_1_1, i16* %res_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4932">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch72:0  store i16 %tmp_10_0_1_1, i16* %res_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4932">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4933">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch74:0  store i16 %tmp_10_0_1_1, i16* %res_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4933">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4934">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch88279 [
    i2 0, label %branch86275
    i2 1, label %branch87277
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4935">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch43:0  store i16 %tmp_10_1_1_1, i16* %res_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4935">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch42:0  store i16 %tmp_10_1_1_1, i16* %res_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4937">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch44:0  store i16 %tmp_10_1_1_1, i16* %res_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4937">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4938">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch33139 [
    i2 0, label %branch31135
    i2 1, label %branch32137
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="581" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4939">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch70:0  store i16 %tmp_10_0_1_2, i16* %res_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4939">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4940">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch69:0  store i16 %tmp_10_0_1_2, i16* %res_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4940">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch71:0  store i16 %tmp_10_0_1_2, i16* %res_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4942">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch74245 [
    i2 0, label %branch72241
    i2 1, label %branch73243
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4943">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch40:0  store i16 %tmp_10_1_1_2, i16* %res_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4943">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4944">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch39:0  store i16 %tmp_10_1_1_2, i16* %res_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4944">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4945">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch41:0  store i16 %tmp_10_1_1_2, i16* %res_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4945">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch64219 [
    i2 0, label %branch62215
    i2 1, label %branch63217
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="595" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4783">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_0_2 = sext i8 %a_load_0_2_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="596" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4783">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="8">
<![CDATA[
:3  %tmp_3_0_2 = sext i8 %b_2_load to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_2"/></StgValue>
</operation>

<operation id="597" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4783">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_7_0_2 = mul i16 %tmp_0_2, %tmp_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_2"/></StgValue>
</operation>

<operation id="598" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4783">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_10_0_2 = add i16 %tmp_7_0_2, %tmp_10_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_10_0_2"/></StgValue>
</operation>

<operation id="599" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4783">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:6  switch i2 %i, label %branch68 [
    i2 0, label %branch66
    i2 1, label %branch67
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4787">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_0_2_1 = sext i8 %a_load_0_2_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_0_2_1"/></StgValue>
</operation>

<operation id="601" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4787">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="8">
<![CDATA[
:3  %tmp_3_0_2_1 = sext i8 %b_2_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_2_1"/></StgValue>
</operation>

<operation id="602" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4787">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_7_0_2_1 = mul i16 %tmp_0_2_1, %tmp_3_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_1"/></StgValue>
</operation>

<operation id="603" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4787">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_10_0_2_1 = add i16 %tmp_7_0_2_1, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="tmp_10_0_2_1"/></StgValue>
</operation>

<operation id="604" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4787">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:6  switch i2 %i, label %branch65 [
    i2 0, label %branch63
    i2 1, label %branch64
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4947">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch49:0  store i16 %tmp_10_1_0_2, i16* %res_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4947">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4948">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch48:0  store i16 %tmp_10_1_0_2, i16* %res_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4948">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4949">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch50:0  store i16 %tmp_10_1_0_2, i16* %res_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4949">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch93 [
    i2 0, label %branch91
    i2 1, label %branch92
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4835">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_1_2 = sext i8 %a_load_1_2_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="613" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4835">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_1_2 = mul i16 %tmp_1_2, %tmp_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_2"/></StgValue>
</operation>

<operation id="614" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4835">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10_1_2 = add i16 %tmp_7_1_2, %tmp_10_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_10_1_2"/></StgValue>
</operation>

<operation id="615" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4835">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4  switch i2 %i, label %branch38 [
    i2 0, label %branch36
    i2 1, label %branch37
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4880">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_2_2 = sext i8 %a_load_2_2_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="617" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4880">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_2_2 = mul i16 %tmp_2_2, %tmp_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_2"/></StgValue>
</operation>

<operation id="618" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4880">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10_2_2 = add i16 %tmp_7_2_2, %tmp_10_2_1_2

]]></Node>
<StgValue><ssdm name="tmp_10_2_2"/></StgValue>
</operation>

<operation id="619" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4880">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4  switch i2 %i, label %branch8 [
    i2 0, label %branch6
    i2 1, label %branch7
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch7:0  store i16 %tmp_10_2_2, i16* %res_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4952">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch6:0  store i16 %tmp_10_2_2, i16* %res_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4952">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4953">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch8:0  store i16 %tmp_10_2_2, i16* %res_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4953">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4954">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch19105 [
    i2 0, label %branch17101
    i2 1, label %branch18103
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="627" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4955">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch67:0  store i16 %tmp_10_0_2, i16* %res_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4955">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="629" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch66:0  store i16 %tmp_10_0_2, i16* %res_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="630" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4957">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch68:0  store i16 %tmp_10_0_2, i16* %res_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="632" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4957">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="633" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4958">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch69229 [
    i2 0, label %branch67225
    i2 1, label %branch68227
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4959">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch37:0  store i16 %tmp_10_1_2, i16* %res_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4959">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4960">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch36:0  store i16 %tmp_10_1_2, i16* %res_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4960">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch38:0  store i16 %tmp_10_1_2, i16* %res_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4962">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch54193 [
    i2 0, label %branch52189
    i2 1, label %branch53191
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="641" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch64:0  store i16 %tmp_10_0_2_1, i16* %res_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4964">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch63:0  store i16 %tmp_10_0_2_1, i16* %res_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4964">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4965">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch65:0  store i16 %tmp_10_0_2_1, i16* %res_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4965">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch59203 [
    i2 0, label %branch57199
    i2 1, label %branch58201
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4967">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch34:0  store i16 %tmp_10_1_2_1, i16* %res_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4967">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4968">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch33:0  store i16 %tmp_10_1_2_1, i16* %res_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4968">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4969">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch35:0  store i16 %tmp_10_1_2_1, i16* %res_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4969">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4970">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch24115 [
    i2 0, label %branch22111
    i2 1, label %branch23113
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="655" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch46:0  store i16 %tmp_10_1_1, i16* %res_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="657" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4972">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch45:0  store i16 %tmp_10_1_1, i16* %res_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4972">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="659" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch47:0  store i16 %tmp_10_1_1, i16* %res_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch83269 [
    i2 0, label %branch81265
    i2 1, label %branch82267
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_2_2_2 = sext i8 %a_load_2_2_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_2_2_2"/></StgValue>
</operation>

<operation id="663" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_2_2_2 = mul i16 %tmp_2_2_2, %tmp_3_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_2"/></StgValue>
</operation>

<operation id="664" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10_2_2_2 = add i16 %tmp_7_2_2_2, %tmp_10_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_10_2_2_2"/></StgValue>
</operation>

<operation id="665" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4  switch i2 %i, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch1:0  store i16 %tmp_10_2_2_2, i16* %res_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch0:0  store i16 %tmp_10_2_2_2, i16* %res_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch2:0  store i16 %tmp_10_2_2_2, i16* %res_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str2, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="673" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="674" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4789">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch61:0  store i16 %tmp_10_0_2_2, i16* %res_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4789">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
branch61:2  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4790">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch60:0  store i16 %tmp_10_0_2_2, i16* %res_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4790">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
branch60:2  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4791">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch62:0  store i16 %tmp_10_0_2_2, i16* %res_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4791">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
branch62:2  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch122 [
    i2 0, label %branch120
    i2 1, label %branch121
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4798">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch31:0  store i16 %tmp_10_1_2_2, i16* %res_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4798">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0">
<![CDATA[
branch31:2  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4799">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch30:0  store i16 %tmp_10_1_2_2, i16* %res_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4799">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
branch30:2  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4800">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch32:0  store i16 %tmp_10_1_2_2, i16* %res_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4800">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
branch32:2  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i, label %branch107 [
    i2 0, label %branch105
    i2 1, label %branch106
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="688" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
