

================================================================
== Vitis HLS Report for 'dense_layer_3'
================================================================
* Date:           Sat Dec 13 15:02:34 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.717 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_1  |        8|        8|         5|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.05>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n21 = alloca i32 1"   --->   Operation 8 'alloca' 'n21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%p_read1121 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 9 'read' 'p_read1121' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%p_read120 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 10 'read' 'p_read120' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_13 = alloca i64 1"   --->   Operation 11 'alloca' 'output_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_12 = alloca i64 1"   --->   Operation 12 'alloca' 'output_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_11 = alloca i64 1"   --->   Operation 13 'alloca' 'output_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_10 = alloca i64 1"   --->   Operation 14 'alloca' 'output_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_9 = alloca i64 1"   --->   Operation 15 'alloca' 'output_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_8 = alloca i64 1"   --->   Operation 16 'alloca' 'output_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_7 = alloca i64 1"   --->   Operation 17 'alloca' 'output_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_6 = alloca i64 1"   --->   Operation 18 'alloca' 'output_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_5 = alloca i64 1"   --->   Operation 19 'alloca' 'output_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output = alloca i64 1"   --->   Operation 20 'alloca' 'output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i32 %p_read120" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:131]   --->   Operation 21 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = trunc i32 %p_read1121" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:131]   --->   Operation 22 'trunc' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %n21"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln34 = br void %VITIS_LOOP_41_2.0.split.i" [bnn.cpp:34->bnn.cpp:131]   --->   Operation 24 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%n21_load = load i4 %n21" [bnn.cpp:34->bnn.cpp:131]   --->   Operation 25 'load' 'n21_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i4 %n21_load" [bnn.cpp:34->bnn.cpp:131]   --->   Operation 26 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_ZL9golden_w3_0_addr = getelementptr i32 %p_ZL9golden_w3_0, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:131]   --->   Operation 27 'getelementptr' 'p_ZL9golden_w3_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%wt = load i4 %p_ZL9golden_w3_0_addr" [bnn.cpp:45->bnn.cpp:131]   --->   Operation 28 'load' 'wt' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZL9golden_w3_1_addr = getelementptr i32 %p_ZL9golden_w3_1, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:131]   --->   Operation 29 'getelementptr' 'p_ZL9golden_w3_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%wt_1 = load i4 %p_ZL9golden_w3_1_addr" [bnn.cpp:45->bnn.cpp:131]   --->   Operation 30 'load' 'wt_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %n21_load, i32 1, i32 3" [bnn.cpp:44->bnn.cpp:131]   --->   Operation 31 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %tmp_101, i1 1" [bnn.cpp:44->bnn.cpp:131]   --->   Operation 32 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i4 %or_ln" [bnn.cpp:45->bnn.cpp:131]   --->   Operation 33 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZL9golden_w3_0_addr_1 = getelementptr i32 %p_ZL9golden_w3_0, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:131]   --->   Operation 34 'getelementptr' 'p_ZL9golden_w3_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%wt_2 = load i4 %p_ZL9golden_w3_0_addr_1" [bnn.cpp:45->bnn.cpp:131]   --->   Operation 35 'load' 'wt_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZL9golden_w3_1_addr_1 = getelementptr i32 %p_ZL9golden_w3_1, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:131]   --->   Operation 36 'getelementptr' 'p_ZL9golden_w3_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%wt_3 = load i4 %p_ZL9golden_w3_1_addr_1" [bnn.cpp:45->bnn.cpp:131]   --->   Operation 37 'load' 'wt_3' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_1 : Operation 38 [1/1] (1.73ns)   --->   "%switch_ln60 = switch i4 %n21_load, void %arrayidx17.12.case.9.i, i4 0, void %arrayidx17.12.case.1.i, i4 2, void %arrayidx17.12.case.3.i, i4 4, void %arrayidx17.12.case.5.i, i4 6, void %arrayidx17.12.case.7.i" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 38 'switch' 'switch_ln60' <Predicate = true> <Delay = 1.73>
ST_1 : Operation 39 [1/1] (1.73ns)   --->   "%n = add i4 %n21_load, i4 2" [bnn.cpp:34->bnn.cpp:131]   --->   Operation 39 'add' 'n' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.73ns)   --->   "%icmp_ln34 = icmp_ult  i4 %n, i4 10" [bnn.cpp:34->bnn.cpp:131]   --->   Operation 40 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln34 = store i4 %n, i4 %n21" [bnn.cpp:34->bnn.cpp:131]   --->   Operation 41 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %dense_layer.3.exit, void %VITIS_LOOP_41_2.0.split.i" [bnn.cpp:34->bnn.cpp:131]   --->   Operation 42 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.83>
ST_2 : Operation 43 [1/2] ( I:2.32ns O:2.32ns )   --->   "%wt = load i4 %p_ZL9golden_w3_0_addr" [bnn.cpp:45->bnn.cpp:131]   --->   Operation 43 'load' 'wt' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_2 : Operation 44 [1/1] (0.99ns)   --->   "%xor_ln18 = xor i32 %p_read120, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:131]   --->   Operation 44 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.99ns)   --->   "%xor_ln18_1 = xor i31 %trunc_ln18, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:131]   --->   Operation 45 'xor' 'xor_ln18_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln18_2 = trunc i32 %wt" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:131]   --->   Operation 46 'trunc' 'trunc_ln18_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.99ns)   --->   "%xnr = xor i32 %wt, i32 %xor_ln18" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:131]   --->   Operation 47 'xor' 'xnr' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.99ns)   --->   "%xor_ln46 = xor i31 %trunc_ln18_2, i31 %xor_ln18_1" [bnn.cpp:46->bnn.cpp:131]   --->   Operation 48 'xor' 'xor_ln46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 49 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 50 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 51 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 52 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 53 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 54 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 55 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 56 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 57 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 58 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 59 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 60 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 61 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 62 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 63 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i31 %xor_ln46" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 64 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%and_ln8 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp, i1 0, i1 %tmp_1, i1 0, i1 %tmp_2, i1 0, i1 %tmp_3, i1 0, i1 %tmp_4, i1 0, i1 %tmp_5, i1 0, i1 %tmp_6, i1 0, i1 %tmp_7, i1 0, i1 %tmp_8, i1 0, i1 %tmp_9, i1 0, i1 %tmp_10, i1 0, i1 %tmp_11, i1 0, i1 %tmp_12, i1 0, i1 %tmp_13, i1 0, i1 %tmp_14, i1 0, i1 %trunc_ln8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 65 'bitconcatenate' 'and_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%and_ln8_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1, i1 0, i1 %tmp_2, i1 0, i1 %tmp_3, i1 0, i1 %tmp_4, i1 0, i1 %tmp_5, i1 0, i1 %tmp_6, i1 0, i1 %tmp_7, i1 0, i1 %tmp_8, i1 0, i1 %tmp_9, i1 0, i1 %tmp_10, i1 0, i1 %tmp_11, i1 0, i1 %tmp_12, i1 0, i1 %tmp_13, i1 0, i1 %tmp_14, i1 0, i1 %trunc_ln8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 66 'bitconcatenate' 'and_ln8_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln8_8 = zext i29 %and_ln8_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 67 'zext' 'zext_ln8_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i31 %and_ln8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 68 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 69 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 70 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 71 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 72 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 73 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 74 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 75 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 76 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 77 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 78 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 79 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 80 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 81 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 82 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 83 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 84 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%and_ln8_1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_15, i1 0, i1 %tmp_16, i1 0, i1 %tmp_17, i1 0, i1 %tmp_18, i1 0, i1 %tmp_19, i1 0, i1 %tmp_20, i1 0, i1 %tmp_21, i1 0, i1 %tmp_22, i1 0, i1 %tmp_23, i1 0, i1 %tmp_24, i1 0, i1 %tmp_25, i1 0, i1 %tmp_26, i1 0, i1 %tmp_27, i1 0, i1 %tmp_28, i1 0, i1 %tmp_29, i1 0, i1 %tmp_30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 85 'bitconcatenate' 'and_ln8_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%and_ln8_1_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_16, i1 0, i1 %tmp_17, i1 0, i1 %tmp_18, i1 0, i1 %tmp_19, i1 0, i1 %tmp_20, i1 0, i1 %tmp_21, i1 0, i1 %tmp_22, i1 0, i1 %tmp_23, i1 0, i1 %tmp_24, i1 0, i1 %tmp_25, i1 0, i1 %tmp_26, i1 0, i1 %tmp_27, i1 0, i1 %tmp_28, i1 0, i1 %tmp_29, i1 0, i1 %tmp_30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 86 'bitconcatenate' 'and_ln8_1_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln8_9 = zext i29 %and_ln8_1_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 87 'zext' 'zext_ln8_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i31 %and_ln8_1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 88 'zext' 'zext_ln8_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.46ns)   --->   "%add_ln8_1 = add i29 %and_ln8_1_cast1, i29 %and_ln8_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 89 'add' 'add_ln8_1' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (2.46ns)   --->   "%add_ln8 = add i30 %zext_ln8_9, i30 %zext_ln8_8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 90 'add' 'add_ln8' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (2.52ns)   --->   "%s0 = add i32 %zext_ln8_1, i32 %zext_ln8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 91 'add' 's0' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 92 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 93 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 94 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 95 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 96 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 97 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 98 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i29 %add_ln8_1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 99 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 100 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 101 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 102 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 103 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 104 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 105 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 106 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 107 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/2] ( I:2.32ns O:2.32ns )   --->   "%wt_1 = load i4 %p_ZL9golden_w3_1_addr" [bnn.cpp:45->bnn.cpp:131]   --->   Operation 108 'load' 'wt_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_2 : Operation 109 [1/1] (0.99ns)   --->   "%xor_ln18_2 = xor i32 %p_read1121, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:131]   --->   Operation 109 'xor' 'xor_ln18_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.99ns)   --->   "%xor_ln18_4 = xor i31 %trunc_ln18_1, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:131]   --->   Operation 110 'xor' 'xor_ln18_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln18_3 = trunc i32 %wt_1" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:131]   --->   Operation 111 'trunc' 'trunc_ln18_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.99ns)   --->   "%xnr_1 = xor i32 %wt_1, i32 %xor_ln18_2" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:131]   --->   Operation 112 'xor' 'xnr_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.99ns)   --->   "%xor_ln46_1 = xor i31 %trunc_ln18_3, i31 %xor_ln18_4" [bnn.cpp:46->bnn.cpp:131]   --->   Operation 113 'xor' 'xor_ln46_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 114 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 115 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 116 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 117 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 118 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 119 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 120 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 121 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 122 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 123 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 124 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 125 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 126 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 127 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 128 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln8_1 = trunc i31 %xor_ln46_1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 129 'trunc' 'trunc_ln8_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%and_ln8_2 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_50, i1 0, i1 %tmp_51, i1 0, i1 %tmp_52, i1 0, i1 %tmp_53, i1 0, i1 %tmp_54, i1 0, i1 %tmp_55, i1 0, i1 %tmp_56, i1 0, i1 %tmp_57, i1 0, i1 %tmp_58, i1 0, i1 %tmp_59, i1 0, i1 %tmp_60, i1 0, i1 %tmp_61, i1 0, i1 %tmp_62, i1 0, i1 %tmp_63, i1 0, i1 %tmp_64, i1 0, i1 %trunc_ln8_1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 130 'bitconcatenate' 'and_ln8_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%and_ln8_2_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_51, i1 0, i1 %tmp_52, i1 0, i1 %tmp_53, i1 0, i1 %tmp_54, i1 0, i1 %tmp_55, i1 0, i1 %tmp_56, i1 0, i1 %tmp_57, i1 0, i1 %tmp_58, i1 0, i1 %tmp_59, i1 0, i1 %tmp_60, i1 0, i1 %tmp_61, i1 0, i1 %tmp_62, i1 0, i1 %tmp_63, i1 0, i1 %tmp_64, i1 0, i1 %trunc_ln8_1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 131 'bitconcatenate' 'and_ln8_2_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln8_10 = zext i29 %and_ln8_2_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 132 'zext' 'zext_ln8_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln8_2 = zext i31 %and_ln8_2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 133 'zext' 'zext_ln8_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 134 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 135 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 136 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 137 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 138 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 139 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 140 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 141 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 142 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 143 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 144 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 145 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 146 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 147 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 148 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 149 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%and_ln8_3 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_65, i1 0, i1 %tmp_66, i1 0, i1 %tmp_67, i1 0, i1 %tmp_68, i1 0, i1 %tmp_69, i1 0, i1 %tmp_70, i1 0, i1 %tmp_71, i1 0, i1 %tmp_72, i1 0, i1 %tmp_73, i1 0, i1 %tmp_74, i1 0, i1 %tmp_75, i1 0, i1 %tmp_76, i1 0, i1 %tmp_77, i1 0, i1 %tmp_78, i1 0, i1 %tmp_79, i1 0, i1 %tmp_80" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 150 'bitconcatenate' 'and_ln8_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%and_ln8_3_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_66, i1 0, i1 %tmp_67, i1 0, i1 %tmp_68, i1 0, i1 %tmp_69, i1 0, i1 %tmp_70, i1 0, i1 %tmp_71, i1 0, i1 %tmp_72, i1 0, i1 %tmp_73, i1 0, i1 %tmp_74, i1 0, i1 %tmp_75, i1 0, i1 %tmp_76, i1 0, i1 %tmp_77, i1 0, i1 %tmp_78, i1 0, i1 %tmp_79, i1 0, i1 %tmp_80" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 151 'bitconcatenate' 'and_ln8_3_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln8_11 = zext i29 %and_ln8_3_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 152 'zext' 'zext_ln8_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln8_3 = zext i31 %and_ln8_3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 153 'zext' 'zext_ln8_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (2.46ns)   --->   "%add_ln8_3 = add i29 %and_ln8_3_cast1, i29 %and_ln8_2_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 154 'add' 'add_ln8_3' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (2.46ns)   --->   "%add_ln8_4 = add i30 %zext_ln8_11, i30 %zext_ln8_10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 155 'add' 'add_ln8_4' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (2.52ns)   --->   "%s0_1 = add i32 %zext_ln8_3, i32 %zext_ln8_2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 156 'add' 's0_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_4, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 157 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 158 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 159 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 160 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 161 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 162 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 163 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln9_1 = trunc i29 %add_ln8_3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 164 'trunc' 'trunc_ln9_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_1, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 165 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 166 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 167 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 168 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 169 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 170 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 171 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 172 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/2] ( I:2.32ns O:2.32ns )   --->   "%wt_2 = load i4 %p_ZL9golden_w3_0_addr_1" [bnn.cpp:45->bnn.cpp:131]   --->   Operation 173 'load' 'wt_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln18_4 = trunc i32 %wt_2" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:131]   --->   Operation 174 'trunc' 'trunc_ln18_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.99ns)   --->   "%xnr_2 = xor i32 %wt_2, i32 %xor_ln18" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:131]   --->   Operation 175 'xor' 'xnr_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.99ns)   --->   "%xor_ln8 = xor i31 %trunc_ln18_4, i31 %xor_ln18_1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 176 'xor' 'xor_ln8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 177 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 178 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 179 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 180 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 181 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 182 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 183 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 184 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 185 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 186 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 187 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 188 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 189 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 190 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 191 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln8_2 = trunc i31 %xor_ln8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 192 'trunc' 'trunc_ln8_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%and_ln8_4 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_102, i1 0, i1 %tmp_103, i1 0, i1 %tmp_104, i1 0, i1 %tmp_105, i1 0, i1 %tmp_106, i1 0, i1 %tmp_107, i1 0, i1 %tmp_108, i1 0, i1 %tmp_109, i1 0, i1 %tmp_110, i1 0, i1 %tmp_111, i1 0, i1 %tmp_112, i1 0, i1 %tmp_113, i1 0, i1 %tmp_114, i1 0, i1 %tmp_115, i1 0, i1 %tmp_116, i1 0, i1 %trunc_ln8_2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 193 'bitconcatenate' 'and_ln8_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%and_ln8_4_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_103, i1 0, i1 %tmp_104, i1 0, i1 %tmp_105, i1 0, i1 %tmp_106, i1 0, i1 %tmp_107, i1 0, i1 %tmp_108, i1 0, i1 %tmp_109, i1 0, i1 %tmp_110, i1 0, i1 %tmp_111, i1 0, i1 %tmp_112, i1 0, i1 %tmp_113, i1 0, i1 %tmp_114, i1 0, i1 %tmp_115, i1 0, i1 %tmp_116, i1 0, i1 %trunc_ln8_2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 194 'bitconcatenate' 'and_ln8_4_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln8_12 = zext i29 %and_ln8_4_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 195 'zext' 'zext_ln8_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln8_4 = zext i31 %and_ln8_4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 196 'zext' 'zext_ln8_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 197 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 198 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 199 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 200 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 201 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 202 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 203 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 204 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 205 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 206 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 207 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 208 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 209 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 210 'bitselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 211 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 212 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%and_ln8_5 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_117, i1 0, i1 %tmp_118, i1 0, i1 %tmp_119, i1 0, i1 %tmp_120, i1 0, i1 %tmp_121, i1 0, i1 %tmp_122, i1 0, i1 %tmp_123, i1 0, i1 %tmp_124, i1 0, i1 %tmp_125, i1 0, i1 %tmp_126, i1 0, i1 %tmp_127, i1 0, i1 %tmp_128, i1 0, i1 %tmp_129, i1 0, i1 %tmp_130, i1 0, i1 %tmp_131, i1 0, i1 %tmp_132" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 213 'bitconcatenate' 'and_ln8_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%and_ln8_5_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_118, i1 0, i1 %tmp_119, i1 0, i1 %tmp_120, i1 0, i1 %tmp_121, i1 0, i1 %tmp_122, i1 0, i1 %tmp_123, i1 0, i1 %tmp_124, i1 0, i1 %tmp_125, i1 0, i1 %tmp_126, i1 0, i1 %tmp_127, i1 0, i1 %tmp_128, i1 0, i1 %tmp_129, i1 0, i1 %tmp_130, i1 0, i1 %tmp_131, i1 0, i1 %tmp_132" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 214 'bitconcatenate' 'and_ln8_5_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln8_13 = zext i29 %and_ln8_5_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 215 'zext' 'zext_ln8_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln8_5 = zext i31 %and_ln8_5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 216 'zext' 'zext_ln8_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (2.46ns)   --->   "%add_ln8_6 = add i29 %and_ln8_5_cast1, i29 %and_ln8_4_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 217 'add' 'add_ln8_6' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (2.46ns)   --->   "%add_ln8_7 = add i30 %zext_ln8_13, i30 %zext_ln8_12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 218 'add' 'add_ln8_7' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (2.52ns)   --->   "%s0_2 = add i32 %zext_ln8_5, i32 %zext_ln8_4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 219 'add' 's0_2' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_7, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 220 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 221 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 222 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 223 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 224 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 225 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 226 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln9_2 = trunc i29 %add_ln8_6" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 227 'trunc' 'trunc_ln9_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_2, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 228 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 229 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 230 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 231 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 232 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 233 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 234 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 235 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/2] ( I:2.32ns O:2.32ns )   --->   "%wt_3 = load i4 %p_ZL9golden_w3_1_addr_1" [bnn.cpp:45->bnn.cpp:131]   --->   Operation 236 'load' 'wt_3' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln18_5 = trunc i32 %wt_3" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:131]   --->   Operation 237 'trunc' 'trunc_ln18_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.99ns)   --->   "%xnr_3 = xor i32 %wt_3, i32 %xor_ln18_2" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:131]   --->   Operation 238 'xor' 'xnr_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.99ns)   --->   "%xor_ln8_1 = xor i31 %trunc_ln18_5, i31 %xor_ln18_4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 239 'xor' 'xor_ln8_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 240 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 241 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 242 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 243 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 244 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 245 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 246 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 247 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 248 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 249 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 250 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 251 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 252 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 253 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 254 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln8_3 = trunc i31 %xor_ln8_1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 255 'trunc' 'trunc_ln8_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%and_ln8_6 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_153, i1 0, i1 %tmp_154, i1 0, i1 %tmp_155, i1 0, i1 %tmp_156, i1 0, i1 %tmp_157, i1 0, i1 %tmp_158, i1 0, i1 %tmp_159, i1 0, i1 %tmp_160, i1 0, i1 %tmp_161, i1 0, i1 %tmp_162, i1 0, i1 %tmp_163, i1 0, i1 %tmp_164, i1 0, i1 %tmp_165, i1 0, i1 %tmp_166, i1 0, i1 %tmp_167, i1 0, i1 %trunc_ln8_3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 256 'bitconcatenate' 'and_ln8_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%and_ln8_6_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_154, i1 0, i1 %tmp_155, i1 0, i1 %tmp_156, i1 0, i1 %tmp_157, i1 0, i1 %tmp_158, i1 0, i1 %tmp_159, i1 0, i1 %tmp_160, i1 0, i1 %tmp_161, i1 0, i1 %tmp_162, i1 0, i1 %tmp_163, i1 0, i1 %tmp_164, i1 0, i1 %tmp_165, i1 0, i1 %tmp_166, i1 0, i1 %tmp_167, i1 0, i1 %trunc_ln8_3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 257 'bitconcatenate' 'and_ln8_6_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln8_14 = zext i29 %and_ln8_6_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 258 'zext' 'zext_ln8_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln8_6 = zext i31 %and_ln8_6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 259 'zext' 'zext_ln8_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 260 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 261 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 262 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 263 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 264 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 265 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 266 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 267 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 268 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 269 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 270 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 271 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 272 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 273 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 274 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 275 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%and_ln8_7 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_168, i1 0, i1 %tmp_169, i1 0, i1 %tmp_170, i1 0, i1 %tmp_171, i1 0, i1 %tmp_172, i1 0, i1 %tmp_173, i1 0, i1 %tmp_174, i1 0, i1 %tmp_175, i1 0, i1 %tmp_176, i1 0, i1 %tmp_177, i1 0, i1 %tmp_178, i1 0, i1 %tmp_179, i1 0, i1 %tmp_180, i1 0, i1 %tmp_181, i1 0, i1 %tmp_182, i1 0, i1 %tmp_183" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 276 'bitconcatenate' 'and_ln8_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%and_ln8_7_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_169, i1 0, i1 %tmp_170, i1 0, i1 %tmp_171, i1 0, i1 %tmp_172, i1 0, i1 %tmp_173, i1 0, i1 %tmp_174, i1 0, i1 %tmp_175, i1 0, i1 %tmp_176, i1 0, i1 %tmp_177, i1 0, i1 %tmp_178, i1 0, i1 %tmp_179, i1 0, i1 %tmp_180, i1 0, i1 %tmp_181, i1 0, i1 %tmp_182, i1 0, i1 %tmp_183" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 277 'bitconcatenate' 'and_ln8_7_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln8_15 = zext i29 %and_ln8_7_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 278 'zext' 'zext_ln8_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln8_7 = zext i31 %and_ln8_7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 279 'zext' 'zext_ln8_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (2.46ns)   --->   "%add_ln8_9 = add i29 %and_ln8_7_cast1, i29 %and_ln8_6_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 280 'add' 'add_ln8_9' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (2.46ns)   --->   "%add_ln8_10 = add i30 %zext_ln8_15, i30 %zext_ln8_14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 281 'add' 'add_ln8_10' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (2.52ns)   --->   "%s0_3 = add i32 %zext_ln8_7, i32 %zext_ln8_6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:131]   --->   Operation 282 'add' 's0_3' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_10, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 283 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 284 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 285 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_187 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 286 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 287 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 288 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_190 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 289 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln9_3 = trunc i29 %add_ln8_9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 290 'trunc' 'trunc_ln9_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_3, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 291 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 292 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 293 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 294 'partselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 295 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 296 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 297 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 298 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.71>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%and_ln9 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_s, i2 0, i2 %tmp_31, i2 0, i2 %tmp_32, i2 0, i2 %tmp_33, i2 0, i2 %tmp_34, i2 0, i2 %tmp_35, i2 0, i2 %tmp_36, i2 0, i2 %trunc_ln9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 299 'bitconcatenate' 'and_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%and_ln9_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_31, i2 0, i2 %tmp_32, i2 0, i2 %tmp_33, i2 0, i2 %tmp_34, i2 0, i2 %tmp_35, i2 0, i2 %tmp_36, i2 0, i2 %trunc_ln9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 300 'bitconcatenate' 'and_ln9_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln9_8 = zext i26 %and_ln9_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 301 'zext' 'zext_ln9_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i30 %and_ln9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 302 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%and_ln9_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_37, i2 0, i2 %tmp_38, i2 0, i2 %tmp_39, i2 0, i2 %tmp_40, i2 0, i2 %tmp_41, i2 0, i2 %tmp_42, i2 0, i2 %tmp_43, i2 0, i2 %tmp_44" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 303 'bitconcatenate' 'and_ln9_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%and_ln9_1_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_38, i2 0, i2 %tmp_39, i2 0, i2 %tmp_40, i2 0, i2 %tmp_41, i2 0, i2 %tmp_42, i2 0, i2 %tmp_43, i2 0, i2 %tmp_44" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 304 'bitconcatenate' 'and_ln9_1_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln9_9 = zext i26 %and_ln9_1_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 305 'zext' 'zext_ln9_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i30 %and_ln9_1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 306 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9 = add i28 %zext_ln9_9, i28 %zext_ln9_8" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 307 'add' 'add_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 308 [1/1] (2.49ns)   --->   "%s1 = add i31 %zext_ln9_1, i31 %zext_ln9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 308 'add' 's1' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 309 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i27 %tmp_45" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 310 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10 = add i28 %zext_ln10, i28 %add_ln9" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 311 'add' 'add_ln10' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 312 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 313 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i28 %add_ln10" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 314 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 315 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%and_ln9_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_81, i2 0, i2 %tmp_82, i2 0, i2 %tmp_83, i2 0, i2 %tmp_84, i2 0, i2 %tmp_85, i2 0, i2 %tmp_86, i2 0, i2 %tmp_87, i2 0, i2 %trunc_ln9_1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 316 'bitconcatenate' 'and_ln9_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%and_ln9_2_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_82, i2 0, i2 %tmp_83, i2 0, i2 %tmp_84, i2 0, i2 %tmp_85, i2 0, i2 %tmp_86, i2 0, i2 %tmp_87, i2 0, i2 %trunc_ln9_1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 317 'bitconcatenate' 'and_ln9_2_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln9_10 = zext i26 %and_ln9_2_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 318 'zext' 'zext_ln9_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i30 %and_ln9_2" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 319 'zext' 'zext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%and_ln9_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_88, i2 0, i2 %tmp_89, i2 0, i2 %tmp_90, i2 0, i2 %tmp_91, i2 0, i2 %tmp_92, i2 0, i2 %tmp_93, i2 0, i2 %tmp_94, i2 0, i2 %tmp_95" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 320 'bitconcatenate' 'and_ln9_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%and_ln9_3_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_89, i2 0, i2 %tmp_90, i2 0, i2 %tmp_91, i2 0, i2 %tmp_92, i2 0, i2 %tmp_93, i2 0, i2 %tmp_94, i2 0, i2 %tmp_95" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 321 'bitconcatenate' 'and_ln9_3_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln9_11 = zext i26 %and_ln9_3_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 322 'zext' 'zext_ln9_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i30 %and_ln9_3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 323 'zext' 'zext_ln9_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_2 = add i28 %zext_ln9_11, i28 %zext_ln9_10" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 324 'add' 'add_ln9_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 325 [1/1] (2.49ns)   --->   "%s1_1 = add i31 %zext_ln9_3, i31 %zext_ln9_2" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 325 'add' 's1_1' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_1, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 326 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i27 %tmp_96" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 327 'zext' 'zext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_1 = add i28 %zext_ln10_1, i28 %add_ln9_2" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 328 'add' 'add_ln10_1' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_1, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 329 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_1, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 330 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = trunc i28 %add_ln10_1" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 331 'trunc' 'trunc_ln10_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_1, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 332 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%and_ln9_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_133, i2 0, i2 %tmp_134, i2 0, i2 %tmp_135, i2 0, i2 %tmp_136, i2 0, i2 %tmp_137, i2 0, i2 %tmp_138, i2 0, i2 %tmp_139, i2 0, i2 %trunc_ln9_2" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 333 'bitconcatenate' 'and_ln9_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%and_ln9_4_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_134, i2 0, i2 %tmp_135, i2 0, i2 %tmp_136, i2 0, i2 %tmp_137, i2 0, i2 %tmp_138, i2 0, i2 %tmp_139, i2 0, i2 %trunc_ln9_2" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 334 'bitconcatenate' 'and_ln9_4_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln9_12 = zext i26 %and_ln9_4_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 335 'zext' 'zext_ln9_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln9_4 = zext i30 %and_ln9_4" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 336 'zext' 'zext_ln9_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%and_ln9_5 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_140, i2 0, i2 %tmp_141, i2 0, i2 %tmp_142, i2 0, i2 %tmp_143, i2 0, i2 %tmp_144, i2 0, i2 %tmp_145, i2 0, i2 %tmp_146, i2 0, i2 %tmp_147" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 337 'bitconcatenate' 'and_ln9_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%and_ln9_5_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_141, i2 0, i2 %tmp_142, i2 0, i2 %tmp_143, i2 0, i2 %tmp_144, i2 0, i2 %tmp_145, i2 0, i2 %tmp_146, i2 0, i2 %tmp_147" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 338 'bitconcatenate' 'and_ln9_5_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln9_13 = zext i26 %and_ln9_5_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 339 'zext' 'zext_ln9_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln9_5 = zext i30 %and_ln9_5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 340 'zext' 'zext_ln9_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_4 = add i28 %zext_ln9_13, i28 %zext_ln9_12" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 341 'add' 'add_ln10_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 342 [1/1] (2.49ns)   --->   "%s1_2 = add i31 %zext_ln9_5, i31 %zext_ln9_4" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 342 'add' 's1_2' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_2, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 343 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln10_2 = zext i27 %tmp_148" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 344 'zext' 'zext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_2 = add i28 %zext_ln10_2, i28 %add_ln10_4" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 345 'add' 'add_ln10_2' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_2, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 346 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_2, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 347 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i28 %add_ln10_2" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 348 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_2, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 349 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%and_ln9_6 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_184, i2 0, i2 %tmp_185, i2 0, i2 %tmp_186, i2 0, i2 %tmp_187, i2 0, i2 %tmp_188, i2 0, i2 %tmp_189, i2 0, i2 %tmp_190, i2 0, i2 %trunc_ln9_3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 350 'bitconcatenate' 'and_ln9_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%and_ln9_6_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_185, i2 0, i2 %tmp_186, i2 0, i2 %tmp_187, i2 0, i2 %tmp_188, i2 0, i2 %tmp_189, i2 0, i2 %tmp_190, i2 0, i2 %trunc_ln9_3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 351 'bitconcatenate' 'and_ln9_6_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln9_14 = zext i26 %and_ln9_6_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 352 'zext' 'zext_ln9_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln9_6 = zext i30 %and_ln9_6" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 353 'zext' 'zext_ln9_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%and_ln9_7 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_191, i2 0, i2 %tmp_192, i2 0, i2 %tmp_193, i2 0, i2 %tmp_194, i2 0, i2 %tmp_195, i2 0, i2 %tmp_196, i2 0, i2 %tmp_197, i2 0, i2 %tmp_198" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 354 'bitconcatenate' 'and_ln9_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%and_ln9_7_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_192, i2 0, i2 %tmp_193, i2 0, i2 %tmp_194, i2 0, i2 %tmp_195, i2 0, i2 %tmp_196, i2 0, i2 %tmp_197, i2 0, i2 %tmp_198" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 355 'bitconcatenate' 'and_ln9_7_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln9_15 = zext i26 %and_ln9_7_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 356 'zext' 'zext_ln9_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln9_7 = zext i30 %and_ln9_7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 357 'zext' 'zext_ln9_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_5 = add i28 %zext_ln9_15, i28 %zext_ln9_14" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 358 'add' 'add_ln10_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 359 [1/1] (2.49ns)   --->   "%s1_3 = add i31 %zext_ln9_7, i31 %zext_ln9_6" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:131]   --->   Operation 359 'add' 's1_3' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_199 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_3, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 360 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln10_3 = zext i27 %tmp_199" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 361 'zext' 'zext_ln10_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_3 = add i28 %zext_ln10_3, i28 %add_ln10_5" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 362 'add' 'add_ln10_3' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_3, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 363 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_201 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_3, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 364 'partselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = trunc i28 %add_ln10_3" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 365 'trunc' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_202 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_3, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 366 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.60>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_46, i4 0, i4 %tmp_47, i4 0, i4 %trunc_ln10" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 367 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln11_8 = zext i4 %trunc_ln10" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 368 'zext' 'zext_ln11_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i20 %and_ln" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 369 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_48, i4 0, i4 %tmp_46, i4 0, i4 %tmp_47" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 370 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln11_9 = zext i4 %tmp_47" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 371 'zext' 'zext_ln11_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i20 %and_ln1" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 372 'zext' 'zext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11 = add i6 %zext_ln11_9, i6 %zext_ln11_8" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 373 'add' 'add_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 374 [1/1] (2.19ns)   --->   "%s3 = add i21 %zext_ln11_1, i21 %zext_ln11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 374 'add' 's3' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:131]   --->   Operation 375 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i5 %tmp_49" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:131]   --->   Operation 376 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4 = add i6 %zext_ln12, i6 %add_ln11" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:131]   --->   Operation 377 'add' 's4' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%and_ln10_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_97, i4 0, i4 %tmp_98, i4 0, i4 %trunc_ln10_1" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:131]   --->   Operation 378 'bitconcatenate' 'and_ln10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln11_10 = zext i4 %trunc_ln10_1" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 379 'zext' 'zext_ln11_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln11_2 = zext i20 %and_ln10_1" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 380 'zext' 'zext_ln11_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%and_ln11_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_99, i4 0, i4 %tmp_97, i4 0, i4 %tmp_98" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 381 'bitconcatenate' 'and_ln11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln11_11 = zext i4 %tmp_98" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 382 'zext' 'zext_ln11_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln11_3 = zext i20 %and_ln11_1" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 383 'zext' 'zext_ln11_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_2 = add i6 %zext_ln11_11, i6 %zext_ln11_10" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 384 'add' 'add_ln11_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 385 [1/1] (2.19ns)   --->   "%s3_1 = add i21 %zext_ln11_3, i21 %zext_ln11_2" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 385 'add' 's3_1' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_1, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:131]   --->   Operation 386 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i5 %tmp_100" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:131]   --->   Operation 387 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_1 = add i6 %zext_ln12_1, i6 %add_ln11_2" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:131]   --->   Operation 388 'add' 's4_1' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%and_ln11_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_149, i4 0, i4 %tmp_150, i4 0, i4 %trunc_ln11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 389 'bitconcatenate' 'and_ln11_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln11_12 = zext i4 %trunc_ln11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 390 'zext' 'zext_ln11_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln11_4 = zext i20 %and_ln11_2" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 391 'zext' 'zext_ln11_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%and_ln11_3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_151, i4 0, i4 %tmp_149, i4 0, i4 %tmp_150" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 392 'bitconcatenate' 'and_ln11_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln11_13 = zext i4 %tmp_150" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 393 'zext' 'zext_ln11_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln11_5 = zext i20 %and_ln11_3" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 394 'zext' 'zext_ln11_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12 = add i6 %zext_ln11_13, i6 %zext_ln11_12" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:131]   --->   Operation 395 'add' 'add_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 396 [1/1] (2.19ns)   --->   "%s3_2 = add i21 %zext_ln11_5, i21 %zext_ln11_4" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 396 'add' 's3_2' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_2, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:131]   --->   Operation 397 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i5 %tmp_152" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:131]   --->   Operation 398 'zext' 'zext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_2 = add i6 %zext_ln12_2, i6 %add_ln12" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:131]   --->   Operation 399 'add' 's4_2' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%and_ln11_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_200, i4 0, i4 %tmp_201, i4 0, i4 %trunc_ln11_1" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 400 'bitconcatenate' 'and_ln11_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln11_14 = zext i4 %trunc_ln11_1" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 401 'zext' 'zext_ln11_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln11_6 = zext i20 %and_ln11_4" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 402 'zext' 'zext_ln11_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%and_ln11_5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_202, i4 0, i4 %tmp_200, i4 0, i4 %tmp_201" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 403 'bitconcatenate' 'and_ln11_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln11_15 = zext i4 %tmp_201" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 404 'zext' 'zext_ln11_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln11_7 = zext i20 %and_ln11_5" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 405 'zext' 'zext_ln11_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_2 = add i6 %zext_ln11_15, i6 %zext_ln11_14" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:131]   --->   Operation 406 'add' 'add_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 407 [1/1] (2.19ns)   --->   "%s3_3 = add i21 %zext_ln11_7, i21 %zext_ln11_6" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:131]   --->   Operation 407 'add' 's3_3' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_203 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_3, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:131]   --->   Operation 408 'partselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln12_3 = zext i5 %tmp_203" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:131]   --->   Operation 409 'zext' 'zext_ln12_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_3 = add i6 %zext_ln12_3, i6 %add_ln12_2" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:131]   --->   Operation 410 'add' 's4_3' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.74>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 411 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [bnn.cpp:35->bnn.cpp:131]   --->   Operation 412 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [bnn.cpp:34->bnn.cpp:131]   --->   Operation 413 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i6 %s4" [bnn.cpp:56->bnn.cpp:131]   --->   Operation 414 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i6 %s4_1" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 415 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (1.82ns)   --->   "%add_ln60 = add i7 %zext_ln60, i7 %zext_ln56" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 416 'add' 'add_ln60' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %add_ln60, i1 0" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 417 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i8 %shl_ln" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 418 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (1.91ns)   --->   "%add_ln60_1 = add i9 %zext_ln60_1, i9 448" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 419 'add' 'add_ln60_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i6 %s4_2" [bnn.cpp:56->bnn.cpp:131]   --->   Operation 420 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i6 %s4_3" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 421 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (1.82ns)   --->   "%add_ln60_2 = add i7 %zext_ln60_2, i7 %zext_ln56_1" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 422 'add' 'add_ln60_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%shl_ln60_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %add_ln60_2, i1 0" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 423 'bitconcatenate' 'shl_ln60_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i8 %shl_ln60_1" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 424 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 425 [1/1] (1.91ns)   --->   "%add_ln60_3 = add i9 %zext_ln60_3, i9 448" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 425 'add' 'add_ln60_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%store_ln60 = store i9 %add_ln60_1, i9 %output_10" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 426 'store' 'store_ln60' <Predicate = (n21_load == 6)> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%store_ln60 = store i9 %add_ln60_3, i9 %output_11" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 427 'store' 'store_ln60' <Predicate = (n21_load == 6)> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.12.exit.i" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 428 'br' 'br_ln60' <Predicate = (n21_load == 6)> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (0.00ns)   --->   "%store_ln60 = store i9 %add_ln60_1, i9 %output_8" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 429 'store' 'store_ln60' <Predicate = (n21_load == 4)> <Delay = 0.00>
ST_5 : Operation 430 [1/1] (0.00ns)   --->   "%store_ln60 = store i9 %add_ln60_3, i9 %output_9" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 430 'store' 'store_ln60' <Predicate = (n21_load == 4)> <Delay = 0.00>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.12.exit.i" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 431 'br' 'br_ln60' <Predicate = (n21_load == 4)> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%store_ln60 = store i9 %add_ln60_1, i9 %output_6" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 432 'store' 'store_ln60' <Predicate = (n21_load == 2)> <Delay = 0.00>
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%store_ln60 = store i9 %add_ln60_3, i9 %output_7" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 433 'store' 'store_ln60' <Predicate = (n21_load == 2)> <Delay = 0.00>
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.12.exit.i" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 434 'br' 'br_ln60' <Predicate = (n21_load == 2)> <Delay = 0.00>
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "%store_ln60 = store i9 %add_ln60_1, i9 %output" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 435 'store' 'store_ln60' <Predicate = (n21_load == 0)> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%store_ln60 = store i9 %add_ln60_3, i9 %output_5" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 436 'store' 'store_ln60' <Predicate = (n21_load == 0)> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.12.exit.i" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 437 'br' 'br_ln60' <Predicate = (n21_load == 0)> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%store_ln60 = store i9 %add_ln60_1, i9 %output_12" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 438 'store' 'store_ln60' <Predicate = (n21_load != 0 & n21_load != 2 & n21_load != 4 & n21_load != 6)> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%store_ln60 = store i9 %add_ln60_3, i9 %output_13" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 439 'store' 'store_ln60' <Predicate = (n21_load != 0 & n21_load != 2 & n21_load != 4 & n21_load != 6)> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.12.exit.i" [bnn.cpp:60->bnn.cpp:131]   --->   Operation 440 'br' 'br_ln60' <Predicate = (n21_load != 0 & n21_load != 2 & n21_load != 4 & n21_load != 6)> <Delay = 0.00>
ST_5 : Operation 441 [1/1] (0.00ns)   --->   "%output_13_load = load i9 %output_13" [bnn.cpp:131]   --->   Operation 441 'load' 'output_13_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 442 [1/1] (0.00ns)   --->   "%output_12_load = load i9 %output_12" [bnn.cpp:131]   --->   Operation 442 'load' 'output_12_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%output_11_load = load i9 %output_11" [bnn.cpp:131]   --->   Operation 443 'load' 'output_11_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (0.00ns)   --->   "%output_10_load = load i9 %output_10" [bnn.cpp:131]   --->   Operation 444 'load' 'output_10_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "%output_9_load = load i9 %output_9" [bnn.cpp:131]   --->   Operation 445 'load' 'output_9_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (0.00ns)   --->   "%output_8_load = load i9 %output_8" [bnn.cpp:131]   --->   Operation 446 'load' 'output_8_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "%output_7_load = load i9 %output_7" [bnn.cpp:131]   --->   Operation 447 'load' 'output_7_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 448 [1/1] (0.00ns)   --->   "%output_6_load = load i9 %output_6" [bnn.cpp:131]   --->   Operation 448 'load' 'output_6_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%output_5_load = load i9 %output_5" [bnn.cpp:131]   --->   Operation 449 'load' 'output_5_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 450 [1/1] (0.00ns)   --->   "%output_load = load i9 %output" [bnn.cpp:131]   --->   Operation 450 'load' 'output_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv = insertvalue i90 <undef>, i9 %output_load" [bnn.cpp:131]   --->   Operation 451 'insertvalue' 'mrv' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv_1 = insertvalue i90 %mrv, i9 %output_5_load" [bnn.cpp:131]   --->   Operation 452 'insertvalue' 'mrv_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv_2 = insertvalue i90 %mrv_1, i9 %output_6_load" [bnn.cpp:131]   --->   Operation 453 'insertvalue' 'mrv_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv_3 = insertvalue i90 %mrv_2, i9 %output_7_load" [bnn.cpp:131]   --->   Operation 454 'insertvalue' 'mrv_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv_4 = insertvalue i90 %mrv_3, i9 %output_8_load" [bnn.cpp:131]   --->   Operation 455 'insertvalue' 'mrv_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 456 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_5 = insertvalue i90 %mrv_4, i9 %output_9_load" [bnn.cpp:131]   --->   Operation 456 'insertvalue' 'mrv_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node ret_ln131)   --->   "%mrv_6 = insertvalue i90 %mrv_5, i9 %output_10_load" [bnn.cpp:131]   --->   Operation 457 'insertvalue' 'mrv_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node ret_ln131)   --->   "%mrv_7 = insertvalue i90 %mrv_6, i9 %output_11_load" [bnn.cpp:131]   --->   Operation 458 'insertvalue' 'mrv_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node ret_ln131)   --->   "%mrv_8 = insertvalue i90 %mrv_7, i9 %output_12_load" [bnn.cpp:131]   --->   Operation 459 'insertvalue' 'mrv_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node ret_ln131)   --->   "%mrv_9 = insertvalue i90 %mrv_8, i9 %output_13_load" [bnn.cpp:131]   --->   Operation 460 'insertvalue' 'mrv_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 461 [1/1] (1.58ns) (out node of the LUT)   --->   "%ret_ln131 = ret i90 %mrv_9" [bnn.cpp:131]   --->   Operation 461 'ret' 'ret_ln131' <Predicate = (!icmp_ln34)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.058ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'n21' [20]  (1.588 ns)
	'load' operation 4 bit ('n21_load', bnn.cpp:34->bnn.cpp:131) on local variable 'n21' [23]  (0.000 ns)
	'add' operation 4 bit ('n', bnn.cpp:34->bnn.cpp:131) [437]  (1.735 ns)
	'icmp' operation 1 bit ('icmp_ln34', bnn.cpp:34->bnn.cpp:131) [438]  (1.735 ns)

 <State 2>: 5.837ns
The critical path consists of the following:
	'load' operation 32 bit ('wt', bnn.cpp:45->bnn.cpp:131) on array 'p_ZL9golden_w3_0' [29]  (2.322 ns)
	'xor' operation 32 bit ('xnr', bnn.cpp:18->bnn.cpp:46->bnn.cpp:131) [33]  (0.993 ns)
	'add' operation 32 bit ('s0', bnn.cpp:8->bnn.cpp:56->bnn.cpp:131) [77]  (2.522 ns)

 <State 3>: 6.717ns
The critical path consists of the following:
	'add' operation 31 bit ('s1', bnn.cpp:9->bnn.cpp:56->bnn.cpp:131) [103]  (2.493 ns)
	'add' operation 28 bit ('add_ln10', bnn.cpp:10->bnn.cpp:56->bnn.cpp:131) [106]  (4.225 ns)

 <State 4>: 5.600ns
The critical path consists of the following:
	'add' operation 21 bit ('s3', bnn.cpp:11->bnn.cpp:56->bnn.cpp:131) [118]  (2.196 ns)
	'add' operation 6 bit ('s4', bnn.cpp:12->bnn.cpp:56->bnn.cpp:131) [121]  (3.404 ns)

 <State 5>: 3.740ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln60', bnn.cpp:60->bnn.cpp:131) [218]  (1.825 ns)
	'add' operation 9 bit ('add_ln60_1', bnn.cpp:60->bnn.cpp:131) [221]  (1.915 ns)
	'store' operation 0 bit ('store_ln60', bnn.cpp:60->bnn.cpp:131) of variable 'add_ln60_1', bnn.cpp:60->bnn.cpp:131 on local variable 'output' [417]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
