#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* SS */
SS__0__DM__MASK EQU 0x1C0000
SS__0__DM__SHIFT EQU 18
SS__0__DR EQU CYREG_PRT3_DR
SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SS__0__HSIOM_MASK EQU 0x0F000000
SS__0__HSIOM_SHIFT EQU 24
SS__0__INTCFG EQU CYREG_PRT3_INTCFG
SS__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SS__0__MASK EQU 0x40
SS__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
SS__0__OUT_SEL_SHIFT EQU 12
SS__0__OUT_SEL_VAL EQU 1
SS__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SS__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SS__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SS__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SS__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SS__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SS__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SS__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SS__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SS__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SS__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SS__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SS__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SS__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SS__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SS__0__PC EQU CYREG_PRT3_PC
SS__0__PC2 EQU CYREG_PRT3_PC2
SS__0__PORT EQU 3
SS__0__PS EQU CYREG_PRT3_PS
SS__0__SHIFT EQU 6
SS__DR EQU CYREG_PRT3_DR
SS__INTCFG EQU CYREG_PRT3_INTCFG
SS__INTSTAT EQU CYREG_PRT3_INTSTAT
SS__MASK EQU 0x40
SS__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SS__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SS__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SS__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SS__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SS__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SS__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SS__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SS__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SS__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SS__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SS__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SS__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SS__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SS__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SS__PC EQU CYREG_PRT3_PC
SS__PC2 EQU CYREG_PRT3_PC2
SS__PORT EQU 3
SS__PS EQU CYREG_PRT3_PS
SS__SHIFT EQU 6

/* I2C_SCB */
I2C_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
I2C_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
I2C_SCB__CTRL EQU CYREG_SCB1_CTRL
I2C_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
I2C_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
I2C_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
I2C_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
I2C_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
I2C_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
I2C_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
I2C_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
I2C_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
I2C_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
I2C_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2C_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2C_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2C_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB1_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* I2C_SCB_IRQ */
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x800
I2C_SCB_IRQ__INTC_NUMBER EQU 11
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2C_SCBCLK */
I2C_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
I2C_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_SCBCLK__MASK EQU 0x80000000
I2C_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* I2C_scl */
I2C_scl__0__DM__MASK EQU 0x7000
I2C_scl__0__DM__SHIFT EQU 12
I2C_scl__0__DR EQU CYREG_PRT0_DR
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
I2C_scl__0__HSIOM_GPIO EQU 0
I2C_scl__0__HSIOM_I2C EQU 14
I2C_scl__0__HSIOM_I2C_SCL EQU 14
I2C_scl__0__HSIOM_MASK EQU 0x000F0000
I2C_scl__0__HSIOM_SHIFT EQU 16
I2C_scl__0__HSIOM_SPI EQU 15
I2C_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_scl__0__HSIOM_UART EQU 9
I2C_scl__0__HSIOM_UART_RX EQU 9
I2C_scl__0__INTCFG EQU CYREG_PRT0_INTCFG
I2C_scl__0__INTSTAT EQU CYREG_PRT0_INTSTAT
I2C_scl__0__MASK EQU 0x10
I2C_scl__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2C_scl__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2C_scl__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2C_scl__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2C_scl__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2C_scl__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2C_scl__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2C_scl__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2C_scl__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2C_scl__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2C_scl__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2C_scl__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2C_scl__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2C_scl__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2C_scl__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2C_scl__0__PC EQU CYREG_PRT0_PC
I2C_scl__0__PC2 EQU CYREG_PRT0_PC2
I2C_scl__0__PORT EQU 0
I2C_scl__0__PS EQU CYREG_PRT0_PS
I2C_scl__0__SHIFT EQU 4
I2C_scl__DR EQU CYREG_PRT0_DR
I2C_scl__INTCFG EQU CYREG_PRT0_INTCFG
I2C_scl__INTSTAT EQU CYREG_PRT0_INTSTAT
I2C_scl__MASK EQU 0x10
I2C_scl__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2C_scl__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2C_scl__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2C_scl__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2C_scl__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2C_scl__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2C_scl__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2C_scl__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2C_scl__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2C_scl__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2C_scl__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2C_scl__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2C_scl__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2C_scl__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2C_scl__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2C_scl__PC EQU CYREG_PRT0_PC
I2C_scl__PC2 EQU CYREG_PRT0_PC2
I2C_scl__PORT EQU 0
I2C_scl__PS EQU CYREG_PRT0_PS
I2C_scl__SHIFT EQU 4

/* I2C_sda */
I2C_sda__0__DM__MASK EQU 0x38000
I2C_sda__0__DM__SHIFT EQU 15
I2C_sda__0__DR EQU CYREG_PRT0_DR
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
I2C_sda__0__HSIOM_GPIO EQU 0
I2C_sda__0__HSIOM_I2C EQU 14
I2C_sda__0__HSIOM_I2C_SDA EQU 14
I2C_sda__0__HSIOM_MASK EQU 0x00F00000
I2C_sda__0__HSIOM_SHIFT EQU 20
I2C_sda__0__HSIOM_SPI EQU 15
I2C_sda__0__HSIOM_SPI_MISO EQU 15
I2C_sda__0__HSIOM_UART EQU 9
I2C_sda__0__HSIOM_UART_TX EQU 9
I2C_sda__0__INTCFG EQU CYREG_PRT0_INTCFG
I2C_sda__0__INTSTAT EQU CYREG_PRT0_INTSTAT
I2C_sda__0__MASK EQU 0x20
I2C_sda__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2C_sda__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2C_sda__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2C_sda__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2C_sda__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2C_sda__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2C_sda__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2C_sda__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2C_sda__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2C_sda__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2C_sda__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2C_sda__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2C_sda__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2C_sda__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2C_sda__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2C_sda__0__PC EQU CYREG_PRT0_PC
I2C_sda__0__PC2 EQU CYREG_PRT0_PC2
I2C_sda__0__PORT EQU 0
I2C_sda__0__PS EQU CYREG_PRT0_PS
I2C_sda__0__SHIFT EQU 5
I2C_sda__DR EQU CYREG_PRT0_DR
I2C_sda__INTCFG EQU CYREG_PRT0_INTCFG
I2C_sda__INTSTAT EQU CYREG_PRT0_INTSTAT
I2C_sda__MASK EQU 0x20
I2C_sda__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2C_sda__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2C_sda__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2C_sda__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2C_sda__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2C_sda__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2C_sda__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2C_sda__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2C_sda__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2C_sda__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2C_sda__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2C_sda__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2C_sda__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2C_sda__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2C_sda__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2C_sda__PC EQU CYREG_PRT0_PC
I2C_sda__PC2 EQU CYREG_PRT0_PC2
I2C_sda__PORT EQU 0
I2C_sda__PS EQU CYREG_PRT0_PS
I2C_sda__SHIFT EQU 5

/* MISO */
MISO__0__DM__MASK EQU 0x38000
MISO__0__DM__SHIFT EQU 15
MISO__0__DR EQU CYREG_PRT3_DR
MISO__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
MISO__0__HSIOM_MASK EQU 0x00F00000
MISO__0__HSIOM_SHIFT EQU 20
MISO__0__INTCFG EQU CYREG_PRT3_INTCFG
MISO__0__INTSTAT EQU CYREG_PRT3_INTSTAT
MISO__0__MASK EQU 0x20
MISO__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
MISO__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
MISO__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
MISO__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
MISO__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
MISO__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
MISO__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
MISO__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
MISO__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
MISO__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
MISO__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
MISO__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
MISO__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
MISO__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
MISO__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
MISO__0__PC EQU CYREG_PRT3_PC
MISO__0__PC2 EQU CYREG_PRT3_PC2
MISO__0__PORT EQU 3
MISO__0__PS EQU CYREG_PRT3_PS
MISO__0__SHIFT EQU 5
MISO__DR EQU CYREG_PRT3_DR
MISO__INTCFG EQU CYREG_PRT3_INTCFG
MISO__INTSTAT EQU CYREG_PRT3_INTSTAT
MISO__MASK EQU 0x20
MISO__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
MISO__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
MISO__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
MISO__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
MISO__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
MISO__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
MISO__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
MISO__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
MISO__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
MISO__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
MISO__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
MISO__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
MISO__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
MISO__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
MISO__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
MISO__PC EQU CYREG_PRT3_PC
MISO__PC2 EQU CYREG_PRT3_PC2
MISO__PORT EQU 3
MISO__PS EQU CYREG_PRT3_PS
MISO__SHIFT EQU 5

/* MOSI */
MOSI__0__DM__MASK EQU 0x7000
MOSI__0__DM__SHIFT EQU 12
MOSI__0__DR EQU CYREG_PRT3_DR
MOSI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
MOSI__0__HSIOM_MASK EQU 0x000F0000
MOSI__0__HSIOM_SHIFT EQU 16
MOSI__0__INTCFG EQU CYREG_PRT3_INTCFG
MOSI__0__INTSTAT EQU CYREG_PRT3_INTSTAT
MOSI__0__MASK EQU 0x10
MOSI__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
MOSI__0__OUT_SEL_SHIFT EQU 8
MOSI__0__OUT_SEL_VAL EQU 0
MOSI__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
MOSI__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
MOSI__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
MOSI__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
MOSI__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
MOSI__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
MOSI__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
MOSI__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
MOSI__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
MOSI__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
MOSI__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
MOSI__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
MOSI__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
MOSI__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
MOSI__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
MOSI__0__PC EQU CYREG_PRT3_PC
MOSI__0__PC2 EQU CYREG_PRT3_PC2
MOSI__0__PORT EQU 3
MOSI__0__PS EQU CYREG_PRT3_PS
MOSI__0__SHIFT EQU 4
MOSI__DR EQU CYREG_PRT3_DR
MOSI__INTCFG EQU CYREG_PRT3_INTCFG
MOSI__INTSTAT EQU CYREG_PRT3_INTSTAT
MOSI__MASK EQU 0x10
MOSI__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
MOSI__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
MOSI__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
MOSI__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
MOSI__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
MOSI__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
MOSI__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
MOSI__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
MOSI__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
MOSI__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
MOSI__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
MOSI__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
MOSI__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
MOSI__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
MOSI__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
MOSI__PC EQU CYREG_PRT3_PC
MOSI__PC2 EQU CYREG_PRT3_PC2
MOSI__PORT EQU 3
MOSI__PS EQU CYREG_PRT3_PS
MOSI__SHIFT EQU 4

/* SCLK */
SCLK__0__DM__MASK EQU 0xE00000
SCLK__0__DM__SHIFT EQU 21
SCLK__0__DR EQU CYREG_PRT3_DR
SCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SCLK__0__HSIOM_MASK EQU 0xF0000000
SCLK__0__HSIOM_SHIFT EQU 28
SCLK__0__INTCFG EQU CYREG_PRT3_INTCFG
SCLK__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SCLK__0__MASK EQU 0x80
SCLK__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
SCLK__0__OUT_SEL_SHIFT EQU 14
SCLK__0__OUT_SEL_VAL EQU 3
SCLK__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SCLK__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SCLK__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SCLK__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SCLK__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SCLK__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SCLK__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SCLK__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SCLK__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SCLK__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SCLK__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SCLK__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SCLK__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SCLK__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SCLK__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SCLK__0__PC EQU CYREG_PRT3_PC
SCLK__0__PC2 EQU CYREG_PRT3_PC2
SCLK__0__PORT EQU 3
SCLK__0__PS EQU CYREG_PRT3_PS
SCLK__0__SHIFT EQU 7
SCLK__DR EQU CYREG_PRT3_DR
SCLK__INTCFG EQU CYREG_PRT3_INTCFG
SCLK__INTSTAT EQU CYREG_PRT3_INTSTAT
SCLK__MASK EQU 0x80
SCLK__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SCLK__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SCLK__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SCLK__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SCLK__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SCLK__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SCLK__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SCLK__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SCLK__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SCLK__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SCLK__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SCLK__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SCLK__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SCLK__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SCLK__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SCLK__PC EQU CYREG_PRT3_PC
SCLK__PC2 EQU CYREG_PRT3_PC2
SCLK__PORT EQU 3
SCLK__PS EQU CYREG_PRT3_PS
SCLK__SHIFT EQU 7

/* Pin_1 */
Pin_1__0__DM__MASK EQU 0x07
Pin_1__0__DM__SHIFT EQU 0
Pin_1__0__DR EQU CYREG_PRT2_DR
Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_1__0__HSIOM_MASK EQU 0x0000000F
Pin_1__0__HSIOM_SHIFT EQU 0
Pin_1__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_1__0__MASK EQU 0x01
Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_1__0__PC EQU CYREG_PRT2_PC
Pin_1__0__PC2 EQU CYREG_PRT2_PC2
Pin_1__0__PORT EQU 2
Pin_1__0__PS EQU CYREG_PRT2_PS
Pin_1__0__SHIFT EQU 0
Pin_1__DR EQU CYREG_PRT2_DR
Pin_1__INTCFG EQU CYREG_PRT2_INTCFG
Pin_1__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_1__MASK EQU 0x01
Pin_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_1__PC EQU CYREG_PRT2_PC
Pin_1__PC2 EQU CYREG_PRT2_PC2
Pin_1__PORT EQU 2
Pin_1__PS EQU CYREG_PRT2_PS
Pin_1__SHIFT EQU 0

/* Pin_2 */
Pin_2__0__DM__MASK EQU 0x38
Pin_2__0__DM__SHIFT EQU 3
Pin_2__0__DR EQU CYREG_PRT2_DR
Pin_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_2__0__HSIOM_MASK EQU 0x000000F0
Pin_2__0__HSIOM_SHIFT EQU 4
Pin_2__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_2__0__MASK EQU 0x02
Pin_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_2__0__PC EQU CYREG_PRT2_PC
Pin_2__0__PC2 EQU CYREG_PRT2_PC2
Pin_2__0__PORT EQU 2
Pin_2__0__PS EQU CYREG_PRT2_PS
Pin_2__0__SHIFT EQU 1
Pin_2__DR EQU CYREG_PRT2_DR
Pin_2__INTCFG EQU CYREG_PRT2_INTCFG
Pin_2__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_2__MASK EQU 0x02
Pin_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_2__PC EQU CYREG_PRT2_PC
Pin_2__PC2 EQU CYREG_PRT2_PC2
Pin_2__PORT EQU 2
Pin_2__PS EQU CYREG_PRT2_PS
Pin_2__SHIFT EQU 1

/* Pin_3 */
Pin_3__0__DM__MASK EQU 0x1C0
Pin_3__0__DM__SHIFT EQU 6
Pin_3__0__DR EQU CYREG_PRT2_DR
Pin_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_3__0__HSIOM_MASK EQU 0x00000F00
Pin_3__0__HSIOM_SHIFT EQU 8
Pin_3__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_3__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_3__0__MASK EQU 0x04
Pin_3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_3__0__PC EQU CYREG_PRT2_PC
Pin_3__0__PC2 EQU CYREG_PRT2_PC2
Pin_3__0__PORT EQU 2
Pin_3__0__PS EQU CYREG_PRT2_PS
Pin_3__0__SHIFT EQU 2
Pin_3__DR EQU CYREG_PRT2_DR
Pin_3__INTCFG EQU CYREG_PRT2_INTCFG
Pin_3__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_3__MASK EQU 0x04
Pin_3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_3__PC EQU CYREG_PRT2_PC
Pin_3__PC2 EQU CYREG_PRT2_PC2
Pin_3__PORT EQU 2
Pin_3__PS EQU CYREG_PRT2_PS
Pin_3__SHIFT EQU 2

/* Pin_4 */
Pin_4__0__DM__MASK EQU 0xE00
Pin_4__0__DM__SHIFT EQU 9
Pin_4__0__DR EQU CYREG_PRT2_DR
Pin_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_4__0__HSIOM_MASK EQU 0x0000F000
Pin_4__0__HSIOM_SHIFT EQU 12
Pin_4__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_4__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_4__0__MASK EQU 0x08
Pin_4__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_4__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_4__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_4__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_4__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_4__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_4__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_4__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_4__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_4__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_4__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_4__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_4__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_4__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_4__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_4__0__PC EQU CYREG_PRT2_PC
Pin_4__0__PC2 EQU CYREG_PRT2_PC2
Pin_4__0__PORT EQU 2
Pin_4__0__PS EQU CYREG_PRT2_PS
Pin_4__0__SHIFT EQU 3
Pin_4__DR EQU CYREG_PRT2_DR
Pin_4__INTCFG EQU CYREG_PRT2_INTCFG
Pin_4__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_4__MASK EQU 0x08
Pin_4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_4__PC EQU CYREG_PRT2_PC
Pin_4__PC2 EQU CYREG_PRT2_PC2
Pin_4__PORT EQU 2
Pin_4__PS EQU CYREG_PRT2_PS
Pin_4__SHIFT EQU 3

/* Pin_5 */
Pin_5__0__DM__MASK EQU 0x7000
Pin_5__0__DM__SHIFT EQU 12
Pin_5__0__DR EQU CYREG_PRT2_DR
Pin_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_5__0__HSIOM_MASK EQU 0x000F0000
Pin_5__0__HSIOM_SHIFT EQU 16
Pin_5__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_5__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_5__0__MASK EQU 0x10
Pin_5__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_5__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_5__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_5__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_5__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_5__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_5__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_5__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_5__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_5__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_5__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_5__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_5__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_5__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_5__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_5__0__PC EQU CYREG_PRT2_PC
Pin_5__0__PC2 EQU CYREG_PRT2_PC2
Pin_5__0__PORT EQU 2
Pin_5__0__PS EQU CYREG_PRT2_PS
Pin_5__0__SHIFT EQU 4
Pin_5__DR EQU CYREG_PRT2_DR
Pin_5__INTCFG EQU CYREG_PRT2_INTCFG
Pin_5__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_5__MASK EQU 0x10
Pin_5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_5__PC EQU CYREG_PRT2_PC
Pin_5__PC2 EQU CYREG_PRT2_PC2
Pin_5__PORT EQU 2
Pin_5__PS EQU CYREG_PRT2_PS
Pin_5__SHIFT EQU 4

/* SPIM_1_BSPIM */
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
SPIM_1_BSPIM_BitCounter__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
SPIM_1_BSPIM_BitCounter__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
SPIM_1_BSPIM_BitCounter__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
SPIM_1_BSPIM_BitCounter__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_00
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
SPIM_1_BSPIM_BitCounter_ST__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
SPIM_1_BSPIM_BitCounter_ST__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
SPIM_1_BSPIM_BitCounter_ST__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_00
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_00
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_00
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_00
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_03
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_03
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_UDB_W8_A0_03
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_UDB_W8_A1_03
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_UDB_W8_D0_03
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_UDB_W8_D1_03
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_UDB_W8_F0_03
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_UDB_W8_F1_03
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_01
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_01

/* SPIM_1_IntClock */
SPIM_1_IntClock__DIVIDER_MASK EQU 0x0000FFFF
SPIM_1_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
SPIM_1_IntClock__ENABLE_MASK EQU 0x80000000
SPIM_1_IntClock__MASK EQU 0x80000000
SPIM_1_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* UART_1_rx */
UART_1_rx__0__DM__MASK EQU 0x07
UART_1_rx__0__DM__SHIFT EQU 0
UART_1_rx__0__DR EQU CYREG_PRT4_DR
UART_1_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_rx__0__HSIOM_GPIO EQU 0
UART_1_rx__0__HSIOM_I2C EQU 14
UART_1_rx__0__HSIOM_I2C_SCL EQU 14
UART_1_rx__0__HSIOM_MASK EQU 0x0000000F
UART_1_rx__0__HSIOM_SHIFT EQU 0
UART_1_rx__0__HSIOM_SPI EQU 15
UART_1_rx__0__HSIOM_SPI_MOSI EQU 15
UART_1_rx__0__HSIOM_UART EQU 9
UART_1_rx__0__HSIOM_UART_RX EQU 9
UART_1_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__0__MASK EQU 0x01
UART_1_rx__0__PC EQU CYREG_PRT4_PC
UART_1_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__0__PORT EQU 4
UART_1_rx__0__PS EQU CYREG_PRT4_PS
UART_1_rx__0__SHIFT EQU 0
UART_1_rx__DR EQU CYREG_PRT4_DR
UART_1_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__MASK EQU 0x01
UART_1_rx__PC EQU CYREG_PRT4_PC
UART_1_rx__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__PORT EQU 4
UART_1_rx__PS EQU CYREG_PRT4_PS
UART_1_rx__SHIFT EQU 0

/* UART_1_SCB */
UART_1_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_1_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_1_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_1_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_1_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_1_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_1_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_1_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_1_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_1_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_1_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_1_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_1_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_1_SCB__SS0_POSISTION EQU 0
UART_1_SCB__SS1_POSISTION EQU 1
UART_1_SCB__SS2_POSISTION EQU 2
UART_1_SCB__SS3_POSISTION EQU 3
UART_1_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_1_SCBCLK */
UART_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C00
UART_1_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_1_SCBCLK__MASK EQU 0x80000000
UART_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* UART_1_tx */
UART_1_tx__0__DM__MASK EQU 0x38
UART_1_tx__0__DM__SHIFT EQU 3
UART_1_tx__0__DR EQU CYREG_PRT4_DR
UART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_tx__0__HSIOM_GPIO EQU 0
UART_1_tx__0__HSIOM_I2C EQU 14
UART_1_tx__0__HSIOM_I2C_SDA EQU 14
UART_1_tx__0__HSIOM_MASK EQU 0x000000F0
UART_1_tx__0__HSIOM_SHIFT EQU 4
UART_1_tx__0__HSIOM_SPI EQU 15
UART_1_tx__0__HSIOM_SPI_MISO EQU 15
UART_1_tx__0__HSIOM_UART EQU 9
UART_1_tx__0__HSIOM_UART_TX EQU 9
UART_1_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__0__MASK EQU 0x02
UART_1_tx__0__PC EQU CYREG_PRT4_PC
UART_1_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__0__PORT EQU 4
UART_1_tx__0__PS EQU CYREG_PRT4_PS
UART_1_tx__0__SHIFT EQU 1
UART_1_tx__DR EQU CYREG_PRT4_DR
UART_1_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__MASK EQU 0x02
UART_1_tx__PC EQU CYREG_PRT4_PC
UART_1_tx__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__PORT EQU 4
UART_1_tx__PS EQU CYREG_PRT4_PS
UART_1_tx__SHIFT EQU 1

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
