
EEPROMTest.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000404a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000122  00800060  0000404a  000040de  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001b  00800182  00800182  00004200  2**0
                  ALLOC
  3 .stab         00004224  00000000  00000000  00004200  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000018b5  00000000  00000000  00008424  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  00009cd9  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  00009e79  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  0000a06b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  0000c476  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  0000d7fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000e9d4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  0000eb94  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  0000ee8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000f7f8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 cf 0b 	jmp	0x179e	; 0x179e <__vector_1>
       8:	0c 94 fc 0b 	jmp	0x17f8	; 0x17f8 <__vector_2>
       c:	0c 94 29 0c 	jmp	0x1852	; 0x1852 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 a0 1a 	jmp	0x3540	; 0x3540 <__vector_10>
      2c:	0c 94 b0 1a 	jmp	0x3560	; 0x3560 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 a3 07 	jmp	0xf46	; 0xf46 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e4       	ldi	r30, 0x4A	; 74
      68:	f0 e4       	ldi	r31, 0x40	; 64
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 38       	cpi	r26, 0x82	; 130
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a2 e8       	ldi	r26, 0x82	; 130
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ad 39       	cpi	r26, 0x9D	; 157
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 78 1c 	call	0x38f0	; 0x38f0 <main>
      8a:	0c 94 23 20 	jmp	0x4046	; 0x4046 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 ec 1f 	jmp	0x3fd8	; 0x3fd8 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 08 20 	jmp	0x4010	; 0x4010 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 f8 1f 	jmp	0x3ff0	; 0x3ff0 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 14 20 	jmp	0x4028	; 0x4028 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 f8 1f 	jmp	0x3ff0	; 0x3ff0 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 14 20 	jmp	0x4028	; 0x4028 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 ec 1f 	jmp	0x3fd8	; 0x3fd8 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 08 20 	jmp	0x4010	; 0x4010 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 f4 1f 	jmp	0x3fe8	; 0x3fe8 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 10 20 	jmp	0x4020	; 0x4020 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 f8 1f 	jmp	0x3ff0	; 0x3ff0 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 14 20 	jmp	0x4028	; 0x4028 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 f8 1f 	jmp	0x3ff0	; 0x3ff0 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 14 20 	jmp	0x4028	; 0x4028 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 f8 1f 	jmp	0x3ff0	; 0x3ff0 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 14 20 	jmp	0x4028	; 0x4028 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 fc 1f 	jmp	0x3ff8	; 0x3ff8 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 18 20 	jmp	0x4030	; 0x4030 <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 f4 1f 	jmp	0x3fe8	; 0x3fe8 <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 10 20 	jmp	0x4020	; 0x4020 <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e8 59       	subi	r30, 0x98	; 152
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <ADC_voidInit>:

volatile pu16 G_Ptr_AdcReading;
void(*G_ptr_AdcIsrNotification)(u16 Global_pu16Data);

void ADC_voidInit(void)
{
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62
	#if Refernce_Selection == AREF_PIN
	CLR_BIT(ADMUX,REFS0);
	CLR_BIT(ADMUX,REFS1);
	#elif Refernce_Selection == AVCC
	SET_BIT(ADMUX,REFS0);
     e36:	a7 e2       	ldi	r26, 0x27	; 39
     e38:	b0 e0       	ldi	r27, 0x00	; 0
     e3a:	e7 e2       	ldi	r30, 0x27	; 39
     e3c:	f0 e0       	ldi	r31, 0x00	; 0
     e3e:	80 81       	ld	r24, Z
     e40:	80 64       	ori	r24, 0x40	; 64
     e42:	8c 93       	st	X, r24
	CLR_BIT(ADMUX,REFS1);
     e44:	a7 e2       	ldi	r26, 0x27	; 39
     e46:	b0 e0       	ldi	r27, 0x00	; 0
     e48:	e7 e2       	ldi	r30, 0x27	; 39
     e4a:	f0 e0       	ldi	r31, 0x00	; 0
     e4c:	80 81       	ld	r24, Z
     e4e:	8f 77       	andi	r24, 0x7F	; 127
     e50:	8c 93       	st	X, r24
	#endif
	
	#if		LEFT_ADJUST == ENABLE
	SET_BIT(ADMUX,ADLAR);
	#elif	LEFT_ADJUST == DISABLE
	CLR_BIT(ADMUX,ADLAR);
     e52:	a7 e2       	ldi	r26, 0x27	; 39
     e54:	b0 e0       	ldi	r27, 0x00	; 0
     e56:	e7 e2       	ldi	r30, 0x27	; 39
     e58:	f0 e0       	ldi	r31, 0x00	; 0
     e5a:	80 81       	ld	r24, Z
     e5c:	8f 7d       	andi	r24, 0xDF	; 223
     e5e:	8c 93       	st	X, r24
	#endif
	
	ADCSRA=((ADCSRA&0b11111000)|ADC_Prescaller);
     e60:	a6 e2       	ldi	r26, 0x26	; 38
     e62:	b0 e0       	ldi	r27, 0x00	; 0
     e64:	e6 e2       	ldi	r30, 0x26	; 38
     e66:	f0 e0       	ldi	r31, 0x00	; 0
     e68:	80 81       	ld	r24, Z
     e6a:	88 7f       	andi	r24, 0xF8	; 248
     e6c:	8c 93       	st	X, r24
#if Interrupt_EN == ENABLE
	ADC_voidEnablePeripheralInterrupt();
     e6e:	0e 94 5a 07 	call	0xeb4	; 0xeb4 <ADC_voidEnablePeripheralInterrupt>
#elif Interrupt_EN == DISABLE
	ADC_voidDisablePeripheralInterrupt();
#endif

	ADC_voidEnablePeripheral();
     e72:	0e 94 3e 07 	call	0xe7c	; 0xe7c <ADC_voidEnablePeripheral>
	
}
     e76:	cf 91       	pop	r28
     e78:	df 91       	pop	r29
     e7a:	08 95       	ret

00000e7c <ADC_voidEnablePeripheral>:

void ADC_voidEnablePeripheral(void)
{
     e7c:	df 93       	push	r29
     e7e:	cf 93       	push	r28
     e80:	cd b7       	in	r28, 0x3d	; 61
     e82:	de b7       	in	r29, 0x3e	; 62
		SET_BIT(ADCSRA,ADEN);
     e84:	a6 e2       	ldi	r26, 0x26	; 38
     e86:	b0 e0       	ldi	r27, 0x00	; 0
     e88:	e6 e2       	ldi	r30, 0x26	; 38
     e8a:	f0 e0       	ldi	r31, 0x00	; 0
     e8c:	80 81       	ld	r24, Z
     e8e:	80 68       	ori	r24, 0x80	; 128
     e90:	8c 93       	st	X, r24
}
     e92:	cf 91       	pop	r28
     e94:	df 91       	pop	r29
     e96:	08 95       	ret

00000e98 <ADC_voidDisablePeripheral>:

void ADC_voidDisablePeripheral(void)
{
     e98:	df 93       	push	r29
     e9a:	cf 93       	push	r28
     e9c:	cd b7       	in	r28, 0x3d	; 61
     e9e:	de b7       	in	r29, 0x3e	; 62
		CLR_BIT(ADMUX,ADEN);
     ea0:	a7 e2       	ldi	r26, 0x27	; 39
     ea2:	b0 e0       	ldi	r27, 0x00	; 0
     ea4:	e7 e2       	ldi	r30, 0x27	; 39
     ea6:	f0 e0       	ldi	r31, 0x00	; 0
     ea8:	80 81       	ld	r24, Z
     eaa:	8f 77       	andi	r24, 0x7F	; 127
     eac:	8c 93       	st	X, r24
}
     eae:	cf 91       	pop	r28
     eb0:	df 91       	pop	r29
     eb2:	08 95       	ret

00000eb4 <ADC_voidEnablePeripheralInterrupt>:
void ADC_voidEnablePeripheralInterrupt(void)
{
     eb4:	df 93       	push	r29
     eb6:	cf 93       	push	r28
     eb8:	cd b7       	in	r28, 0x3d	; 61
     eba:	de b7       	in	r29, 0x3e	; 62
		SET_BIT(ADCSRA, ADIE);
     ebc:	a6 e2       	ldi	r26, 0x26	; 38
     ebe:	b0 e0       	ldi	r27, 0x00	; 0
     ec0:	e6 e2       	ldi	r30, 0x26	; 38
     ec2:	f0 e0       	ldi	r31, 0x00	; 0
     ec4:	80 81       	ld	r24, Z
     ec6:	88 60       	ori	r24, 0x08	; 8
     ec8:	8c 93       	st	X, r24
}
     eca:	cf 91       	pop	r28
     ecc:	df 91       	pop	r29
     ece:	08 95       	ret

00000ed0 <ADC_voidDisablePeripheralInterrupt>:
void ADC_voidDisablePeripheralInterrupt(void)
{
     ed0:	df 93       	push	r29
     ed2:	cf 93       	push	r28
     ed4:	cd b7       	in	r28, 0x3d	; 61
     ed6:	de b7       	in	r29, 0x3e	; 62
		CLR_BIT(ADCSRA, ADIE);
     ed8:	a6 e2       	ldi	r26, 0x26	; 38
     eda:	b0 e0       	ldi	r27, 0x00	; 0
     edc:	e6 e2       	ldi	r30, 0x26	; 38
     ede:	f0 e0       	ldi	r31, 0x00	; 0
     ee0:	80 81       	ld	r24, Z
     ee2:	87 7f       	andi	r24, 0xF7	; 247
     ee4:	8c 93       	st	X, r24
}
     ee6:	cf 91       	pop	r28
     ee8:	df 91       	pop	r29
     eea:	08 95       	ret

00000eec <ADC_voidStartConversion>:
void ADC_voidStartConversion(u8 Copy_u8ChannelID)
{
     eec:	df 93       	push	r29
     eee:	cf 93       	push	r28
     ef0:	0f 92       	push	r0
     ef2:	cd b7       	in	r28, 0x3d	; 61
     ef4:	de b7       	in	r29, 0x3e	; 62
     ef6:	89 83       	std	Y+1, r24	; 0x01
	ADMUX=((ADMUX&0b11100000)|Copy_u8ChannelID);
     ef8:	a7 e2       	ldi	r26, 0x27	; 39
     efa:	b0 e0       	ldi	r27, 0x00	; 0
     efc:	e7 e2       	ldi	r30, 0x27	; 39
     efe:	f0 e0       	ldi	r31, 0x00	; 0
     f00:	80 81       	ld	r24, Z
     f02:	98 2f       	mov	r25, r24
     f04:	90 7e       	andi	r25, 0xE0	; 224
     f06:	89 81       	ldd	r24, Y+1	; 0x01
     f08:	89 2b       	or	r24, r25
     f0a:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,ADSC);
     f0c:	a6 e2       	ldi	r26, 0x26	; 38
     f0e:	b0 e0       	ldi	r27, 0x00	; 0
     f10:	e6 e2       	ldi	r30, 0x26	; 38
     f12:	f0 e0       	ldi	r31, 0x00	; 0
     f14:	80 81       	ld	r24, Z
     f16:	80 64       	ori	r24, 0x40	; 64
     f18:	8c 93       	st	X, r24
}
     f1a:	0f 90       	pop	r0
     f1c:	cf 91       	pop	r28
     f1e:	df 91       	pop	r29
     f20:	08 95       	ret

00000f22 <ADC_voidReadVal_Async>:

void ADC_voidReadVal_Async(void(*LocaL_PtrToFunc)(u16 Ptr_pu16CopyData))
{
     f22:	df 93       	push	r29
     f24:	cf 93       	push	r28
     f26:	00 d0       	rcall	.+0      	; 0xf28 <ADC_voidReadVal_Async+0x6>
     f28:	cd b7       	in	r28, 0x3d	; 61
     f2a:	de b7       	in	r29, 0x3e	; 62
     f2c:	9a 83       	std	Y+2, r25	; 0x02
     f2e:	89 83       	std	Y+1, r24	; 0x01
	G_ptr_AdcIsrNotification=LocaL_PtrToFunc;
     f30:	89 81       	ldd	r24, Y+1	; 0x01
     f32:	9a 81       	ldd	r25, Y+2	; 0x02
     f34:	90 93 96 01 	sts	0x0196, r25
     f38:	80 93 95 01 	sts	0x0195, r24

}
     f3c:	0f 90       	pop	r0
     f3e:	0f 90       	pop	r0
     f40:	cf 91       	pop	r28
     f42:	df 91       	pop	r29
     f44:	08 95       	ret

00000f46 <__vector_16>:
void __vector_16 (void) 
{
     f46:	1f 92       	push	r1
     f48:	0f 92       	push	r0
     f4a:	0f b6       	in	r0, 0x3f	; 63
     f4c:	0f 92       	push	r0
     f4e:	11 24       	eor	r1, r1
     f50:	2f 93       	push	r18
     f52:	3f 93       	push	r19
     f54:	4f 93       	push	r20
     f56:	5f 93       	push	r21
     f58:	6f 93       	push	r22
     f5a:	7f 93       	push	r23
     f5c:	8f 93       	push	r24
     f5e:	9f 93       	push	r25
     f60:	af 93       	push	r26
     f62:	bf 93       	push	r27
     f64:	ef 93       	push	r30
     f66:	ff 93       	push	r31
     f68:	df 93       	push	r29
     f6a:	cf 93       	push	r28
     f6c:	00 d0       	rcall	.+0      	; 0xf6e <__vector_16+0x28>
     f6e:	cd b7       	in	r28, 0x3d	; 61
     f70:	de b7       	in	r29, 0x3e	; 62
	
	u16 data = ADC_DATA;
     f72:	e4 e2       	ldi	r30, 0x24	; 36
     f74:	f0 e0       	ldi	r31, 0x00	; 0
     f76:	80 81       	ld	r24, Z
     f78:	91 81       	ldd	r25, Z+1	; 0x01
     f7a:	9a 83       	std	Y+2, r25	; 0x02
     f7c:	89 83       	std	Y+1, r24	; 0x01
	(*G_ptr_AdcIsrNotification)(data);
     f7e:	e0 91 95 01 	lds	r30, 0x0195
     f82:	f0 91 96 01 	lds	r31, 0x0196
     f86:	89 81       	ldd	r24, Y+1	; 0x01
     f88:	9a 81       	ldd	r25, Y+2	; 0x02
     f8a:	09 95       	icall

}
     f8c:	0f 90       	pop	r0
     f8e:	0f 90       	pop	r0
     f90:	cf 91       	pop	r28
     f92:	df 91       	pop	r29
     f94:	ff 91       	pop	r31
     f96:	ef 91       	pop	r30
     f98:	bf 91       	pop	r27
     f9a:	af 91       	pop	r26
     f9c:	9f 91       	pop	r25
     f9e:	8f 91       	pop	r24
     fa0:	7f 91       	pop	r23
     fa2:	6f 91       	pop	r22
     fa4:	5f 91       	pop	r21
     fa6:	4f 91       	pop	r20
     fa8:	3f 91       	pop	r19
     faa:	2f 91       	pop	r18
     fac:	0f 90       	pop	r0
     fae:	0f be       	out	0x3f, r0	; 63
     fb0:	0f 90       	pop	r0
     fb2:	1f 90       	pop	r1
     fb4:	18 95       	reti

00000fb6 <DIO_enum_WriteChannel>:
#include "DIO_int.h"
#include "DIO_prv.h"
#include "DIO_cfg.h"

DIO_enumErrStatus DIO_enum_WriteChannel(u8 Copy_u8ChannelId, u8 Copy_u8Level)
{
     fb6:	df 93       	push	r29
     fb8:	cf 93       	push	r28
     fba:	cd b7       	in	r28, 0x3d	; 61
     fbc:	de b7       	in	r29, 0x3e	; 62
     fbe:	27 97       	sbiw	r28, 0x07	; 7
     fc0:	0f b6       	in	r0, 0x3f	; 63
     fc2:	f8 94       	cli
     fc4:	de bf       	out	0x3e, r29	; 62
     fc6:	0f be       	out	0x3f, r0	; 63
     fc8:	cd bf       	out	0x3d, r28	; 61
     fca:	8c 83       	std	Y+4, r24	; 0x04
     fcc:	6d 83       	std	Y+5, r22	; 0x05
	u8 Local_u8PINID = Copy_u8ChannelId%8;
     fce:	8c 81       	ldd	r24, Y+4	; 0x04
     fd0:	87 70       	andi	r24, 0x07	; 7
     fd2:	8b 83       	std	Y+3, r24	; 0x03
	u8 Local_u8PORTID = Copy_u8ChannelId/8;
     fd4:	8c 81       	ldd	r24, Y+4	; 0x04
     fd6:	86 95       	lsr	r24
     fd8:	86 95       	lsr	r24
     fda:	86 95       	lsr	r24
     fdc:	8a 83       	std	Y+2, r24	; 0x02
	DIO_enumErrStatus Local_enumErrStatus = DIO_enumOK;
     fde:	19 82       	std	Y+1, r1	; 0x01
	switch(Local_u8PORTID)
     fe0:	8a 81       	ldd	r24, Y+2	; 0x02
     fe2:	28 2f       	mov	r18, r24
     fe4:	30 e0       	ldi	r19, 0x00	; 0
     fe6:	3f 83       	std	Y+7, r19	; 0x07
     fe8:	2e 83       	std	Y+6, r18	; 0x06
     fea:	8e 81       	ldd	r24, Y+6	; 0x06
     fec:	9f 81       	ldd	r25, Y+7	; 0x07
     fee:	81 30       	cpi	r24, 0x01	; 1
     ff0:	91 05       	cpc	r25, r1
     ff2:	09 f4       	brne	.+2      	; 0xff6 <DIO_enum_WriteChannel+0x40>
     ff4:	49 c0       	rjmp	.+146    	; 0x1088 <DIO_enum_WriteChannel+0xd2>
     ff6:	2e 81       	ldd	r18, Y+6	; 0x06
     ff8:	3f 81       	ldd	r19, Y+7	; 0x07
     ffa:	22 30       	cpi	r18, 0x02	; 2
     ffc:	31 05       	cpc	r19, r1
     ffe:	2c f4       	brge	.+10     	; 0x100a <DIO_enum_WriteChannel+0x54>
    1000:	8e 81       	ldd	r24, Y+6	; 0x06
    1002:	9f 81       	ldd	r25, Y+7	; 0x07
    1004:	00 97       	sbiw	r24, 0x00	; 0
    1006:	71 f0       	breq	.+28     	; 0x1024 <DIO_enum_WriteChannel+0x6e>
    1008:	d5 c0       	rjmp	.+426    	; 0x11b4 <DIO_enum_WriteChannel+0x1fe>
    100a:	2e 81       	ldd	r18, Y+6	; 0x06
    100c:	3f 81       	ldd	r19, Y+7	; 0x07
    100e:	22 30       	cpi	r18, 0x02	; 2
    1010:	31 05       	cpc	r19, r1
    1012:	09 f4       	brne	.+2      	; 0x1016 <DIO_enum_WriteChannel+0x60>
    1014:	6b c0       	rjmp	.+214    	; 0x10ec <DIO_enum_WriteChannel+0x136>
    1016:	8e 81       	ldd	r24, Y+6	; 0x06
    1018:	9f 81       	ldd	r25, Y+7	; 0x07
    101a:	83 30       	cpi	r24, 0x03	; 3
    101c:	91 05       	cpc	r25, r1
    101e:	09 f4       	brne	.+2      	; 0x1022 <DIO_enum_WriteChannel+0x6c>
    1020:	97 c0       	rjmp	.+302    	; 0x1150 <DIO_enum_WriteChannel+0x19a>
    1022:	c8 c0       	rjmp	.+400    	; 0x11b4 <DIO_enum_WriteChannel+0x1fe>
	{
		case DIO_u8PORTA:
			if(Copy_u8Level == DIO_u8High)
    1024:	8d 81       	ldd	r24, Y+5	; 0x05
    1026:	81 30       	cpi	r24, 0x01	; 1
    1028:	a1 f4       	brne	.+40     	; 0x1052 <DIO_enum_WriteChannel+0x9c>
			{
				SET_BIT(PORTA,Local_u8PINID);
    102a:	ab e3       	ldi	r26, 0x3B	; 59
    102c:	b0 e0       	ldi	r27, 0x00	; 0
    102e:	eb e3       	ldi	r30, 0x3B	; 59
    1030:	f0 e0       	ldi	r31, 0x00	; 0
    1032:	80 81       	ld	r24, Z
    1034:	48 2f       	mov	r20, r24
    1036:	8b 81       	ldd	r24, Y+3	; 0x03
    1038:	28 2f       	mov	r18, r24
    103a:	30 e0       	ldi	r19, 0x00	; 0
    103c:	81 e0       	ldi	r24, 0x01	; 1
    103e:	90 e0       	ldi	r25, 0x00	; 0
    1040:	02 2e       	mov	r0, r18
    1042:	02 c0       	rjmp	.+4      	; 0x1048 <DIO_enum_WriteChannel+0x92>
    1044:	88 0f       	add	r24, r24
    1046:	99 1f       	adc	r25, r25
    1048:	0a 94       	dec	r0
    104a:	e2 f7       	brpl	.-8      	; 0x1044 <DIO_enum_WriteChannel+0x8e>
    104c:	84 2b       	or	r24, r20
    104e:	8c 93       	st	X, r24
    1050:	b3 c0       	rjmp	.+358    	; 0x11b8 <DIO_enum_WriteChannel+0x202>
			}
			else if(Copy_u8Level == DIO_u8LOW)
    1052:	8d 81       	ldd	r24, Y+5	; 0x05
    1054:	88 23       	and	r24, r24
    1056:	a9 f4       	brne	.+42     	; 0x1082 <DIO_enum_WriteChannel+0xcc>
			{
				CLR_BIT(PORTA,Local_u8PINID);
    1058:	ab e3       	ldi	r26, 0x3B	; 59
    105a:	b0 e0       	ldi	r27, 0x00	; 0
    105c:	eb e3       	ldi	r30, 0x3B	; 59
    105e:	f0 e0       	ldi	r31, 0x00	; 0
    1060:	80 81       	ld	r24, Z
    1062:	48 2f       	mov	r20, r24
    1064:	8b 81       	ldd	r24, Y+3	; 0x03
    1066:	28 2f       	mov	r18, r24
    1068:	30 e0       	ldi	r19, 0x00	; 0
    106a:	81 e0       	ldi	r24, 0x01	; 1
    106c:	90 e0       	ldi	r25, 0x00	; 0
    106e:	02 2e       	mov	r0, r18
    1070:	02 c0       	rjmp	.+4      	; 0x1076 <DIO_enum_WriteChannel+0xc0>
    1072:	88 0f       	add	r24, r24
    1074:	99 1f       	adc	r25, r25
    1076:	0a 94       	dec	r0
    1078:	e2 f7       	brpl	.-8      	; 0x1072 <DIO_enum_WriteChannel+0xbc>
    107a:	80 95       	com	r24
    107c:	84 23       	and	r24, r20
    107e:	8c 93       	st	X, r24
    1080:	9b c0       	rjmp	.+310    	; 0x11b8 <DIO_enum_WriteChannel+0x202>
			}
			else
			{
				Local_enumErrStatus = DIO_enumLevelErr;
    1082:	82 e0       	ldi	r24, 0x02	; 2
    1084:	89 83       	std	Y+1, r24	; 0x01
    1086:	98 c0       	rjmp	.+304    	; 0x11b8 <DIO_enum_WriteChannel+0x202>
			}
			break;
		case DIO_u8PORTB:
			if(Copy_u8Level == DIO_u8High)
    1088:	8d 81       	ldd	r24, Y+5	; 0x05
    108a:	81 30       	cpi	r24, 0x01	; 1
    108c:	a1 f4       	brne	.+40     	; 0x10b6 <DIO_enum_WriteChannel+0x100>
			{
				SET_BIT(PORTB,Local_u8PINID);
    108e:	a8 e3       	ldi	r26, 0x38	; 56
    1090:	b0 e0       	ldi	r27, 0x00	; 0
    1092:	e8 e3       	ldi	r30, 0x38	; 56
    1094:	f0 e0       	ldi	r31, 0x00	; 0
    1096:	80 81       	ld	r24, Z
    1098:	48 2f       	mov	r20, r24
    109a:	8b 81       	ldd	r24, Y+3	; 0x03
    109c:	28 2f       	mov	r18, r24
    109e:	30 e0       	ldi	r19, 0x00	; 0
    10a0:	81 e0       	ldi	r24, 0x01	; 1
    10a2:	90 e0       	ldi	r25, 0x00	; 0
    10a4:	02 2e       	mov	r0, r18
    10a6:	02 c0       	rjmp	.+4      	; 0x10ac <DIO_enum_WriteChannel+0xf6>
    10a8:	88 0f       	add	r24, r24
    10aa:	99 1f       	adc	r25, r25
    10ac:	0a 94       	dec	r0
    10ae:	e2 f7       	brpl	.-8      	; 0x10a8 <DIO_enum_WriteChannel+0xf2>
    10b0:	84 2b       	or	r24, r20
    10b2:	8c 93       	st	X, r24
    10b4:	81 c0       	rjmp	.+258    	; 0x11b8 <DIO_enum_WriteChannel+0x202>
			}
			else if(Copy_u8Level == DIO_u8LOW)
    10b6:	8d 81       	ldd	r24, Y+5	; 0x05
    10b8:	88 23       	and	r24, r24
    10ba:	a9 f4       	brne	.+42     	; 0x10e6 <DIO_enum_WriteChannel+0x130>
			{
				CLR_BIT(PORTB,Local_u8PINID);
    10bc:	a8 e3       	ldi	r26, 0x38	; 56
    10be:	b0 e0       	ldi	r27, 0x00	; 0
    10c0:	e8 e3       	ldi	r30, 0x38	; 56
    10c2:	f0 e0       	ldi	r31, 0x00	; 0
    10c4:	80 81       	ld	r24, Z
    10c6:	48 2f       	mov	r20, r24
    10c8:	8b 81       	ldd	r24, Y+3	; 0x03
    10ca:	28 2f       	mov	r18, r24
    10cc:	30 e0       	ldi	r19, 0x00	; 0
    10ce:	81 e0       	ldi	r24, 0x01	; 1
    10d0:	90 e0       	ldi	r25, 0x00	; 0
    10d2:	02 2e       	mov	r0, r18
    10d4:	02 c0       	rjmp	.+4      	; 0x10da <DIO_enum_WriteChannel+0x124>
    10d6:	88 0f       	add	r24, r24
    10d8:	99 1f       	adc	r25, r25
    10da:	0a 94       	dec	r0
    10dc:	e2 f7       	brpl	.-8      	; 0x10d6 <DIO_enum_WriteChannel+0x120>
    10de:	80 95       	com	r24
    10e0:	84 23       	and	r24, r20
    10e2:	8c 93       	st	X, r24
    10e4:	69 c0       	rjmp	.+210    	; 0x11b8 <DIO_enum_WriteChannel+0x202>
			}
			else
			{
				Local_enumErrStatus = DIO_enumLevelErr;
    10e6:	82 e0       	ldi	r24, 0x02	; 2
    10e8:	89 83       	std	Y+1, r24	; 0x01
    10ea:	66 c0       	rjmp	.+204    	; 0x11b8 <DIO_enum_WriteChannel+0x202>
			}
			break;
		case DIO_u8PORTC:
			if(Copy_u8Level == DIO_u8High)
    10ec:	8d 81       	ldd	r24, Y+5	; 0x05
    10ee:	81 30       	cpi	r24, 0x01	; 1
    10f0:	a1 f4       	brne	.+40     	; 0x111a <DIO_enum_WriteChannel+0x164>
			{
				SET_BIT(PORTC,Local_u8PINID);
    10f2:	a5 e3       	ldi	r26, 0x35	; 53
    10f4:	b0 e0       	ldi	r27, 0x00	; 0
    10f6:	e5 e3       	ldi	r30, 0x35	; 53
    10f8:	f0 e0       	ldi	r31, 0x00	; 0
    10fa:	80 81       	ld	r24, Z
    10fc:	48 2f       	mov	r20, r24
    10fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1100:	28 2f       	mov	r18, r24
    1102:	30 e0       	ldi	r19, 0x00	; 0
    1104:	81 e0       	ldi	r24, 0x01	; 1
    1106:	90 e0       	ldi	r25, 0x00	; 0
    1108:	02 2e       	mov	r0, r18
    110a:	02 c0       	rjmp	.+4      	; 0x1110 <DIO_enum_WriteChannel+0x15a>
    110c:	88 0f       	add	r24, r24
    110e:	99 1f       	adc	r25, r25
    1110:	0a 94       	dec	r0
    1112:	e2 f7       	brpl	.-8      	; 0x110c <DIO_enum_WriteChannel+0x156>
    1114:	84 2b       	or	r24, r20
    1116:	8c 93       	st	X, r24
    1118:	4f c0       	rjmp	.+158    	; 0x11b8 <DIO_enum_WriteChannel+0x202>
			}
			else if(Copy_u8Level == DIO_u8LOW)
    111a:	8d 81       	ldd	r24, Y+5	; 0x05
    111c:	88 23       	and	r24, r24
    111e:	a9 f4       	brne	.+42     	; 0x114a <DIO_enum_WriteChannel+0x194>
			{
				CLR_BIT(PORTC,Local_u8PINID);
    1120:	a5 e3       	ldi	r26, 0x35	; 53
    1122:	b0 e0       	ldi	r27, 0x00	; 0
    1124:	e5 e3       	ldi	r30, 0x35	; 53
    1126:	f0 e0       	ldi	r31, 0x00	; 0
    1128:	80 81       	ld	r24, Z
    112a:	48 2f       	mov	r20, r24
    112c:	8b 81       	ldd	r24, Y+3	; 0x03
    112e:	28 2f       	mov	r18, r24
    1130:	30 e0       	ldi	r19, 0x00	; 0
    1132:	81 e0       	ldi	r24, 0x01	; 1
    1134:	90 e0       	ldi	r25, 0x00	; 0
    1136:	02 2e       	mov	r0, r18
    1138:	02 c0       	rjmp	.+4      	; 0x113e <DIO_enum_WriteChannel+0x188>
    113a:	88 0f       	add	r24, r24
    113c:	99 1f       	adc	r25, r25
    113e:	0a 94       	dec	r0
    1140:	e2 f7       	brpl	.-8      	; 0x113a <DIO_enum_WriteChannel+0x184>
    1142:	80 95       	com	r24
    1144:	84 23       	and	r24, r20
    1146:	8c 93       	st	X, r24
    1148:	37 c0       	rjmp	.+110    	; 0x11b8 <DIO_enum_WriteChannel+0x202>
			}
			else
			{
				Local_enumErrStatus = DIO_enumLevelErr;
    114a:	82 e0       	ldi	r24, 0x02	; 2
    114c:	89 83       	std	Y+1, r24	; 0x01
    114e:	34 c0       	rjmp	.+104    	; 0x11b8 <DIO_enum_WriteChannel+0x202>
			}
			break;
		case DIO_u8PORTD:
			if(Copy_u8Level == DIO_u8High)
    1150:	8d 81       	ldd	r24, Y+5	; 0x05
    1152:	81 30       	cpi	r24, 0x01	; 1
    1154:	a1 f4       	brne	.+40     	; 0x117e <DIO_enum_WriteChannel+0x1c8>
			{
				SET_BIT(PORTD,Local_u8PINID);
    1156:	a2 e3       	ldi	r26, 0x32	; 50
    1158:	b0 e0       	ldi	r27, 0x00	; 0
    115a:	e2 e3       	ldi	r30, 0x32	; 50
    115c:	f0 e0       	ldi	r31, 0x00	; 0
    115e:	80 81       	ld	r24, Z
    1160:	48 2f       	mov	r20, r24
    1162:	8b 81       	ldd	r24, Y+3	; 0x03
    1164:	28 2f       	mov	r18, r24
    1166:	30 e0       	ldi	r19, 0x00	; 0
    1168:	81 e0       	ldi	r24, 0x01	; 1
    116a:	90 e0       	ldi	r25, 0x00	; 0
    116c:	02 2e       	mov	r0, r18
    116e:	02 c0       	rjmp	.+4      	; 0x1174 <DIO_enum_WriteChannel+0x1be>
    1170:	88 0f       	add	r24, r24
    1172:	99 1f       	adc	r25, r25
    1174:	0a 94       	dec	r0
    1176:	e2 f7       	brpl	.-8      	; 0x1170 <DIO_enum_WriteChannel+0x1ba>
    1178:	84 2b       	or	r24, r20
    117a:	8c 93       	st	X, r24
    117c:	1d c0       	rjmp	.+58     	; 0x11b8 <DIO_enum_WriteChannel+0x202>
			}
			else if(Copy_u8Level == DIO_u8LOW)
    117e:	8d 81       	ldd	r24, Y+5	; 0x05
    1180:	88 23       	and	r24, r24
    1182:	a9 f4       	brne	.+42     	; 0x11ae <DIO_enum_WriteChannel+0x1f8>
			{
				CLR_BIT(PORTD,Local_u8PINID);
    1184:	a2 e3       	ldi	r26, 0x32	; 50
    1186:	b0 e0       	ldi	r27, 0x00	; 0
    1188:	e2 e3       	ldi	r30, 0x32	; 50
    118a:	f0 e0       	ldi	r31, 0x00	; 0
    118c:	80 81       	ld	r24, Z
    118e:	48 2f       	mov	r20, r24
    1190:	8b 81       	ldd	r24, Y+3	; 0x03
    1192:	28 2f       	mov	r18, r24
    1194:	30 e0       	ldi	r19, 0x00	; 0
    1196:	81 e0       	ldi	r24, 0x01	; 1
    1198:	90 e0       	ldi	r25, 0x00	; 0
    119a:	02 2e       	mov	r0, r18
    119c:	02 c0       	rjmp	.+4      	; 0x11a2 <DIO_enum_WriteChannel+0x1ec>
    119e:	88 0f       	add	r24, r24
    11a0:	99 1f       	adc	r25, r25
    11a2:	0a 94       	dec	r0
    11a4:	e2 f7       	brpl	.-8      	; 0x119e <DIO_enum_WriteChannel+0x1e8>
    11a6:	80 95       	com	r24
    11a8:	84 23       	and	r24, r20
    11aa:	8c 93       	st	X, r24
    11ac:	05 c0       	rjmp	.+10     	; 0x11b8 <DIO_enum_WriteChannel+0x202>
			}
			else
			{
				Local_enumErrStatus = DIO_enumLevelErr;
    11ae:	82 e0       	ldi	r24, 0x02	; 2
    11b0:	89 83       	std	Y+1, r24	; 0x01
    11b2:	02 c0       	rjmp	.+4      	; 0x11b8 <DIO_enum_WriteChannel+0x202>
			}
			break;
		default :
			Local_enumErrStatus = DIO_enumChannelErr;
    11b4:	81 e0       	ldi	r24, 0x01	; 1
    11b6:	89 83       	std	Y+1, r24	; 0x01
			break;
	}
	return Local_enumErrStatus;
    11b8:	89 81       	ldd	r24, Y+1	; 0x01
}
    11ba:	27 96       	adiw	r28, 0x07	; 7
    11bc:	0f b6       	in	r0, 0x3f	; 63
    11be:	f8 94       	cli
    11c0:	de bf       	out	0x3e, r29	; 62
    11c2:	0f be       	out	0x3f, r0	; 63
    11c4:	cd bf       	out	0x3d, r28	; 61
    11c6:	cf 91       	pop	r28
    11c8:	df 91       	pop	r29
    11ca:	08 95       	ret

000011cc <DIO_enum_ReadChannel>:

DIO_enumErrStatus DIO_enum_ReadChannel (u8 Copy_u8ChannelId, pu8 Add_pu8channelLevel)
{
    11cc:	df 93       	push	r29
    11ce:	cf 93       	push	r28
    11d0:	cd b7       	in	r28, 0x3d	; 61
    11d2:	de b7       	in	r29, 0x3e	; 62
    11d4:	28 97       	sbiw	r28, 0x08	; 8
    11d6:	0f b6       	in	r0, 0x3f	; 63
    11d8:	f8 94       	cli
    11da:	de bf       	out	0x3e, r29	; 62
    11dc:	0f be       	out	0x3f, r0	; 63
    11de:	cd bf       	out	0x3d, r28	; 61
    11e0:	8c 83       	std	Y+4, r24	; 0x04
    11e2:	7e 83       	std	Y+6, r23	; 0x06
    11e4:	6d 83       	std	Y+5, r22	; 0x05
	u8 Local_u8PINID = Copy_u8ChannelId%8;
    11e6:	8c 81       	ldd	r24, Y+4	; 0x04
    11e8:	87 70       	andi	r24, 0x07	; 7
    11ea:	8b 83       	std	Y+3, r24	; 0x03
	u8 Local_u8PORTID = Copy_u8ChannelId/8;
    11ec:	8c 81       	ldd	r24, Y+4	; 0x04
    11ee:	86 95       	lsr	r24
    11f0:	86 95       	lsr	r24
    11f2:	86 95       	lsr	r24
    11f4:	8a 83       	std	Y+2, r24	; 0x02
	DIO_enumErrStatus Local_enumErrStatus = DIO_enumOK;
    11f6:	19 82       	std	Y+1, r1	; 0x01
	if(Add_pu8channelLevel != NULL)
    11f8:	8d 81       	ldd	r24, Y+5	; 0x05
    11fa:	9e 81       	ldd	r25, Y+6	; 0x06
    11fc:	00 97       	sbiw	r24, 0x00	; 0
    11fe:	09 f4       	brne	.+2      	; 0x1202 <DIO_enum_ReadChannel+0x36>
    1200:	74 c0       	rjmp	.+232    	; 0x12ea <DIO_enum_ReadChannel+0x11e>
	{
		switch(Local_u8PORTID)
    1202:	8a 81       	ldd	r24, Y+2	; 0x02
    1204:	28 2f       	mov	r18, r24
    1206:	30 e0       	ldi	r19, 0x00	; 0
    1208:	38 87       	std	Y+8, r19	; 0x08
    120a:	2f 83       	std	Y+7, r18	; 0x07
    120c:	4f 81       	ldd	r20, Y+7	; 0x07
    120e:	58 85       	ldd	r21, Y+8	; 0x08
    1210:	41 30       	cpi	r20, 0x01	; 1
    1212:	51 05       	cpc	r21, r1
    1214:	59 f1       	breq	.+86     	; 0x126c <DIO_enum_ReadChannel+0xa0>
    1216:	8f 81       	ldd	r24, Y+7	; 0x07
    1218:	98 85       	ldd	r25, Y+8	; 0x08
    121a:	82 30       	cpi	r24, 0x02	; 2
    121c:	91 05       	cpc	r25, r1
    121e:	34 f4       	brge	.+12     	; 0x122c <DIO_enum_ReadChannel+0x60>
    1220:	2f 81       	ldd	r18, Y+7	; 0x07
    1222:	38 85       	ldd	r19, Y+8	; 0x08
    1224:	21 15       	cp	r18, r1
    1226:	31 05       	cpc	r19, r1
    1228:	69 f0       	breq	.+26     	; 0x1244 <DIO_enum_ReadChannel+0x78>
    122a:	5c c0       	rjmp	.+184    	; 0x12e4 <DIO_enum_ReadChannel+0x118>
    122c:	4f 81       	ldd	r20, Y+7	; 0x07
    122e:	58 85       	ldd	r21, Y+8	; 0x08
    1230:	42 30       	cpi	r20, 0x02	; 2
    1232:	51 05       	cpc	r21, r1
    1234:	79 f1       	breq	.+94     	; 0x1294 <DIO_enum_ReadChannel+0xc8>
    1236:	8f 81       	ldd	r24, Y+7	; 0x07
    1238:	98 85       	ldd	r25, Y+8	; 0x08
    123a:	83 30       	cpi	r24, 0x03	; 3
    123c:	91 05       	cpc	r25, r1
    123e:	09 f4       	brne	.+2      	; 0x1242 <DIO_enum_ReadChannel+0x76>
    1240:	3d c0       	rjmp	.+122    	; 0x12bc <DIO_enum_ReadChannel+0xf0>
    1242:	50 c0       	rjmp	.+160    	; 0x12e4 <DIO_enum_ReadChannel+0x118>
		{
			case DIO_u8PORTA:
					*Add_pu8channelLevel = GET_BIT(PINA,Local_u8PINID);
    1244:	e9 e3       	ldi	r30, 0x39	; 57
    1246:	f0 e0       	ldi	r31, 0x00	; 0
    1248:	80 81       	ld	r24, Z
    124a:	28 2f       	mov	r18, r24
    124c:	30 e0       	ldi	r19, 0x00	; 0
    124e:	8b 81       	ldd	r24, Y+3	; 0x03
    1250:	88 2f       	mov	r24, r24
    1252:	90 e0       	ldi	r25, 0x00	; 0
    1254:	a9 01       	movw	r20, r18
    1256:	02 c0       	rjmp	.+4      	; 0x125c <DIO_enum_ReadChannel+0x90>
    1258:	55 95       	asr	r21
    125a:	47 95       	ror	r20
    125c:	8a 95       	dec	r24
    125e:	e2 f7       	brpl	.-8      	; 0x1258 <DIO_enum_ReadChannel+0x8c>
    1260:	ca 01       	movw	r24, r20
    1262:	81 70       	andi	r24, 0x01	; 1
    1264:	ed 81       	ldd	r30, Y+5	; 0x05
    1266:	fe 81       	ldd	r31, Y+6	; 0x06
    1268:	80 83       	st	Z, r24
    126a:	41 c0       	rjmp	.+130    	; 0x12ee <DIO_enum_ReadChannel+0x122>
				break;
			case DIO_u8PORTB:
					*Add_pu8channelLevel = GET_BIT(PINB,Local_u8PINID);
    126c:	e6 e3       	ldi	r30, 0x36	; 54
    126e:	f0 e0       	ldi	r31, 0x00	; 0
    1270:	80 81       	ld	r24, Z
    1272:	28 2f       	mov	r18, r24
    1274:	30 e0       	ldi	r19, 0x00	; 0
    1276:	8b 81       	ldd	r24, Y+3	; 0x03
    1278:	88 2f       	mov	r24, r24
    127a:	90 e0       	ldi	r25, 0x00	; 0
    127c:	a9 01       	movw	r20, r18
    127e:	02 c0       	rjmp	.+4      	; 0x1284 <DIO_enum_ReadChannel+0xb8>
    1280:	55 95       	asr	r21
    1282:	47 95       	ror	r20
    1284:	8a 95       	dec	r24
    1286:	e2 f7       	brpl	.-8      	; 0x1280 <DIO_enum_ReadChannel+0xb4>
    1288:	ca 01       	movw	r24, r20
    128a:	81 70       	andi	r24, 0x01	; 1
    128c:	ed 81       	ldd	r30, Y+5	; 0x05
    128e:	fe 81       	ldd	r31, Y+6	; 0x06
    1290:	80 83       	st	Z, r24
    1292:	2d c0       	rjmp	.+90     	; 0x12ee <DIO_enum_ReadChannel+0x122>
				break;
			case DIO_u8PORTC:
					*Add_pu8channelLevel = GET_BIT(PINC,Local_u8PINID);
    1294:	e3 e3       	ldi	r30, 0x33	; 51
    1296:	f0 e0       	ldi	r31, 0x00	; 0
    1298:	80 81       	ld	r24, Z
    129a:	28 2f       	mov	r18, r24
    129c:	30 e0       	ldi	r19, 0x00	; 0
    129e:	8b 81       	ldd	r24, Y+3	; 0x03
    12a0:	88 2f       	mov	r24, r24
    12a2:	90 e0       	ldi	r25, 0x00	; 0
    12a4:	a9 01       	movw	r20, r18
    12a6:	02 c0       	rjmp	.+4      	; 0x12ac <DIO_enum_ReadChannel+0xe0>
    12a8:	55 95       	asr	r21
    12aa:	47 95       	ror	r20
    12ac:	8a 95       	dec	r24
    12ae:	e2 f7       	brpl	.-8      	; 0x12a8 <DIO_enum_ReadChannel+0xdc>
    12b0:	ca 01       	movw	r24, r20
    12b2:	81 70       	andi	r24, 0x01	; 1
    12b4:	ed 81       	ldd	r30, Y+5	; 0x05
    12b6:	fe 81       	ldd	r31, Y+6	; 0x06
    12b8:	80 83       	st	Z, r24
    12ba:	19 c0       	rjmp	.+50     	; 0x12ee <DIO_enum_ReadChannel+0x122>
				break;
			case DIO_u8PORTD:
					*Add_pu8channelLevel = GET_BIT(PIND,Local_u8PINID);
    12bc:	e0 e3       	ldi	r30, 0x30	; 48
    12be:	f0 e0       	ldi	r31, 0x00	; 0
    12c0:	80 81       	ld	r24, Z
    12c2:	28 2f       	mov	r18, r24
    12c4:	30 e0       	ldi	r19, 0x00	; 0
    12c6:	8b 81       	ldd	r24, Y+3	; 0x03
    12c8:	88 2f       	mov	r24, r24
    12ca:	90 e0       	ldi	r25, 0x00	; 0
    12cc:	a9 01       	movw	r20, r18
    12ce:	02 c0       	rjmp	.+4      	; 0x12d4 <DIO_enum_ReadChannel+0x108>
    12d0:	55 95       	asr	r21
    12d2:	47 95       	ror	r20
    12d4:	8a 95       	dec	r24
    12d6:	e2 f7       	brpl	.-8      	; 0x12d0 <DIO_enum_ReadChannel+0x104>
    12d8:	ca 01       	movw	r24, r20
    12da:	81 70       	andi	r24, 0x01	; 1
    12dc:	ed 81       	ldd	r30, Y+5	; 0x05
    12de:	fe 81       	ldd	r31, Y+6	; 0x06
    12e0:	80 83       	st	Z, r24
    12e2:	05 c0       	rjmp	.+10     	; 0x12ee <DIO_enum_ReadChannel+0x122>
				break;
			default :
				Local_enumErrStatus = DIO_enumChannelErr;
    12e4:	81 e0       	ldi	r24, 0x01	; 1
    12e6:	89 83       	std	Y+1, r24	; 0x01
    12e8:	02 c0       	rjmp	.+4      	; 0x12ee <DIO_enum_ReadChannel+0x122>
				break;
		}
	}
	else
	{
		Local_enumErrStatus = DIO_enumNULLptrErr;
    12ea:	84 e0       	ldi	r24, 0x04	; 4
    12ec:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enumErrStatus;
    12ee:	89 81       	ldd	r24, Y+1	; 0x01
}
    12f0:	28 96       	adiw	r28, 0x08	; 8
    12f2:	0f b6       	in	r0, 0x3f	; 63
    12f4:	f8 94       	cli
    12f6:	de bf       	out	0x3e, r29	; 62
    12f8:	0f be       	out	0x3f, r0	; 63
    12fa:	cd bf       	out	0x3d, r28	; 61
    12fc:	cf 91       	pop	r28
    12fe:	df 91       	pop	r29
    1300:	08 95       	ret

00001302 <DIO_enum_FlipChannel>:
DIO_enumErrStatus DIO_enum_FlipChannel(u8 Copy_u8ChannelId)
{
    1302:	df 93       	push	r29
    1304:	cf 93       	push	r28
    1306:	00 d0       	rcall	.+0      	; 0x1308 <DIO_enum_FlipChannel+0x6>
    1308:	00 d0       	rcall	.+0      	; 0x130a <DIO_enum_FlipChannel+0x8>
    130a:	00 d0       	rcall	.+0      	; 0x130c <DIO_enum_FlipChannel+0xa>
    130c:	cd b7       	in	r28, 0x3d	; 61
    130e:	de b7       	in	r29, 0x3e	; 62
    1310:	8c 83       	std	Y+4, r24	; 0x04
	u8 Local_u8PINID = Copy_u8ChannelId%8;
    1312:	8c 81       	ldd	r24, Y+4	; 0x04
    1314:	87 70       	andi	r24, 0x07	; 7
    1316:	8b 83       	std	Y+3, r24	; 0x03
	u8 Local_u8PORTID = Copy_u8ChannelId/8;
    1318:	8c 81       	ldd	r24, Y+4	; 0x04
    131a:	86 95       	lsr	r24
    131c:	86 95       	lsr	r24
    131e:	86 95       	lsr	r24
    1320:	8a 83       	std	Y+2, r24	; 0x02
	DIO_enumErrStatus Local_enumErrStatus = DIO_enumOK;
    1322:	19 82       	std	Y+1, r1	; 0x01
		switch(Local_u8PORTID)
    1324:	8a 81       	ldd	r24, Y+2	; 0x02
    1326:	28 2f       	mov	r18, r24
    1328:	30 e0       	ldi	r19, 0x00	; 0
    132a:	3e 83       	std	Y+6, r19	; 0x06
    132c:	2d 83       	std	Y+5, r18	; 0x05
    132e:	8d 81       	ldd	r24, Y+5	; 0x05
    1330:	9e 81       	ldd	r25, Y+6	; 0x06
    1332:	81 30       	cpi	r24, 0x01	; 1
    1334:	91 05       	cpc	r25, r1
    1336:	49 f1       	breq	.+82     	; 0x138a <DIO_enum_FlipChannel+0x88>
    1338:	2d 81       	ldd	r18, Y+5	; 0x05
    133a:	3e 81       	ldd	r19, Y+6	; 0x06
    133c:	22 30       	cpi	r18, 0x02	; 2
    133e:	31 05       	cpc	r19, r1
    1340:	2c f4       	brge	.+10     	; 0x134c <DIO_enum_FlipChannel+0x4a>
    1342:	8d 81       	ldd	r24, Y+5	; 0x05
    1344:	9e 81       	ldd	r25, Y+6	; 0x06
    1346:	00 97       	sbiw	r24, 0x00	; 0
    1348:	61 f0       	breq	.+24     	; 0x1362 <DIO_enum_FlipChannel+0x60>
    134a:	5b c0       	rjmp	.+182    	; 0x1402 <DIO_enum_FlipChannel+0x100>
    134c:	2d 81       	ldd	r18, Y+5	; 0x05
    134e:	3e 81       	ldd	r19, Y+6	; 0x06
    1350:	22 30       	cpi	r18, 0x02	; 2
    1352:	31 05       	cpc	r19, r1
    1354:	71 f1       	breq	.+92     	; 0x13b2 <DIO_enum_FlipChannel+0xb0>
    1356:	8d 81       	ldd	r24, Y+5	; 0x05
    1358:	9e 81       	ldd	r25, Y+6	; 0x06
    135a:	83 30       	cpi	r24, 0x03	; 3
    135c:	91 05       	cpc	r25, r1
    135e:	e9 f1       	breq	.+122    	; 0x13da <DIO_enum_FlipChannel+0xd8>
    1360:	50 c0       	rjmp	.+160    	; 0x1402 <DIO_enum_FlipChannel+0x100>
		{
			case DIO_u8PORTA:
					TGL_BIT(PORTA,Local_u8PINID);
    1362:	ab e3       	ldi	r26, 0x3B	; 59
    1364:	b0 e0       	ldi	r27, 0x00	; 0
    1366:	eb e3       	ldi	r30, 0x3B	; 59
    1368:	f0 e0       	ldi	r31, 0x00	; 0
    136a:	80 81       	ld	r24, Z
    136c:	48 2f       	mov	r20, r24
    136e:	8b 81       	ldd	r24, Y+3	; 0x03
    1370:	28 2f       	mov	r18, r24
    1372:	30 e0       	ldi	r19, 0x00	; 0
    1374:	81 e0       	ldi	r24, 0x01	; 1
    1376:	90 e0       	ldi	r25, 0x00	; 0
    1378:	02 2e       	mov	r0, r18
    137a:	02 c0       	rjmp	.+4      	; 0x1380 <DIO_enum_FlipChannel+0x7e>
    137c:	88 0f       	add	r24, r24
    137e:	99 1f       	adc	r25, r25
    1380:	0a 94       	dec	r0
    1382:	e2 f7       	brpl	.-8      	; 0x137c <DIO_enum_FlipChannel+0x7a>
    1384:	84 27       	eor	r24, r20
    1386:	8c 93       	st	X, r24
    1388:	3e c0       	rjmp	.+124    	; 0x1406 <DIO_enum_FlipChannel+0x104>
				break;
			case DIO_u8PORTB:
					TGL_BIT(PORTB,Local_u8PINID);
    138a:	a8 e3       	ldi	r26, 0x38	; 56
    138c:	b0 e0       	ldi	r27, 0x00	; 0
    138e:	e8 e3       	ldi	r30, 0x38	; 56
    1390:	f0 e0       	ldi	r31, 0x00	; 0
    1392:	80 81       	ld	r24, Z
    1394:	48 2f       	mov	r20, r24
    1396:	8b 81       	ldd	r24, Y+3	; 0x03
    1398:	28 2f       	mov	r18, r24
    139a:	30 e0       	ldi	r19, 0x00	; 0
    139c:	81 e0       	ldi	r24, 0x01	; 1
    139e:	90 e0       	ldi	r25, 0x00	; 0
    13a0:	02 2e       	mov	r0, r18
    13a2:	02 c0       	rjmp	.+4      	; 0x13a8 <DIO_enum_FlipChannel+0xa6>
    13a4:	88 0f       	add	r24, r24
    13a6:	99 1f       	adc	r25, r25
    13a8:	0a 94       	dec	r0
    13aa:	e2 f7       	brpl	.-8      	; 0x13a4 <DIO_enum_FlipChannel+0xa2>
    13ac:	84 27       	eor	r24, r20
    13ae:	8c 93       	st	X, r24
    13b0:	2a c0       	rjmp	.+84     	; 0x1406 <DIO_enum_FlipChannel+0x104>
				break;
			case DIO_u8PORTC:
					TGL_BIT(PORTC,Local_u8PINID);
    13b2:	a5 e3       	ldi	r26, 0x35	; 53
    13b4:	b0 e0       	ldi	r27, 0x00	; 0
    13b6:	e5 e3       	ldi	r30, 0x35	; 53
    13b8:	f0 e0       	ldi	r31, 0x00	; 0
    13ba:	80 81       	ld	r24, Z
    13bc:	48 2f       	mov	r20, r24
    13be:	8b 81       	ldd	r24, Y+3	; 0x03
    13c0:	28 2f       	mov	r18, r24
    13c2:	30 e0       	ldi	r19, 0x00	; 0
    13c4:	81 e0       	ldi	r24, 0x01	; 1
    13c6:	90 e0       	ldi	r25, 0x00	; 0
    13c8:	02 2e       	mov	r0, r18
    13ca:	02 c0       	rjmp	.+4      	; 0x13d0 <DIO_enum_FlipChannel+0xce>
    13cc:	88 0f       	add	r24, r24
    13ce:	99 1f       	adc	r25, r25
    13d0:	0a 94       	dec	r0
    13d2:	e2 f7       	brpl	.-8      	; 0x13cc <DIO_enum_FlipChannel+0xca>
    13d4:	84 27       	eor	r24, r20
    13d6:	8c 93       	st	X, r24
    13d8:	16 c0       	rjmp	.+44     	; 0x1406 <DIO_enum_FlipChannel+0x104>
				break;
			case DIO_u8PORTD:
					TGL_BIT(PORTD,Local_u8PINID);
    13da:	a2 e3       	ldi	r26, 0x32	; 50
    13dc:	b0 e0       	ldi	r27, 0x00	; 0
    13de:	e2 e3       	ldi	r30, 0x32	; 50
    13e0:	f0 e0       	ldi	r31, 0x00	; 0
    13e2:	80 81       	ld	r24, Z
    13e4:	48 2f       	mov	r20, r24
    13e6:	8b 81       	ldd	r24, Y+3	; 0x03
    13e8:	28 2f       	mov	r18, r24
    13ea:	30 e0       	ldi	r19, 0x00	; 0
    13ec:	81 e0       	ldi	r24, 0x01	; 1
    13ee:	90 e0       	ldi	r25, 0x00	; 0
    13f0:	02 2e       	mov	r0, r18
    13f2:	02 c0       	rjmp	.+4      	; 0x13f8 <DIO_enum_FlipChannel+0xf6>
    13f4:	88 0f       	add	r24, r24
    13f6:	99 1f       	adc	r25, r25
    13f8:	0a 94       	dec	r0
    13fa:	e2 f7       	brpl	.-8      	; 0x13f4 <DIO_enum_FlipChannel+0xf2>
    13fc:	84 27       	eor	r24, r20
    13fe:	8c 93       	st	X, r24
    1400:	02 c0       	rjmp	.+4      	; 0x1406 <DIO_enum_FlipChannel+0x104>
				break;
			default :
				Local_enumErrStatus = DIO_enumChannelErr;
    1402:	81 e0       	ldi	r24, 0x01	; 1
    1404:	89 83       	std	Y+1, r24	; 0x01
				break;
		}

	return Local_enumErrStatus;	
    1406:	89 81       	ldd	r24, Y+1	; 0x01
}
    1408:	26 96       	adiw	r28, 0x06	; 6
    140a:	0f b6       	in	r0, 0x3f	; 63
    140c:	f8 94       	cli
    140e:	de bf       	out	0x3e, r29	; 62
    1410:	0f be       	out	0x3f, r0	; 63
    1412:	cd bf       	out	0x3d, r28	; 61
    1414:	cf 91       	pop	r28
    1416:	df 91       	pop	r29
    1418:	08 95       	ret

0000141a <DIO_enum_WritePort>:
DIO_enumErrStatus DIO_enum_WritePort(u8 Copy_u8PORTId, u8 Copy_u8PORTVal)
{
    141a:	df 93       	push	r29
    141c:	cf 93       	push	r28
    141e:	00 d0       	rcall	.+0      	; 0x1420 <DIO_enum_WritePort+0x6>
    1420:	00 d0       	rcall	.+0      	; 0x1422 <DIO_enum_WritePort+0x8>
    1422:	0f 92       	push	r0
    1424:	cd b7       	in	r28, 0x3d	; 61
    1426:	de b7       	in	r29, 0x3e	; 62
    1428:	8a 83       	std	Y+2, r24	; 0x02
    142a:	6b 83       	std	Y+3, r22	; 0x03
		DIO_enumErrStatus Local_enumErrStatus = DIO_enumOK;
    142c:	19 82       	std	Y+1, r1	; 0x01
		switch(Copy_u8PORTId)
    142e:	8a 81       	ldd	r24, Y+2	; 0x02
    1430:	28 2f       	mov	r18, r24
    1432:	30 e0       	ldi	r19, 0x00	; 0
    1434:	3d 83       	std	Y+5, r19	; 0x05
    1436:	2c 83       	std	Y+4, r18	; 0x04
    1438:	8c 81       	ldd	r24, Y+4	; 0x04
    143a:	9d 81       	ldd	r25, Y+5	; 0x05
    143c:	81 30       	cpi	r24, 0x01	; 1
    143e:	91 05       	cpc	r25, r1
    1440:	d1 f0       	breq	.+52     	; 0x1476 <DIO_enum_WritePort+0x5c>
    1442:	2c 81       	ldd	r18, Y+4	; 0x04
    1444:	3d 81       	ldd	r19, Y+5	; 0x05
    1446:	22 30       	cpi	r18, 0x02	; 2
    1448:	31 05       	cpc	r19, r1
    144a:	2c f4       	brge	.+10     	; 0x1456 <DIO_enum_WritePort+0x3c>
    144c:	8c 81       	ldd	r24, Y+4	; 0x04
    144e:	9d 81       	ldd	r25, Y+5	; 0x05
    1450:	00 97       	sbiw	r24, 0x00	; 0
    1452:	61 f0       	breq	.+24     	; 0x146c <DIO_enum_WritePort+0x52>
    1454:	1f c0       	rjmp	.+62     	; 0x1494 <DIO_enum_WritePort+0x7a>
    1456:	2c 81       	ldd	r18, Y+4	; 0x04
    1458:	3d 81       	ldd	r19, Y+5	; 0x05
    145a:	22 30       	cpi	r18, 0x02	; 2
    145c:	31 05       	cpc	r19, r1
    145e:	81 f0       	breq	.+32     	; 0x1480 <DIO_enum_WritePort+0x66>
    1460:	8c 81       	ldd	r24, Y+4	; 0x04
    1462:	9d 81       	ldd	r25, Y+5	; 0x05
    1464:	83 30       	cpi	r24, 0x03	; 3
    1466:	91 05       	cpc	r25, r1
    1468:	81 f0       	breq	.+32     	; 0x148a <DIO_enum_WritePort+0x70>
    146a:	14 c0       	rjmp	.+40     	; 0x1494 <DIO_enum_WritePort+0x7a>
		{
			case DIO_u8PORTA:
					PORTA = Copy_u8PORTVal;
    146c:	eb e3       	ldi	r30, 0x3B	; 59
    146e:	f0 e0       	ldi	r31, 0x00	; 0
    1470:	8b 81       	ldd	r24, Y+3	; 0x03
    1472:	80 83       	st	Z, r24
    1474:	11 c0       	rjmp	.+34     	; 0x1498 <DIO_enum_WritePort+0x7e>
				break;
			case DIO_u8PORTB:
					PORTB = Copy_u8PORTVal;
    1476:	e8 e3       	ldi	r30, 0x38	; 56
    1478:	f0 e0       	ldi	r31, 0x00	; 0
    147a:	8b 81       	ldd	r24, Y+3	; 0x03
    147c:	80 83       	st	Z, r24
    147e:	0c c0       	rjmp	.+24     	; 0x1498 <DIO_enum_WritePort+0x7e>
				break;
			case DIO_u8PORTC:
					PORTC = Copy_u8PORTVal;
    1480:	e5 e3       	ldi	r30, 0x35	; 53
    1482:	f0 e0       	ldi	r31, 0x00	; 0
    1484:	8b 81       	ldd	r24, Y+3	; 0x03
    1486:	80 83       	st	Z, r24
    1488:	07 c0       	rjmp	.+14     	; 0x1498 <DIO_enum_WritePort+0x7e>
				break;
			case DIO_u8PORTD:
					PORTD = Copy_u8PORTVal;
    148a:	e2 e3       	ldi	r30, 0x32	; 50
    148c:	f0 e0       	ldi	r31, 0x00	; 0
    148e:	8b 81       	ldd	r24, Y+3	; 0x03
    1490:	80 83       	st	Z, r24
    1492:	02 c0       	rjmp	.+4      	; 0x1498 <DIO_enum_WritePort+0x7e>
				break;
			default :
				Local_enumErrStatus = DIO_enumChannelErr;
    1494:	81 e0       	ldi	r24, 0x01	; 1
    1496:	89 83       	std	Y+1, r24	; 0x01
				break;
		}
		return Local_enumErrStatus;	
    1498:	89 81       	ldd	r24, Y+1	; 0x01
}
    149a:	0f 90       	pop	r0
    149c:	0f 90       	pop	r0
    149e:	0f 90       	pop	r0
    14a0:	0f 90       	pop	r0
    14a2:	0f 90       	pop	r0
    14a4:	cf 91       	pop	r28
    14a6:	df 91       	pop	r29
    14a8:	08 95       	ret

000014aa <DIO_enum_ReadPort>:
DIO_enumErrStatus DIO_enum_ReadPort (u8 Copy_u8PORTId, pu8 Add_pu8PORTVal)
{
    14aa:	df 93       	push	r29
    14ac:	cf 93       	push	r28
    14ae:	00 d0       	rcall	.+0      	; 0x14b0 <DIO_enum_ReadPort+0x6>
    14b0:	00 d0       	rcall	.+0      	; 0x14b2 <DIO_enum_ReadPort+0x8>
    14b2:	00 d0       	rcall	.+0      	; 0x14b4 <DIO_enum_ReadPort+0xa>
    14b4:	cd b7       	in	r28, 0x3d	; 61
    14b6:	de b7       	in	r29, 0x3e	; 62
    14b8:	8a 83       	std	Y+2, r24	; 0x02
    14ba:	7c 83       	std	Y+4, r23	; 0x04
    14bc:	6b 83       	std	Y+3, r22	; 0x03
		DIO_enumErrStatus Local_enumErrStatus = DIO_enumOK;
    14be:	19 82       	std	Y+1, r1	; 0x01
		switch(Copy_u8PORTId)
    14c0:	8a 81       	ldd	r24, Y+2	; 0x02
    14c2:	28 2f       	mov	r18, r24
    14c4:	30 e0       	ldi	r19, 0x00	; 0
    14c6:	3e 83       	std	Y+6, r19	; 0x06
    14c8:	2d 83       	std	Y+5, r18	; 0x05
    14ca:	8d 81       	ldd	r24, Y+5	; 0x05
    14cc:	9e 81       	ldd	r25, Y+6	; 0x06
    14ce:	81 30       	cpi	r24, 0x01	; 1
    14d0:	91 05       	cpc	r25, r1
    14d2:	e1 f0       	breq	.+56     	; 0x150c <DIO_enum_ReadPort+0x62>
    14d4:	2d 81       	ldd	r18, Y+5	; 0x05
    14d6:	3e 81       	ldd	r19, Y+6	; 0x06
    14d8:	22 30       	cpi	r18, 0x02	; 2
    14da:	31 05       	cpc	r19, r1
    14dc:	2c f4       	brge	.+10     	; 0x14e8 <DIO_enum_ReadPort+0x3e>
    14de:	8d 81       	ldd	r24, Y+5	; 0x05
    14e0:	9e 81       	ldd	r25, Y+6	; 0x06
    14e2:	00 97       	sbiw	r24, 0x00	; 0
    14e4:	61 f0       	breq	.+24     	; 0x14fe <DIO_enum_ReadPort+0x54>
    14e6:	27 c0       	rjmp	.+78     	; 0x1536 <DIO_enum_ReadPort+0x8c>
    14e8:	2d 81       	ldd	r18, Y+5	; 0x05
    14ea:	3e 81       	ldd	r19, Y+6	; 0x06
    14ec:	22 30       	cpi	r18, 0x02	; 2
    14ee:	31 05       	cpc	r19, r1
    14f0:	a1 f0       	breq	.+40     	; 0x151a <DIO_enum_ReadPort+0x70>
    14f2:	8d 81       	ldd	r24, Y+5	; 0x05
    14f4:	9e 81       	ldd	r25, Y+6	; 0x06
    14f6:	83 30       	cpi	r24, 0x03	; 3
    14f8:	91 05       	cpc	r25, r1
    14fa:	b1 f0       	breq	.+44     	; 0x1528 <DIO_enum_ReadPort+0x7e>
    14fc:	1c c0       	rjmp	.+56     	; 0x1536 <DIO_enum_ReadPort+0x8c>
		{
			case DIO_u8PORTA:
					*Add_pu8PORTVal = PINA;
    14fe:	e9 e3       	ldi	r30, 0x39	; 57
    1500:	f0 e0       	ldi	r31, 0x00	; 0
    1502:	80 81       	ld	r24, Z
    1504:	eb 81       	ldd	r30, Y+3	; 0x03
    1506:	fc 81       	ldd	r31, Y+4	; 0x04
    1508:	80 83       	st	Z, r24
    150a:	17 c0       	rjmp	.+46     	; 0x153a <DIO_enum_ReadPort+0x90>
				break;
			case DIO_u8PORTB:
					*Add_pu8PORTVal = PINB;
    150c:	e6 e3       	ldi	r30, 0x36	; 54
    150e:	f0 e0       	ldi	r31, 0x00	; 0
    1510:	80 81       	ld	r24, Z
    1512:	eb 81       	ldd	r30, Y+3	; 0x03
    1514:	fc 81       	ldd	r31, Y+4	; 0x04
    1516:	80 83       	st	Z, r24
    1518:	10 c0       	rjmp	.+32     	; 0x153a <DIO_enum_ReadPort+0x90>
				break;
			case DIO_u8PORTC:
					*Add_pu8PORTVal = PINC;
    151a:	e3 e3       	ldi	r30, 0x33	; 51
    151c:	f0 e0       	ldi	r31, 0x00	; 0
    151e:	80 81       	ld	r24, Z
    1520:	eb 81       	ldd	r30, Y+3	; 0x03
    1522:	fc 81       	ldd	r31, Y+4	; 0x04
    1524:	80 83       	st	Z, r24
    1526:	09 c0       	rjmp	.+18     	; 0x153a <DIO_enum_ReadPort+0x90>
				break;
			case DIO_u8PORTD:
					*Add_pu8PORTVal = PIND;
    1528:	e0 e3       	ldi	r30, 0x30	; 48
    152a:	f0 e0       	ldi	r31, 0x00	; 0
    152c:	80 81       	ld	r24, Z
    152e:	eb 81       	ldd	r30, Y+3	; 0x03
    1530:	fc 81       	ldd	r31, Y+4	; 0x04
    1532:	80 83       	st	Z, r24
    1534:	02 c0       	rjmp	.+4      	; 0x153a <DIO_enum_ReadPort+0x90>
				break;
			default :
				Local_enumErrStatus = DIO_enumChannelErr;
    1536:	81 e0       	ldi	r24, 0x01	; 1
    1538:	89 83       	std	Y+1, r24	; 0x01
				break;
		}
		return Local_enumErrStatus;		
    153a:	89 81       	ldd	r24, Y+1	; 0x01
}
    153c:	26 96       	adiw	r28, 0x06	; 6
    153e:	0f b6       	in	r0, 0x3f	; 63
    1540:	f8 94       	cli
    1542:	de bf       	out	0x3e, r29	; 62
    1544:	0f be       	out	0x3f, r0	; 63
    1546:	cd bf       	out	0x3d, r28	; 61
    1548:	cf 91       	pop	r28
    154a:	df 91       	pop	r29
    154c:	08 95       	ret

0000154e <EEPROM_voidWriteByte>:

#include "I2C.h"
#include "PORT.h"
#include "DIO_int.h"
void EEPROM_voidWriteByte(u8 Copy_u8Data,u8 RegAddress)
{
    154e:	df 93       	push	r29
    1550:	cf 93       	push	r28
    1552:	00 d0       	rcall	.+0      	; 0x1554 <EEPROM_voidWriteByte+0x6>
    1554:	cd b7       	in	r28, 0x3d	; 61
    1556:	de b7       	in	r29, 0x3e	; 62
    1558:	89 83       	std	Y+1, r24	; 0x01
    155a:	6a 83       	std	Y+2, r22	; 0x02
	//I2C_voidTransmitStopCondition();
	I2C_voidTransmitStartCondition();
    155c:	0e 94 93 0c 	call	0x1926	; 0x1926 <I2C_voidTransmitStartCondition>
	I2C_voidMasterTransmitSlaveAddress(0b01010000, Write);
    1560:	80 e5       	ldi	r24, 0x50	; 80
    1562:	60 e0       	ldi	r22, 0x00	; 0
    1564:	0e 94 af 0c 	call	0x195e	; 0x195e <I2C_voidMasterTransmitSlaveAddress>
	I2C_voidMasterTransmitData(RegAddress);
    1568:	8a 81       	ldd	r24, Y+2	; 0x02
    156a:	0e 94 db 0c 	call	0x19b6	; 0x19b6 <I2C_voidMasterTransmitData>
	I2C_voidMasterTransmitData(Copy_u8Data);
    156e:	89 81       	ldd	r24, Y+1	; 0x01
    1570:	0e 94 db 0c 	call	0x19b6	; 0x19b6 <I2C_voidMasterTransmitData>
	//I2C_voidMasterTransmitData('H');
	//DIO_enum_WriteChannel(DIO_u8PORTAPIN0, DIO_u8High);
	I2C_voidTransmitStopCondition();
    1574:	0e 94 1e 0d 	call	0x1a3c	; 0x1a3c <I2C_voidTransmitStopCondition>
}
    1578:	0f 90       	pop	r0
    157a:	0f 90       	pop	r0
    157c:	cf 91       	pop	r28
    157e:	df 91       	pop	r29
    1580:	08 95       	ret

00001582 <EEPROM_voidReadByte>:
void EEPROM_voidReadByte(pu8 ptr_u8Data,u8 RegAddress)
{
    1582:	df 93       	push	r29
    1584:	cf 93       	push	r28
    1586:	00 d0       	rcall	.+0      	; 0x1588 <EEPROM_voidReadByte+0x6>
    1588:	0f 92       	push	r0
    158a:	cd b7       	in	r28, 0x3d	; 61
    158c:	de b7       	in	r29, 0x3e	; 62
    158e:	9a 83       	std	Y+2, r25	; 0x02
    1590:	89 83       	std	Y+1, r24	; 0x01
    1592:	6b 83       	std	Y+3, r22	; 0x03
	I2C_voidTransmitStartCondition();
    1594:	0e 94 93 0c 	call	0x1926	; 0x1926 <I2C_voidTransmitStartCondition>
	I2C_voidMasterTransmitSlaveAddress(0b01010000, Write);
    1598:	80 e5       	ldi	r24, 0x50	; 80
    159a:	60 e0       	ldi	r22, 0x00	; 0
    159c:	0e 94 af 0c 	call	0x195e	; 0x195e <I2C_voidMasterTransmitSlaveAddress>
	I2C_voidMasterTransmitData(RegAddress);
    15a0:	8b 81       	ldd	r24, Y+3	; 0x03
    15a2:	0e 94 db 0c 	call	0x19b6	; 0x19b6 <I2C_voidMasterTransmitData>
	I2C_voidTransmitStartCondition();
    15a6:	0e 94 93 0c 	call	0x1926	; 0x1926 <I2C_voidTransmitStartCondition>
	I2C_voidMasterTransmitSlaveAddress(0b01010000, Read);
    15aa:	80 e5       	ldi	r24, 0x50	; 80
    15ac:	61 e0       	ldi	r22, 0x01	; 1
    15ae:	0e 94 af 0c 	call	0x195e	; 0x195e <I2C_voidMasterTransmitSlaveAddress>
	I2C_voidMasterReadData(ptr_u8Data);
    15b2:	89 81       	ldd	r24, Y+1	; 0x01
    15b4:	9a 81       	ldd	r25, Y+2	; 0x02
    15b6:	0e 94 fa 0c 	call	0x19f4	; 0x19f4 <I2C_voidMasterReadData>
	I2C_voidTransmitStopCondition();
    15ba:	0e 94 1e 0d 	call	0x1a3c	; 0x1a3c <I2C_voidTransmitStopCondition>
}
    15be:	0f 90       	pop	r0
    15c0:	0f 90       	pop	r0
    15c2:	0f 90       	pop	r0
    15c4:	cf 91       	pop	r28
    15c6:	df 91       	pop	r29
    15c8:	08 95       	ret

000015ca <EXTI_voidInit>:
#include "GIE_int.h"

void(*EXTI_GLOBALFUNC[3])(void);

void EXTI_voidInit(void)
{
    15ca:	df 93       	push	r29
    15cc:	cf 93       	push	r28
    15ce:	cd b7       	in	r28, 0x3d	; 61
    15d0:	de b7       	in	r29, 0x3e	; 62

	EXTI_voidSetSignal(EXTI_CHOICE,Signal_Choice);
    15d2:	80 e0       	ldi	r24, 0x00	; 0
    15d4:	63 e0       	ldi	r22, 0x03	; 3
    15d6:	0e 94 61 0b 	call	0x16c2	; 0x16c2 <EXTI_voidSetSignal>
	EXTI_voidEnableInt(EXTI_CHOICE);
    15da:	80 e0       	ldi	r24, 0x00	; 0
    15dc:	0e 94 f3 0a 	call	0x15e6	; 0x15e6 <EXTI_voidEnableInt>
}
    15e0:	cf 91       	pop	r28
    15e2:	df 91       	pop	r29
    15e4:	08 95       	ret

000015e6 <EXTI_voidEnableInt>:
void EXTI_voidEnableInt(u8 Copy_u8IntID)
{
    15e6:	df 93       	push	r29
    15e8:	cf 93       	push	r28
    15ea:	00 d0       	rcall	.+0      	; 0x15ec <EXTI_voidEnableInt+0x6>
    15ec:	0f 92       	push	r0
    15ee:	cd b7       	in	r28, 0x3d	; 61
    15f0:	de b7       	in	r29, 0x3e	; 62
    15f2:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8IntID)
    15f4:	89 81       	ldd	r24, Y+1	; 0x01
    15f6:	28 2f       	mov	r18, r24
    15f8:	30 e0       	ldi	r19, 0x00	; 0
    15fa:	3b 83       	std	Y+3, r19	; 0x03
    15fc:	2a 83       	std	Y+2, r18	; 0x02
    15fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1600:	9b 81       	ldd	r25, Y+3	; 0x03
    1602:	81 30       	cpi	r24, 0x01	; 1
    1604:	91 05       	cpc	r25, r1
    1606:	89 f0       	breq	.+34     	; 0x162a <EXTI_voidEnableInt+0x44>
    1608:	2a 81       	ldd	r18, Y+2	; 0x02
    160a:	3b 81       	ldd	r19, Y+3	; 0x03
    160c:	22 30       	cpi	r18, 0x02	; 2
    160e:	31 05       	cpc	r19, r1
    1610:	a1 f0       	breq	.+40     	; 0x163a <EXTI_voidEnableInt+0x54>
    1612:	8a 81       	ldd	r24, Y+2	; 0x02
    1614:	9b 81       	ldd	r25, Y+3	; 0x03
    1616:	00 97       	sbiw	r24, 0x00	; 0
    1618:	b9 f4       	brne	.+46     	; 0x1648 <EXTI_voidEnableInt+0x62>
	{
		case EXTI0:
			SET_BIT(GICR,INT0);
    161a:	ab e5       	ldi	r26, 0x5B	; 91
    161c:	b0 e0       	ldi	r27, 0x00	; 0
    161e:	eb e5       	ldi	r30, 0x5B	; 91
    1620:	f0 e0       	ldi	r31, 0x00	; 0
    1622:	80 81       	ld	r24, Z
    1624:	80 64       	ori	r24, 0x40	; 64
    1626:	8c 93       	st	X, r24
    1628:	0f c0       	rjmp	.+30     	; 0x1648 <EXTI_voidEnableInt+0x62>
		break;
		case EXTI1:
			SET_BIT(GICR,INT1);
    162a:	ab e5       	ldi	r26, 0x5B	; 91
    162c:	b0 e0       	ldi	r27, 0x00	; 0
    162e:	eb e5       	ldi	r30, 0x5B	; 91
    1630:	f0 e0       	ldi	r31, 0x00	; 0
    1632:	80 81       	ld	r24, Z
    1634:	80 68       	ori	r24, 0x80	; 128
    1636:	8c 93       	st	X, r24
    1638:	07 c0       	rjmp	.+14     	; 0x1648 <EXTI_voidEnableInt+0x62>
		break;
		case EXTI2:
			SET_BIT(GICR,INT2);
    163a:	ab e5       	ldi	r26, 0x5B	; 91
    163c:	b0 e0       	ldi	r27, 0x00	; 0
    163e:	eb e5       	ldi	r30, 0x5B	; 91
    1640:	f0 e0       	ldi	r31, 0x00	; 0
    1642:	80 81       	ld	r24, Z
    1644:	80 62       	ori	r24, 0x20	; 32
    1646:	8c 93       	st	X, r24
		break;
	}
}
    1648:	0f 90       	pop	r0
    164a:	0f 90       	pop	r0
    164c:	0f 90       	pop	r0
    164e:	cf 91       	pop	r28
    1650:	df 91       	pop	r29
    1652:	08 95       	ret

00001654 <EXTI_voidDisableInt>:
void EXTI_voidDisableInt(u8 Copy_u8IntID)
{
    1654:	df 93       	push	r29
    1656:	cf 93       	push	r28
    1658:	00 d0       	rcall	.+0      	; 0x165a <EXTI_voidDisableInt+0x6>
    165a:	0f 92       	push	r0
    165c:	cd b7       	in	r28, 0x3d	; 61
    165e:	de b7       	in	r29, 0x3e	; 62
    1660:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8IntID)
    1662:	89 81       	ldd	r24, Y+1	; 0x01
    1664:	28 2f       	mov	r18, r24
    1666:	30 e0       	ldi	r19, 0x00	; 0
    1668:	3b 83       	std	Y+3, r19	; 0x03
    166a:	2a 83       	std	Y+2, r18	; 0x02
    166c:	8a 81       	ldd	r24, Y+2	; 0x02
    166e:	9b 81       	ldd	r25, Y+3	; 0x03
    1670:	81 30       	cpi	r24, 0x01	; 1
    1672:	91 05       	cpc	r25, r1
    1674:	89 f0       	breq	.+34     	; 0x1698 <EXTI_voidDisableInt+0x44>
    1676:	2a 81       	ldd	r18, Y+2	; 0x02
    1678:	3b 81       	ldd	r19, Y+3	; 0x03
    167a:	22 30       	cpi	r18, 0x02	; 2
    167c:	31 05       	cpc	r19, r1
    167e:	a1 f0       	breq	.+40     	; 0x16a8 <EXTI_voidDisableInt+0x54>
    1680:	8a 81       	ldd	r24, Y+2	; 0x02
    1682:	9b 81       	ldd	r25, Y+3	; 0x03
    1684:	00 97       	sbiw	r24, 0x00	; 0
    1686:	b9 f4       	brne	.+46     	; 0x16b6 <EXTI_voidDisableInt+0x62>
	{
		case EXTI0:
			CLR_BIT(GICR,INT0);
    1688:	ab e5       	ldi	r26, 0x5B	; 91
    168a:	b0 e0       	ldi	r27, 0x00	; 0
    168c:	eb e5       	ldi	r30, 0x5B	; 91
    168e:	f0 e0       	ldi	r31, 0x00	; 0
    1690:	80 81       	ld	r24, Z
    1692:	8f 7b       	andi	r24, 0xBF	; 191
    1694:	8c 93       	st	X, r24
    1696:	0f c0       	rjmp	.+30     	; 0x16b6 <EXTI_voidDisableInt+0x62>
		break;
		case EXTI1:
			CLR_BIT(GICR,INT1);
    1698:	ab e5       	ldi	r26, 0x5B	; 91
    169a:	b0 e0       	ldi	r27, 0x00	; 0
    169c:	eb e5       	ldi	r30, 0x5B	; 91
    169e:	f0 e0       	ldi	r31, 0x00	; 0
    16a0:	80 81       	ld	r24, Z
    16a2:	8f 77       	andi	r24, 0x7F	; 127
    16a4:	8c 93       	st	X, r24
    16a6:	07 c0       	rjmp	.+14     	; 0x16b6 <EXTI_voidDisableInt+0x62>
		break;
		case EXTI2:
			CLR_BIT(GICR,INT2);
    16a8:	ab e5       	ldi	r26, 0x5B	; 91
    16aa:	b0 e0       	ldi	r27, 0x00	; 0
    16ac:	eb e5       	ldi	r30, 0x5B	; 91
    16ae:	f0 e0       	ldi	r31, 0x00	; 0
    16b0:	80 81       	ld	r24, Z
    16b2:	8f 7d       	andi	r24, 0xDF	; 223
    16b4:	8c 93       	st	X, r24
		break;
	}	
}
    16b6:	0f 90       	pop	r0
    16b8:	0f 90       	pop	r0
    16ba:	0f 90       	pop	r0
    16bc:	cf 91       	pop	r28
    16be:	df 91       	pop	r29
    16c0:	08 95       	ret

000016c2 <EXTI_voidSetSignal>:
void EXTI_voidSetSignal(u8 Copy_u8IntID,u8 Copy_u8SignalID)
{
    16c2:	df 93       	push	r29
    16c4:	cf 93       	push	r28
    16c6:	00 d0       	rcall	.+0      	; 0x16c8 <EXTI_voidSetSignal+0x6>
    16c8:	00 d0       	rcall	.+0      	; 0x16ca <EXTI_voidSetSignal+0x8>
    16ca:	cd b7       	in	r28, 0x3d	; 61
    16cc:	de b7       	in	r29, 0x3e	; 62
    16ce:	89 83       	std	Y+1, r24	; 0x01
    16d0:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8IntID)
    16d2:	89 81       	ldd	r24, Y+1	; 0x01
    16d4:	28 2f       	mov	r18, r24
    16d6:	30 e0       	ldi	r19, 0x00	; 0
    16d8:	3c 83       	std	Y+4, r19	; 0x04
    16da:	2b 83       	std	Y+3, r18	; 0x03
    16dc:	8b 81       	ldd	r24, Y+3	; 0x03
    16de:	9c 81       	ldd	r25, Y+4	; 0x04
    16e0:	81 30       	cpi	r24, 0x01	; 1
    16e2:	91 05       	cpc	r25, r1
    16e4:	a1 f0       	breq	.+40     	; 0x170e <EXTI_voidSetSignal+0x4c>
    16e6:	2b 81       	ldd	r18, Y+3	; 0x03
    16e8:	3c 81       	ldd	r19, Y+4	; 0x04
    16ea:	22 30       	cpi	r18, 0x02	; 2
    16ec:	31 05       	cpc	r19, r1
    16ee:	01 f1       	breq	.+64     	; 0x1730 <EXTI_voidSetSignal+0x6e>
    16f0:	8b 81       	ldd	r24, Y+3	; 0x03
    16f2:	9c 81       	ldd	r25, Y+4	; 0x04
    16f4:	00 97       	sbiw	r24, 0x00	; 0
    16f6:	89 f5       	brne	.+98     	; 0x175a <EXTI_voidSetSignal+0x98>
	{
		case EXTI0:
			MCUCR =((MCUCR &0b11111100)|Copy_u8SignalID);
    16f8:	a5 e5       	ldi	r26, 0x55	; 85
    16fa:	b0 e0       	ldi	r27, 0x00	; 0
    16fc:	e5 e5       	ldi	r30, 0x55	; 85
    16fe:	f0 e0       	ldi	r31, 0x00	; 0
    1700:	80 81       	ld	r24, Z
    1702:	98 2f       	mov	r25, r24
    1704:	9c 7f       	andi	r25, 0xFC	; 252
    1706:	8a 81       	ldd	r24, Y+2	; 0x02
    1708:	89 2b       	or	r24, r25
    170a:	8c 93       	st	X, r24
    170c:	26 c0       	rjmp	.+76     	; 0x175a <EXTI_voidSetSignal+0x98>
		break;
		case EXTI1:
			MCUCR =((MCUCR &0b11110011)|(Copy_u8SignalID<<2));
    170e:	a5 e5       	ldi	r26, 0x55	; 85
    1710:	b0 e0       	ldi	r27, 0x00	; 0
    1712:	e5 e5       	ldi	r30, 0x55	; 85
    1714:	f0 e0       	ldi	r31, 0x00	; 0
    1716:	80 81       	ld	r24, Z
    1718:	28 2f       	mov	r18, r24
    171a:	23 7f       	andi	r18, 0xF3	; 243
    171c:	8a 81       	ldd	r24, Y+2	; 0x02
    171e:	88 2f       	mov	r24, r24
    1720:	90 e0       	ldi	r25, 0x00	; 0
    1722:	88 0f       	add	r24, r24
    1724:	99 1f       	adc	r25, r25
    1726:	88 0f       	add	r24, r24
    1728:	99 1f       	adc	r25, r25
    172a:	82 2b       	or	r24, r18
    172c:	8c 93       	st	X, r24
    172e:	15 c0       	rjmp	.+42     	; 0x175a <EXTI_voidSetSignal+0x98>
		break;
		case EXTI2:
			if(Copy_u8SignalID == FALLING_EDGE)
    1730:	8a 81       	ldd	r24, Y+2	; 0x02
    1732:	82 30       	cpi	r24, 0x02	; 2
    1734:	41 f4       	brne	.+16     	; 0x1746 <EXTI_voidSetSignal+0x84>
			{
				CLR_BIT(MCUCR,ISC2);
    1736:	a5 e5       	ldi	r26, 0x55	; 85
    1738:	b0 e0       	ldi	r27, 0x00	; 0
    173a:	e5 e5       	ldi	r30, 0x55	; 85
    173c:	f0 e0       	ldi	r31, 0x00	; 0
    173e:	80 81       	ld	r24, Z
    1740:	8f 7d       	andi	r24, 0xDF	; 223
    1742:	8c 93       	st	X, r24
    1744:	0a c0       	rjmp	.+20     	; 0x175a <EXTI_voidSetSignal+0x98>
			}
			else if(Copy_u8SignalID == RISING_EDGE)
    1746:	8a 81       	ldd	r24, Y+2	; 0x02
    1748:	83 30       	cpi	r24, 0x03	; 3
    174a:	39 f4       	brne	.+14     	; 0x175a <EXTI_voidSetSignal+0x98>
			{
				SET_BIT(MCUCR,ISC2);
    174c:	a5 e5       	ldi	r26, 0x55	; 85
    174e:	b0 e0       	ldi	r27, 0x00	; 0
    1750:	e5 e5       	ldi	r30, 0x55	; 85
    1752:	f0 e0       	ldi	r31, 0x00	; 0
    1754:	80 81       	ld	r24, Z
    1756:	80 62       	ori	r24, 0x20	; 32
    1758:	8c 93       	st	X, r24
			}
			else
			{}
		break;
	}	
}
    175a:	0f 90       	pop	r0
    175c:	0f 90       	pop	r0
    175e:	0f 90       	pop	r0
    1760:	0f 90       	pop	r0
    1762:	cf 91       	pop	r28
    1764:	df 91       	pop	r29
    1766:	08 95       	ret

00001768 <EXTI_voidSetCallBack>:
void EXTI_voidSetCallBack(u8 Copy_u8IntID, void(*PTR)(void))
{
    1768:	df 93       	push	r29
    176a:	cf 93       	push	r28
    176c:	00 d0       	rcall	.+0      	; 0x176e <EXTI_voidSetCallBack+0x6>
    176e:	0f 92       	push	r0
    1770:	cd b7       	in	r28, 0x3d	; 61
    1772:	de b7       	in	r29, 0x3e	; 62
    1774:	89 83       	std	Y+1, r24	; 0x01
    1776:	7b 83       	std	Y+3, r23	; 0x03
    1778:	6a 83       	std	Y+2, r22	; 0x02
	EXTI_GLOBALFUNC[Copy_u8IntID] = PTR;
    177a:	89 81       	ldd	r24, Y+1	; 0x01
    177c:	88 2f       	mov	r24, r24
    177e:	90 e0       	ldi	r25, 0x00	; 0
    1780:	88 0f       	add	r24, r24
    1782:	99 1f       	adc	r25, r25
    1784:	fc 01       	movw	r30, r24
    1786:	e9 56       	subi	r30, 0x69	; 105
    1788:	fe 4f       	sbci	r31, 0xFE	; 254
    178a:	8a 81       	ldd	r24, Y+2	; 0x02
    178c:	9b 81       	ldd	r25, Y+3	; 0x03
    178e:	91 83       	std	Z+1, r25	; 0x01
    1790:	80 83       	st	Z, r24
}
    1792:	0f 90       	pop	r0
    1794:	0f 90       	pop	r0
    1796:	0f 90       	pop	r0
    1798:	cf 91       	pop	r28
    179a:	df 91       	pop	r29
    179c:	08 95       	ret

0000179e <__vector_1>:
void __vector_1 (void) {
    179e:	1f 92       	push	r1
    17a0:	0f 92       	push	r0
    17a2:	0f b6       	in	r0, 0x3f	; 63
    17a4:	0f 92       	push	r0
    17a6:	11 24       	eor	r1, r1
    17a8:	2f 93       	push	r18
    17aa:	3f 93       	push	r19
    17ac:	4f 93       	push	r20
    17ae:	5f 93       	push	r21
    17b0:	6f 93       	push	r22
    17b2:	7f 93       	push	r23
    17b4:	8f 93       	push	r24
    17b6:	9f 93       	push	r25
    17b8:	af 93       	push	r26
    17ba:	bf 93       	push	r27
    17bc:	ef 93       	push	r30
    17be:	ff 93       	push	r31
    17c0:	df 93       	push	r29
    17c2:	cf 93       	push	r28
    17c4:	cd b7       	in	r28, 0x3d	; 61
    17c6:	de b7       	in	r29, 0x3e	; 62
	EXTI_GLOBALFUNC[0]();
    17c8:	e0 91 97 01 	lds	r30, 0x0197
    17cc:	f0 91 98 01 	lds	r31, 0x0198
    17d0:	09 95       	icall
}
    17d2:	cf 91       	pop	r28
    17d4:	df 91       	pop	r29
    17d6:	ff 91       	pop	r31
    17d8:	ef 91       	pop	r30
    17da:	bf 91       	pop	r27
    17dc:	af 91       	pop	r26
    17de:	9f 91       	pop	r25
    17e0:	8f 91       	pop	r24
    17e2:	7f 91       	pop	r23
    17e4:	6f 91       	pop	r22
    17e6:	5f 91       	pop	r21
    17e8:	4f 91       	pop	r20
    17ea:	3f 91       	pop	r19
    17ec:	2f 91       	pop	r18
    17ee:	0f 90       	pop	r0
    17f0:	0f be       	out	0x3f, r0	; 63
    17f2:	0f 90       	pop	r0
    17f4:	1f 90       	pop	r1
    17f6:	18 95       	reti

000017f8 <__vector_2>:

void __vector_2 (void) {
    17f8:	1f 92       	push	r1
    17fa:	0f 92       	push	r0
    17fc:	0f b6       	in	r0, 0x3f	; 63
    17fe:	0f 92       	push	r0
    1800:	11 24       	eor	r1, r1
    1802:	2f 93       	push	r18
    1804:	3f 93       	push	r19
    1806:	4f 93       	push	r20
    1808:	5f 93       	push	r21
    180a:	6f 93       	push	r22
    180c:	7f 93       	push	r23
    180e:	8f 93       	push	r24
    1810:	9f 93       	push	r25
    1812:	af 93       	push	r26
    1814:	bf 93       	push	r27
    1816:	ef 93       	push	r30
    1818:	ff 93       	push	r31
    181a:	df 93       	push	r29
    181c:	cf 93       	push	r28
    181e:	cd b7       	in	r28, 0x3d	; 61
    1820:	de b7       	in	r29, 0x3e	; 62
	EXTI_GLOBALFUNC[1]();
    1822:	e0 91 99 01 	lds	r30, 0x0199
    1826:	f0 91 9a 01 	lds	r31, 0x019A
    182a:	09 95       	icall
}
    182c:	cf 91       	pop	r28
    182e:	df 91       	pop	r29
    1830:	ff 91       	pop	r31
    1832:	ef 91       	pop	r30
    1834:	bf 91       	pop	r27
    1836:	af 91       	pop	r26
    1838:	9f 91       	pop	r25
    183a:	8f 91       	pop	r24
    183c:	7f 91       	pop	r23
    183e:	6f 91       	pop	r22
    1840:	5f 91       	pop	r21
    1842:	4f 91       	pop	r20
    1844:	3f 91       	pop	r19
    1846:	2f 91       	pop	r18
    1848:	0f 90       	pop	r0
    184a:	0f be       	out	0x3f, r0	; 63
    184c:	0f 90       	pop	r0
    184e:	1f 90       	pop	r1
    1850:	18 95       	reti

00001852 <__vector_3>:

void __vector_3 (void) {
    1852:	1f 92       	push	r1
    1854:	0f 92       	push	r0
    1856:	0f b6       	in	r0, 0x3f	; 63
    1858:	0f 92       	push	r0
    185a:	11 24       	eor	r1, r1
    185c:	2f 93       	push	r18
    185e:	3f 93       	push	r19
    1860:	4f 93       	push	r20
    1862:	5f 93       	push	r21
    1864:	6f 93       	push	r22
    1866:	7f 93       	push	r23
    1868:	8f 93       	push	r24
    186a:	9f 93       	push	r25
    186c:	af 93       	push	r26
    186e:	bf 93       	push	r27
    1870:	ef 93       	push	r30
    1872:	ff 93       	push	r31
    1874:	df 93       	push	r29
    1876:	cf 93       	push	r28
    1878:	cd b7       	in	r28, 0x3d	; 61
    187a:	de b7       	in	r29, 0x3e	; 62
	EXTI_GLOBALFUNC[2]();
    187c:	e0 91 9b 01 	lds	r30, 0x019B
    1880:	f0 91 9c 01 	lds	r31, 0x019C
    1884:	09 95       	icall
}
    1886:	cf 91       	pop	r28
    1888:	df 91       	pop	r29
    188a:	ff 91       	pop	r31
    188c:	ef 91       	pop	r30
    188e:	bf 91       	pop	r27
    1890:	af 91       	pop	r26
    1892:	9f 91       	pop	r25
    1894:	8f 91       	pop	r24
    1896:	7f 91       	pop	r23
    1898:	6f 91       	pop	r22
    189a:	5f 91       	pop	r21
    189c:	4f 91       	pop	r20
    189e:	3f 91       	pop	r19
    18a0:	2f 91       	pop	r18
    18a2:	0f 90       	pop	r0
    18a4:	0f be       	out	0x3f, r0	; 63
    18a6:	0f 90       	pop	r0
    18a8:	1f 90       	pop	r1
    18aa:	18 95       	reti

000018ac <M_GIE_void_EnableGlobalInterrupt>:
#include "GIE_reg.h"

/*
 * Public Function Definition 
 */
void M_GIE_void_EnableGlobalInterrupt(void) {
    18ac:	df 93       	push	r29
    18ae:	cf 93       	push	r28
    18b0:	cd b7       	in	r28, 0x3d	; 61
    18b2:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,I);
    18b4:	af e5       	ldi	r26, 0x5F	; 95
    18b6:	b0 e0       	ldi	r27, 0x00	; 0
    18b8:	ef e5       	ldi	r30, 0x5F	; 95
    18ba:	f0 e0       	ldi	r31, 0x00	; 0
    18bc:	80 81       	ld	r24, Z
    18be:	80 68       	ori	r24, 0x80	; 128
    18c0:	8c 93       	st	X, r24
}
    18c2:	cf 91       	pop	r28
    18c4:	df 91       	pop	r29
    18c6:	08 95       	ret

000018c8 <M_GIE_void_DisableGlobalInterrupt>:
void M_GIE_void_DisableGlobalInterrupt(void) {
    18c8:	df 93       	push	r29
    18ca:	cf 93       	push	r28
    18cc:	cd b7       	in	r28, 0x3d	; 61
    18ce:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,I);
    18d0:	af e5       	ldi	r26, 0x5F	; 95
    18d2:	b0 e0       	ldi	r27, 0x00	; 0
    18d4:	ef e5       	ldi	r30, 0x5F	; 95
    18d6:	f0 e0       	ldi	r31, 0x00	; 0
    18d8:	80 81       	ld	r24, Z
    18da:	8f 77       	andi	r24, 0x7F	; 127
    18dc:	8c 93       	st	X, r24
}
    18de:	cf 91       	pop	r28
    18e0:	df 91       	pop	r29
    18e2:	08 95       	ret

000018e4 <I2C_voidInit>:
#include "I2C_cfg.h"
#include "PORT.h"
#include "DIO_int.h"

void I2C_voidInit(void)
{
    18e4:	df 93       	push	r29
    18e6:	cf 93       	push	r28
    18e8:	cd b7       	in	r28, 0x3d	; 61
    18ea:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TWSR,0);
    18ec:	a1 e2       	ldi	r26, 0x21	; 33
    18ee:	b0 e0       	ldi	r27, 0x00	; 0
    18f0:	e1 e2       	ldi	r30, 0x21	; 33
    18f2:	f0 e0       	ldi	r31, 0x00	; 0
    18f4:	80 81       	ld	r24, Z
    18f6:	8e 7f       	andi	r24, 0xFE	; 254
    18f8:	8c 93       	st	X, r24
	CLR_BIT(TWSR,0);
    18fa:	a1 e2       	ldi	r26, 0x21	; 33
    18fc:	b0 e0       	ldi	r27, 0x00	; 0
    18fe:	e1 e2       	ldi	r30, 0x21	; 33
    1900:	f0 e0       	ldi	r31, 0x00	; 0
    1902:	80 81       	ld	r24, Z
    1904:	8e 7f       	andi	r24, 0xFE	; 254
    1906:	8c 93       	st	X, r24
	
	TWBR = 2;
    1908:	e0 e2       	ldi	r30, 0x20	; 32
    190a:	f0 e0       	ldi	r31, 0x00	; 0
    190c:	82 e0       	ldi	r24, 0x02	; 2
    190e:	80 83       	st	Z, r24
	TWAR = 0x02;
    1910:	e2 e2       	ldi	r30, 0x22	; 34
    1912:	f0 e0       	ldi	r31, 0x00	; 0
    1914:	82 e0       	ldi	r24, 0x02	; 2
    1916:	80 83       	st	Z, r24
	TWCR = 0x44;
    1918:	e6 e5       	ldi	r30, 0x56	; 86
    191a:	f0 e0       	ldi	r31, 0x00	; 0
    191c:	84 e4       	ldi	r24, 0x44	; 68
    191e:	80 83       	st	Z, r24
}
    1920:	cf 91       	pop	r28
    1922:	df 91       	pop	r29
    1924:	08 95       	ret

00001926 <I2C_voidTransmitStartCondition>:
void I2C_voidTransmitStartCondition(void)
{
    1926:	df 93       	push	r29
    1928:	cf 93       	push	r28
    192a:	0f 92       	push	r0
    192c:	cd b7       	in	r28, 0x3d	; 61
    192e:	de b7       	in	r29, 0x3e	; 62
	u8 TWCR_reg = 0;
    1930:	19 82       	std	Y+1, r1	; 0x01
	SET_BIT(TWCR_reg,2);
    1932:	89 81       	ldd	r24, Y+1	; 0x01
    1934:	84 60       	ori	r24, 0x04	; 4
    1936:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(TWCR_reg,7);
    1938:	89 81       	ldd	r24, Y+1	; 0x01
    193a:	80 68       	ori	r24, 0x80	; 128
    193c:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(TWCR_reg,5);
    193e:	89 81       	ldd	r24, Y+1	; 0x01
    1940:	80 62       	ori	r24, 0x20	; 32
    1942:	89 83       	std	Y+1, r24	; 0x01
	TWCR = TWCR_reg;
    1944:	e6 e5       	ldi	r30, 0x56	; 86
    1946:	f0 e0       	ldi	r31, 0x00	; 0
    1948:	89 81       	ldd	r24, Y+1	; 0x01
    194a:	80 83       	st	Z, r24
	while(GET_BIT(TWCR,7) == 0);
    194c:	e6 e5       	ldi	r30, 0x56	; 86
    194e:	f0 e0       	ldi	r31, 0x00	; 0
    1950:	80 81       	ld	r24, Z
    1952:	88 23       	and	r24, r24
    1954:	dc f7       	brge	.-10     	; 0x194c <I2C_voidTransmitStartCondition+0x26>
	//DIO_enum_WriteChannel(DIO_u8PORTAPIN0, DIO_u8High);
}
    1956:	0f 90       	pop	r0
    1958:	cf 91       	pop	r28
    195a:	df 91       	pop	r29
    195c:	08 95       	ret

0000195e <I2C_voidMasterTransmitSlaveAddress>:
void I2C_voidMasterTransmitSlaveAddress(u8 Copy_u8SlaveAddress, u8 Copy_u8SignalStatus)
{
    195e:	df 93       	push	r29
    1960:	cf 93       	push	r28
    1962:	00 d0       	rcall	.+0      	; 0x1964 <I2C_voidMasterTransmitSlaveAddress+0x6>
    1964:	00 d0       	rcall	.+0      	; 0x1966 <I2C_voidMasterTransmitSlaveAddress+0x8>
    1966:	cd b7       	in	r28, 0x3d	; 61
    1968:	de b7       	in	r29, 0x3e	; 62
    196a:	8b 83       	std	Y+3, r24	; 0x03
    196c:	6c 83       	std	Y+4, r22	; 0x04
	u8 TWCR_reg = 0;
    196e:	1a 82       	std	Y+2, r1	; 0x02
	SET_BIT(TWCR_reg,2);
    1970:	8a 81       	ldd	r24, Y+2	; 0x02
    1972:	84 60       	ori	r24, 0x04	; 4
    1974:	8a 83       	std	Y+2, r24	; 0x02
	SET_BIT(TWCR_reg,7);
    1976:	8a 81       	ldd	r24, Y+2	; 0x02
    1978:	80 68       	ori	r24, 0x80	; 128
    197a:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Address = (Copy_u8SlaveAddress<<1)|Copy_u8SignalStatus;
    197c:	8b 81       	ldd	r24, Y+3	; 0x03
    197e:	88 2f       	mov	r24, r24
    1980:	90 e0       	ldi	r25, 0x00	; 0
    1982:	88 0f       	add	r24, r24
    1984:	99 1f       	adc	r25, r25
    1986:	98 2f       	mov	r25, r24
    1988:	8c 81       	ldd	r24, Y+4	; 0x04
    198a:	89 2b       	or	r24, r25
    198c:	89 83       	std	Y+1, r24	; 0x01
	TWDR = Local_u8Address;
    198e:	e3 e2       	ldi	r30, 0x23	; 35
    1990:	f0 e0       	ldi	r31, 0x00	; 0
    1992:	89 81       	ldd	r24, Y+1	; 0x01
    1994:	80 83       	st	Z, r24
	TWCR = TWCR_reg;
    1996:	e6 e5       	ldi	r30, 0x56	; 86
    1998:	f0 e0       	ldi	r31, 0x00	; 0
    199a:	8a 81       	ldd	r24, Y+2	; 0x02
    199c:	80 83       	st	Z, r24
	while(GET_BIT(TWCR,7) == 0);
    199e:	e6 e5       	ldi	r30, 0x56	; 86
    19a0:	f0 e0       	ldi	r31, 0x00	; 0
    19a2:	80 81       	ld	r24, Z
    19a4:	88 23       	and	r24, r24
    19a6:	dc f7       	brge	.-10     	; 0x199e <I2C_voidMasterTransmitSlaveAddress+0x40>
	//DIO_enum_WriteChannel(DIO_u8PORTAPIN0, DIO_u8High);

}
    19a8:	0f 90       	pop	r0
    19aa:	0f 90       	pop	r0
    19ac:	0f 90       	pop	r0
    19ae:	0f 90       	pop	r0
    19b0:	cf 91       	pop	r28
    19b2:	df 91       	pop	r29
    19b4:	08 95       	ret

000019b6 <I2C_voidMasterTransmitData>:
void I2C_voidMasterTransmitData(u8 Copy_u8Data)
{
    19b6:	df 93       	push	r29
    19b8:	cf 93       	push	r28
    19ba:	00 d0       	rcall	.+0      	; 0x19bc <I2C_voidMasterTransmitData+0x6>
    19bc:	cd b7       	in	r28, 0x3d	; 61
    19be:	de b7       	in	r29, 0x3e	; 62
    19c0:	8a 83       	std	Y+2, r24	; 0x02
	u8 TWCR_reg = 0;
    19c2:	19 82       	std	Y+1, r1	; 0x01
	SET_BIT(TWCR_reg,2);
    19c4:	89 81       	ldd	r24, Y+1	; 0x01
    19c6:	84 60       	ori	r24, 0x04	; 4
    19c8:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(TWCR_reg,7);
    19ca:	89 81       	ldd	r24, Y+1	; 0x01
    19cc:	80 68       	ori	r24, 0x80	; 128
    19ce:	89 83       	std	Y+1, r24	; 0x01
	TWDR = Copy_u8Data;
    19d0:	e3 e2       	ldi	r30, 0x23	; 35
    19d2:	f0 e0       	ldi	r31, 0x00	; 0
    19d4:	8a 81       	ldd	r24, Y+2	; 0x02
    19d6:	80 83       	st	Z, r24
	TWCR = TWCR_reg;
    19d8:	e6 e5       	ldi	r30, 0x56	; 86
    19da:	f0 e0       	ldi	r31, 0x00	; 0
    19dc:	89 81       	ldd	r24, Y+1	; 0x01
    19de:	80 83       	st	Z, r24
	while(GET_BIT(TWCR,7) == 0);
    19e0:	e6 e5       	ldi	r30, 0x56	; 86
    19e2:	f0 e0       	ldi	r31, 0x00	; 0
    19e4:	80 81       	ld	r24, Z
    19e6:	88 23       	and	r24, r24
    19e8:	dc f7       	brge	.-10     	; 0x19e0 <I2C_voidMasterTransmitData+0x2a>
	//DIO_enum_WriteChannel(DIO_u8PORTAPIN0, DIO_u8High);
}
    19ea:	0f 90       	pop	r0
    19ec:	0f 90       	pop	r0
    19ee:	cf 91       	pop	r28
    19f0:	df 91       	pop	r29
    19f2:	08 95       	ret

000019f4 <I2C_voidMasterReadData>:
void I2C_voidMasterReadData(pu8 Ptr_pu8ReadData)
{
    19f4:	df 93       	push	r29
    19f6:	cf 93       	push	r28
    19f8:	00 d0       	rcall	.+0      	; 0x19fa <I2C_voidMasterReadData+0x6>
    19fa:	0f 92       	push	r0
    19fc:	cd b7       	in	r28, 0x3d	; 61
    19fe:	de b7       	in	r29, 0x3e	; 62
    1a00:	9b 83       	std	Y+3, r25	; 0x03
    1a02:	8a 83       	std	Y+2, r24	; 0x02
	u8 TWCR_reg = 0;
    1a04:	19 82       	std	Y+1, r1	; 0x01
	SET_BIT(TWCR_reg,2);
    1a06:	89 81       	ldd	r24, Y+1	; 0x01
    1a08:	84 60       	ori	r24, 0x04	; 4
    1a0a:	89 83       	std	Y+1, r24	; 0x01
	//SET_BIT(TWCR_reg,6);
	SET_BIT(TWCR_reg,7);
    1a0c:	89 81       	ldd	r24, Y+1	; 0x01
    1a0e:	80 68       	ori	r24, 0x80	; 128
    1a10:	89 83       	std	Y+1, r24	; 0x01
	TWCR = TWCR_reg;
    1a12:	e6 e5       	ldi	r30, 0x56	; 86
    1a14:	f0 e0       	ldi	r31, 0x00	; 0
    1a16:	89 81       	ldd	r24, Y+1	; 0x01
    1a18:	80 83       	st	Z, r24
	while(GET_BIT(TWCR,7) == 0);
    1a1a:	e6 e5       	ldi	r30, 0x56	; 86
    1a1c:	f0 e0       	ldi	r31, 0x00	; 0
    1a1e:	80 81       	ld	r24, Z
    1a20:	88 23       	and	r24, r24
    1a22:	dc f7       	brge	.-10     	; 0x1a1a <I2C_voidMasterReadData+0x26>
	*Ptr_pu8ReadData = TWDR;
    1a24:	e3 e2       	ldi	r30, 0x23	; 35
    1a26:	f0 e0       	ldi	r31, 0x00	; 0
    1a28:	80 81       	ld	r24, Z
    1a2a:	ea 81       	ldd	r30, Y+2	; 0x02
    1a2c:	fb 81       	ldd	r31, Y+3	; 0x03
    1a2e:	80 83       	st	Z, r24
}
    1a30:	0f 90       	pop	r0
    1a32:	0f 90       	pop	r0
    1a34:	0f 90       	pop	r0
    1a36:	cf 91       	pop	r28
    1a38:	df 91       	pop	r29
    1a3a:	08 95       	ret

00001a3c <I2C_voidTransmitStopCondition>:
void I2C_voidTransmitStopCondition(void)
{
    1a3c:	df 93       	push	r29
    1a3e:	cf 93       	push	r28
    1a40:	0f 92       	push	r0
    1a42:	cd b7       	in	r28, 0x3d	; 61
    1a44:	de b7       	in	r29, 0x3e	; 62
	u8 TWCR_reg = 0;
    1a46:	19 82       	std	Y+1, r1	; 0x01
	SET_BIT(TWCR_reg,2);
    1a48:	89 81       	ldd	r24, Y+1	; 0x01
    1a4a:	84 60       	ori	r24, 0x04	; 4
    1a4c:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(TWCR_reg,7);
    1a4e:	89 81       	ldd	r24, Y+1	; 0x01
    1a50:	80 68       	ori	r24, 0x80	; 128
    1a52:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(TWCR_reg,4);
    1a54:	89 81       	ldd	r24, Y+1	; 0x01
    1a56:	80 61       	ori	r24, 0x10	; 16
    1a58:	89 83       	std	Y+1, r24	; 0x01
	TWCR = TWCR_reg;
    1a5a:	e6 e5       	ldi	r30, 0x56	; 86
    1a5c:	f0 e0       	ldi	r31, 0x00	; 0
    1a5e:	89 81       	ldd	r24, Y+1	; 0x01
    1a60:	80 83       	st	Z, r24
	while(GET_BIT(TWCR,4) == 1);
    1a62:	e6 e5       	ldi	r30, 0x56	; 86
    1a64:	f0 e0       	ldi	r31, 0x00	; 0
    1a66:	80 81       	ld	r24, Z
    1a68:	82 95       	swap	r24
    1a6a:	8f 70       	andi	r24, 0x0F	; 15
    1a6c:	88 2f       	mov	r24, r24
    1a6e:	90 e0       	ldi	r25, 0x00	; 0
    1a70:	81 70       	andi	r24, 0x01	; 1
    1a72:	90 70       	andi	r25, 0x00	; 0
    1a74:	88 23       	and	r24, r24
    1a76:	a9 f7       	brne	.-22     	; 0x1a62 <I2C_voidTransmitStopCondition+0x26>
	DIO_enum_WriteChannel(DIO_u8PORTAPIN0, DIO_u8High);
    1a78:	80 e0       	ldi	r24, 0x00	; 0
    1a7a:	61 e0       	ldi	r22, 0x01	; 1
    1a7c:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
	SET_BIT(TWCR,7);
    1a80:	a6 e5       	ldi	r26, 0x56	; 86
    1a82:	b0 e0       	ldi	r27, 0x00	; 0
    1a84:	e6 e5       	ldi	r30, 0x56	; 86
    1a86:	f0 e0       	ldi	r31, 0x00	; 0
    1a88:	80 81       	ld	r24, Z
    1a8a:	80 68       	ori	r24, 0x80	; 128
    1a8c:	8c 93       	st	X, r24
}
    1a8e:	0f 90       	pop	r0
    1a90:	cf 91       	pop	r28
    1a92:	df 91       	pop	r29
    1a94:	08 95       	ret

00001a96 <KEYPAD_voidInit>:
#include "DIO_int.h"
#include "KEYPAD_int.h"
#include "KEYPAD_cfg.h"
#include "KEYPAD_prv.h"
void KEYPAD_voidInit(void)
{
    1a96:	df 93       	push	r29
    1a98:	cf 93       	push	r28
    1a9a:	cd b7       	in	r28, 0x3d	; 61
    1a9c:	de b7       	in	r29, 0x3e	; 62
	PORT_enumSET_PINDirection(ROW0PIN, PORT_u8PINDIR_OUTPUT);
    1a9e:	85 e1       	ldi	r24, 0x15	; 21
    1aa0:	61 e0       	ldi	r22, 0x01	; 1
    1aa2:	0e 94 3f 16 	call	0x2c7e	; 0x2c7e <PORT_enumSET_PINDirection>
	PORT_enumSET_PINDirection(ROW1PIN, PORT_u8PINDIR_OUTPUT);
    1aa6:	84 e1       	ldi	r24, 0x14	; 20
    1aa8:	61 e0       	ldi	r22, 0x01	; 1
    1aaa:	0e 94 3f 16 	call	0x2c7e	; 0x2c7e <PORT_enumSET_PINDirection>
	PORT_enumSET_PINDirection(ROW2PIN, PORT_u8PINDIR_OUTPUT);
    1aae:	83 e1       	ldi	r24, 0x13	; 19
    1ab0:	61 e0       	ldi	r22, 0x01	; 1
    1ab2:	0e 94 3f 16 	call	0x2c7e	; 0x2c7e <PORT_enumSET_PINDirection>
	PORT_enumSET_PINDirection(ROW3PIN, PORT_u8PINDIR_OUTPUT);
    1ab6:	82 e1       	ldi	r24, 0x12	; 18
    1ab8:	61 e0       	ldi	r22, 0x01	; 1
    1aba:	0e 94 3f 16 	call	0x2c7e	; 0x2c7e <PORT_enumSET_PINDirection>
	
	PORT_enumSET_PINMODE(ROW0PIN, PORT_u8PINMODE_OUTPUT_HIGH);
    1abe:	85 e1       	ldi	r24, 0x15	; 21
    1ac0:	61 e0       	ldi	r22, 0x01	; 1
    1ac2:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <PORT_enumSET_PINMODE>
	PORT_enumSET_PINMODE(ROW1PIN, PORT_u8PINMODE_OUTPUT_HIGH);
    1ac6:	84 e1       	ldi	r24, 0x14	; 20
    1ac8:	61 e0       	ldi	r22, 0x01	; 1
    1aca:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <PORT_enumSET_PINMODE>
	PORT_enumSET_PINMODE(ROW2PIN, PORT_u8PINMODE_OUTPUT_HIGH);
    1ace:	83 e1       	ldi	r24, 0x13	; 19
    1ad0:	61 e0       	ldi	r22, 0x01	; 1
    1ad2:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <PORT_enumSET_PINMODE>
	PORT_enumSET_PINMODE(ROW3PIN, PORT_u8PINMODE_OUTPUT_HIGH);
    1ad6:	82 e1       	ldi	r24, 0x12	; 18
    1ad8:	61 e0       	ldi	r22, 0x01	; 1
    1ada:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <PORT_enumSET_PINMODE>
	
	PORT_enumSET_PINDirection(COLOUMN0PIN, PORT_u8PINDIR_INPUT);
    1ade:	8f e1       	ldi	r24, 0x1F	; 31
    1ae0:	60 e0       	ldi	r22, 0x00	; 0
    1ae2:	0e 94 3f 16 	call	0x2c7e	; 0x2c7e <PORT_enumSET_PINDirection>
	PORT_enumSET_PINDirection(COLOUMN1PIN, PORT_u8PINDIR_INPUT);
    1ae6:	8e e1       	ldi	r24, 0x1E	; 30
    1ae8:	60 e0       	ldi	r22, 0x00	; 0
    1aea:	0e 94 3f 16 	call	0x2c7e	; 0x2c7e <PORT_enumSET_PINDirection>
	PORT_enumSET_PINDirection(COLOUMN2PIN, PORT_u8PINDIR_INPUT);
    1aee:	8d e1       	ldi	r24, 0x1D	; 29
    1af0:	60 e0       	ldi	r22, 0x00	; 0
    1af2:	0e 94 3f 16 	call	0x2c7e	; 0x2c7e <PORT_enumSET_PINDirection>
	PORT_enumSET_PINDirection(COLOUMN3PIN, PORT_u8PINDIR_INPUT);	
    1af6:	8b e1       	ldi	r24, 0x1B	; 27
    1af8:	60 e0       	ldi	r22, 0x00	; 0
    1afa:	0e 94 3f 16 	call	0x2c7e	; 0x2c7e <PORT_enumSET_PINDirection>
	
	PORT_enumSET_PINMODE(COLOUMN0PIN, PORT_u8PINMODE_INPUUT_PULLUP);
    1afe:	8f e1       	ldi	r24, 0x1F	; 31
    1b00:	63 e0       	ldi	r22, 0x03	; 3
    1b02:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <PORT_enumSET_PINMODE>
	PORT_enumSET_PINMODE(COLOUMN1PIN, PORT_u8PINMODE_INPUUT_PULLUP);
    1b06:	8e e1       	ldi	r24, 0x1E	; 30
    1b08:	63 e0       	ldi	r22, 0x03	; 3
    1b0a:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <PORT_enumSET_PINMODE>
	PORT_enumSET_PINMODE(COLOUMN2PIN, PORT_u8PINMODE_INPUUT_PULLUP);
    1b0e:	8d e1       	ldi	r24, 0x1D	; 29
    1b10:	63 e0       	ldi	r22, 0x03	; 3
    1b12:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <PORT_enumSET_PINMODE>
	PORT_enumSET_PINMODE(COLOUMN3PIN, PORT_u8PINMODE_INPUUT_PULLUP);
    1b16:	8b e1       	ldi	r24, 0x1B	; 27
    1b18:	63 e0       	ldi	r22, 0x03	; 3
    1b1a:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <PORT_enumSET_PINMODE>

}
    1b1e:	cf 91       	pop	r28
    1b20:	df 91       	pop	r29
    1b22:	08 95       	ret

00001b24 <KEYPAD_voidGetKEYPADVal>:
u8 KEYPAD_voidGetKEYPADVal(void)
{
    1b24:	df 93       	push	r29
    1b26:	cf 93       	push	r28
    1b28:	00 d0       	rcall	.+0      	; 0x1b2a <KEYPAD_voidGetKEYPADVal+0x6>
    1b2a:	00 d0       	rcall	.+0      	; 0x1b2c <KEYPAD_voidGetKEYPADVal+0x8>
    1b2c:	0f 92       	push	r0
    1b2e:	cd b7       	in	r28, 0x3d	; 61
    1b30:	de b7       	in	r29, 0x3e	; 62
	u8 KEYPAD_u8ColoumnVal;
	volatile u8 KEYPAD_u8Flag = 0;
    1b32:	1c 82       	std	Y+4, r1	; 0x04
	for(u8 i=0;i<4;i++)
    1b34:	1a 82       	std	Y+2, r1	; 0x02
    1b36:	63 c0       	rjmp	.+198    	; 0x1bfe <KEYPAD_voidGetKEYPADVal+0xda>
	{
		DIO_enum_WriteChannel(KEYPAD_u8ROWSArray[i], DIO_u8LOW);
    1b38:	8a 81       	ldd	r24, Y+2	; 0x02
    1b3a:	88 2f       	mov	r24, r24
    1b3c:	90 e0       	ldi	r25, 0x00	; 0
    1b3e:	fc 01       	movw	r30, r24
    1b40:	e8 59       	subi	r30, 0x98	; 152
    1b42:	fe 4f       	sbci	r31, 0xFE	; 254
    1b44:	80 81       	ld	r24, Z
    1b46:	60 e0       	ldi	r22, 0x00	; 0
    1b48:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
		for(u8 m=0;m<4;m++)
    1b4c:	19 82       	std	Y+1, r1	; 0x01
    1b4e:	46 c0       	rjmp	.+140    	; 0x1bdc <KEYPAD_voidGetKEYPADVal+0xb8>
		{
			DIO_enum_ReadChannel (KEYPAD_u8COLOUMNSSArray[m], &KEYPAD_u8ColoumnVal);
    1b50:	89 81       	ldd	r24, Y+1	; 0x01
    1b52:	88 2f       	mov	r24, r24
    1b54:	90 e0       	ldi	r25, 0x00	; 0
    1b56:	fc 01       	movw	r30, r24
    1b58:	e4 59       	subi	r30, 0x94	; 148
    1b5a:	fe 4f       	sbci	r31, 0xFE	; 254
    1b5c:	80 81       	ld	r24, Z
    1b5e:	9e 01       	movw	r18, r28
    1b60:	2d 5f       	subi	r18, 0xFD	; 253
    1b62:	3f 4f       	sbci	r19, 0xFF	; 255
    1b64:	b9 01       	movw	r22, r18
    1b66:	0e 94 e6 08 	call	0x11cc	; 0x11cc <DIO_enum_ReadChannel>
			if(KEYPAD_u8ColoumnVal == DIO_u8LOW)
    1b6a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b6c:	88 23       	and	r24, r24
    1b6e:	99 f4       	brne	.+38     	; 0x1b96 <KEYPAD_voidGetKEYPADVal+0x72>
    1b70:	0d c0       	rjmp	.+26     	; 0x1b8c <KEYPAD_voidGetKEYPADVal+0x68>
			{
				while(KEYPAD_u8ColoumnVal == DIO_u8LOW)
				{
					DIO_enum_ReadChannel (KEYPAD_u8COLOUMNSSArray[m], &KEYPAD_u8ColoumnVal);
    1b72:	89 81       	ldd	r24, Y+1	; 0x01
    1b74:	88 2f       	mov	r24, r24
    1b76:	90 e0       	ldi	r25, 0x00	; 0
    1b78:	fc 01       	movw	r30, r24
    1b7a:	e4 59       	subi	r30, 0x94	; 148
    1b7c:	fe 4f       	sbci	r31, 0xFE	; 254
    1b7e:	80 81       	ld	r24, Z
    1b80:	9e 01       	movw	r18, r28
    1b82:	2d 5f       	subi	r18, 0xFD	; 253
    1b84:	3f 4f       	sbci	r19, 0xFF	; 255
    1b86:	b9 01       	movw	r22, r18
    1b88:	0e 94 e6 08 	call	0x11cc	; 0x11cc <DIO_enum_ReadChannel>
		for(u8 m=0;m<4;m++)
		{
			DIO_enum_ReadChannel (KEYPAD_u8COLOUMNSSArray[m], &KEYPAD_u8ColoumnVal);
			if(KEYPAD_u8ColoumnVal == DIO_u8LOW)
			{
				while(KEYPAD_u8ColoumnVal == DIO_u8LOW)
    1b8c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b8e:	88 23       	and	r24, r24
    1b90:	81 f3       	breq	.-32     	; 0x1b72 <KEYPAD_voidGetKEYPADVal+0x4e>
				{
					DIO_enum_ReadChannel (KEYPAD_u8COLOUMNSSArray[m], &KEYPAD_u8ColoumnVal);
				}
				KEYPAD_u8Flag = 1;
    1b92:	81 e0       	ldi	r24, 0x01	; 1
    1b94:	8c 83       	std	Y+4, r24	; 0x04
			}
			if(KEYPAD_u8Flag == 1 )
    1b96:	8c 81       	ldd	r24, Y+4	; 0x04
    1b98:	81 30       	cpi	r24, 0x01	; 1
    1b9a:	e9 f4       	brne	.+58     	; 0x1bd6 <KEYPAD_voidGetKEYPADVal+0xb2>
			{

				DIO_enum_WriteChannel(KEYPAD_u8ROWSArray[i], DIO_u8High);
    1b9c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b9e:	88 2f       	mov	r24, r24
    1ba0:	90 e0       	ldi	r25, 0x00	; 0
    1ba2:	fc 01       	movw	r30, r24
    1ba4:	e8 59       	subi	r30, 0x98	; 152
    1ba6:	fe 4f       	sbci	r31, 0xFE	; 254
    1ba8:	80 81       	ld	r24, Z
    1baa:	61 e0       	ldi	r22, 0x01	; 1
    1bac:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
				return KEYPAD_u8arrayVals[i][m];
    1bb0:	8a 81       	ldd	r24, Y+2	; 0x02
    1bb2:	48 2f       	mov	r20, r24
    1bb4:	50 e0       	ldi	r21, 0x00	; 0
    1bb6:	89 81       	ldd	r24, Y+1	; 0x01
    1bb8:	28 2f       	mov	r18, r24
    1bba:	30 e0       	ldi	r19, 0x00	; 0
    1bbc:	ca 01       	movw	r24, r20
    1bbe:	88 0f       	add	r24, r24
    1bc0:	99 1f       	adc	r25, r25
    1bc2:	88 0f       	add	r24, r24
    1bc4:	99 1f       	adc	r25, r25
    1bc6:	82 0f       	add	r24, r18
    1bc8:	93 1f       	adc	r25, r19
    1bca:	fc 01       	movw	r30, r24
    1bcc:	e0 59       	subi	r30, 0x90	; 144
    1bce:	fe 4f       	sbci	r31, 0xFE	; 254
    1bd0:	80 81       	ld	r24, Z
    1bd2:	8d 83       	std	Y+5, r24	; 0x05
    1bd4:	19 c0       	rjmp	.+50     	; 0x1c08 <KEYPAD_voidGetKEYPADVal+0xe4>
	u8 KEYPAD_u8ColoumnVal;
	volatile u8 KEYPAD_u8Flag = 0;
	for(u8 i=0;i<4;i++)
	{
		DIO_enum_WriteChannel(KEYPAD_u8ROWSArray[i], DIO_u8LOW);
		for(u8 m=0;m<4;m++)
    1bd6:	89 81       	ldd	r24, Y+1	; 0x01
    1bd8:	8f 5f       	subi	r24, 0xFF	; 255
    1bda:	89 83       	std	Y+1, r24	; 0x01
    1bdc:	89 81       	ldd	r24, Y+1	; 0x01
    1bde:	84 30       	cpi	r24, 0x04	; 4
    1be0:	08 f4       	brcc	.+2      	; 0x1be4 <KEYPAD_voidGetKEYPADVal+0xc0>
    1be2:	b6 cf       	rjmp	.-148    	; 0x1b50 <KEYPAD_voidGetKEYPADVal+0x2c>

				DIO_enum_WriteChannel(KEYPAD_u8ROWSArray[i], DIO_u8High);
				return KEYPAD_u8arrayVals[i][m];
			}
		}
		DIO_enum_WriteChannel(KEYPAD_u8ROWSArray[i], DIO_u8High);
    1be4:	8a 81       	ldd	r24, Y+2	; 0x02
    1be6:	88 2f       	mov	r24, r24
    1be8:	90 e0       	ldi	r25, 0x00	; 0
    1bea:	fc 01       	movw	r30, r24
    1bec:	e8 59       	subi	r30, 0x98	; 152
    1bee:	fe 4f       	sbci	r31, 0xFE	; 254
    1bf0:	80 81       	ld	r24, Z
    1bf2:	61 e0       	ldi	r22, 0x01	; 1
    1bf4:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
}
u8 KEYPAD_voidGetKEYPADVal(void)
{
	u8 KEYPAD_u8ColoumnVal;
	volatile u8 KEYPAD_u8Flag = 0;
	for(u8 i=0;i<4;i++)
    1bf8:	8a 81       	ldd	r24, Y+2	; 0x02
    1bfa:	8f 5f       	subi	r24, 0xFF	; 255
    1bfc:	8a 83       	std	Y+2, r24	; 0x02
    1bfe:	8a 81       	ldd	r24, Y+2	; 0x02
    1c00:	84 30       	cpi	r24, 0x04	; 4
    1c02:	08 f4       	brcc	.+2      	; 0x1c06 <KEYPAD_voidGetKEYPADVal+0xe2>
    1c04:	99 cf       	rjmp	.-206    	; 0x1b38 <KEYPAD_voidGetKEYPADVal+0x14>
				return KEYPAD_u8arrayVals[i][m];
			}
		}
		DIO_enum_WriteChannel(KEYPAD_u8ROWSArray[i], DIO_u8High);
	}
	return 0;
    1c06:	1d 82       	std	Y+5, r1	; 0x05
    1c08:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1c0a:	0f 90       	pop	r0
    1c0c:	0f 90       	pop	r0
    1c0e:	0f 90       	pop	r0
    1c10:	0f 90       	pop	r0
    1c12:	0f 90       	pop	r0
    1c14:	cf 91       	pop	r28
    1c16:	df 91       	pop	r29
    1c18:	08 95       	ret

00001c1a <LCD_voidInit>:
#include "DIO_int.h"
#include "PORT.h"
#include "LCD.h"

void LCD_voidInit(void)
{
    1c1a:	0f 93       	push	r16
    1c1c:	1f 93       	push	r17
    1c1e:	df 93       	push	r29
    1c20:	cf 93       	push	r28
    1c22:	cd b7       	in	r28, 0x3d	; 61
    1c24:	de b7       	in	r29, 0x3e	; 62
    1c26:	c4 55       	subi	r28, 0x54	; 84
    1c28:	d0 40       	sbci	r29, 0x00	; 0
    1c2a:	0f b6       	in	r0, 0x3f	; 63
    1c2c:	f8 94       	cli
    1c2e:	de bf       	out	0x3e, r29	; 62
    1c30:	0f be       	out	0x3f, r0	; 63
    1c32:	cd bf       	out	0x3d, r28	; 61
	PORT_enumSET_PINDirection(RS, PORT_u8PINDIR_OUTPUT);
    1c34:	83 e0       	ldi	r24, 0x03	; 3
    1c36:	61 e0       	ldi	r22, 0x01	; 1
    1c38:	0e 94 3f 16 	call	0x2c7e	; 0x2c7e <PORT_enumSET_PINDirection>
	PORT_enumSET_PINDirection(EN, PORT_u8PINDIR_OUTPUT);
    1c3c:	82 e0       	ldi	r24, 0x02	; 2
    1c3e:	61 e0       	ldi	r22, 0x01	; 1
    1c40:	0e 94 3f 16 	call	0x2c7e	; 0x2c7e <PORT_enumSET_PINDirection>
	PORT_enumSET_PINDirection(D4 , PORT_u8PINDIR_OUTPUT);
    1c44:	88 e0       	ldi	r24, 0x08	; 8
    1c46:	61 e0       	ldi	r22, 0x01	; 1
    1c48:	0e 94 3f 16 	call	0x2c7e	; 0x2c7e <PORT_enumSET_PINDirection>
	PORT_enumSET_PINDirection(D5 , PORT_u8PINDIR_OUTPUT);
    1c4c:	89 e0       	ldi	r24, 0x09	; 9
    1c4e:	61 e0       	ldi	r22, 0x01	; 1
    1c50:	0e 94 3f 16 	call	0x2c7e	; 0x2c7e <PORT_enumSET_PINDirection>
	PORT_enumSET_PINDirection(D6 , PORT_u8PINDIR_OUTPUT);
    1c54:	8a e0       	ldi	r24, 0x0A	; 10
    1c56:	61 e0       	ldi	r22, 0x01	; 1
    1c58:	0e 94 3f 16 	call	0x2c7e	; 0x2c7e <PORT_enumSET_PINDirection>
	PORT_enumSET_PINDirection(D7 , PORT_u8PINDIR_OUTPUT);
    1c5c:	8c e0       	ldi	r24, 0x0C	; 12
    1c5e:	61 e0       	ldi	r22, 0x01	; 1
    1c60:	0e 94 3f 16 	call	0x2c7e	; 0x2c7e <PORT_enumSET_PINDirection>
    1c64:	fe 01       	movw	r30, r28
    1c66:	ef 5a       	subi	r30, 0xAF	; 175
    1c68:	ff 4f       	sbci	r31, 0xFF	; 255
    1c6a:	80 e0       	ldi	r24, 0x00	; 0
    1c6c:	90 e0       	ldi	r25, 0x00	; 0
    1c6e:	a0 ef       	ldi	r26, 0xF0	; 240
    1c70:	b1 e4       	ldi	r27, 0x41	; 65
    1c72:	80 83       	st	Z, r24
    1c74:	91 83       	std	Z+1, r25	; 0x01
    1c76:	a2 83       	std	Z+2, r26	; 0x02
    1c78:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c7a:	8e 01       	movw	r16, r28
    1c7c:	03 5b       	subi	r16, 0xB3	; 179
    1c7e:	1f 4f       	sbci	r17, 0xFF	; 255
    1c80:	fe 01       	movw	r30, r28
    1c82:	ef 5a       	subi	r30, 0xAF	; 175
    1c84:	ff 4f       	sbci	r31, 0xFF	; 255
    1c86:	60 81       	ld	r22, Z
    1c88:	71 81       	ldd	r23, Z+1	; 0x01
    1c8a:	82 81       	ldd	r24, Z+2	; 0x02
    1c8c:	93 81       	ldd	r25, Z+3	; 0x03
    1c8e:	20 e0       	ldi	r18, 0x00	; 0
    1c90:	30 e0       	ldi	r19, 0x00	; 0
    1c92:	4a ef       	ldi	r20, 0xFA	; 250
    1c94:	54 e4       	ldi	r21, 0x44	; 68
    1c96:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c9a:	dc 01       	movw	r26, r24
    1c9c:	cb 01       	movw	r24, r22
    1c9e:	f8 01       	movw	r30, r16
    1ca0:	80 83       	st	Z, r24
    1ca2:	91 83       	std	Z+1, r25	; 0x01
    1ca4:	a2 83       	std	Z+2, r26	; 0x02
    1ca6:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1ca8:	fe 01       	movw	r30, r28
    1caa:	e3 5b       	subi	r30, 0xB3	; 179
    1cac:	ff 4f       	sbci	r31, 0xFF	; 255
    1cae:	60 81       	ld	r22, Z
    1cb0:	71 81       	ldd	r23, Z+1	; 0x01
    1cb2:	82 81       	ldd	r24, Z+2	; 0x02
    1cb4:	93 81       	ldd	r25, Z+3	; 0x03
    1cb6:	20 e0       	ldi	r18, 0x00	; 0
    1cb8:	30 e0       	ldi	r19, 0x00	; 0
    1cba:	40 e8       	ldi	r20, 0x80	; 128
    1cbc:	5f e3       	ldi	r21, 0x3F	; 63
    1cbe:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1cc2:	88 23       	and	r24, r24
    1cc4:	44 f4       	brge	.+16     	; 0x1cd6 <LCD_voidInit+0xbc>
		__ticks = 1;
    1cc6:	fe 01       	movw	r30, r28
    1cc8:	e5 5b       	subi	r30, 0xB5	; 181
    1cca:	ff 4f       	sbci	r31, 0xFF	; 255
    1ccc:	81 e0       	ldi	r24, 0x01	; 1
    1cce:	90 e0       	ldi	r25, 0x00	; 0
    1cd0:	91 83       	std	Z+1, r25	; 0x01
    1cd2:	80 83       	st	Z, r24
    1cd4:	64 c0       	rjmp	.+200    	; 0x1d9e <LCD_voidInit+0x184>
	else if (__tmp > 65535)
    1cd6:	fe 01       	movw	r30, r28
    1cd8:	e3 5b       	subi	r30, 0xB3	; 179
    1cda:	ff 4f       	sbci	r31, 0xFF	; 255
    1cdc:	60 81       	ld	r22, Z
    1cde:	71 81       	ldd	r23, Z+1	; 0x01
    1ce0:	82 81       	ldd	r24, Z+2	; 0x02
    1ce2:	93 81       	ldd	r25, Z+3	; 0x03
    1ce4:	20 e0       	ldi	r18, 0x00	; 0
    1ce6:	3f ef       	ldi	r19, 0xFF	; 255
    1ce8:	4f e7       	ldi	r20, 0x7F	; 127
    1cea:	57 e4       	ldi	r21, 0x47	; 71
    1cec:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1cf0:	18 16       	cp	r1, r24
    1cf2:	0c f0       	brlt	.+2      	; 0x1cf6 <LCD_voidInit+0xdc>
    1cf4:	43 c0       	rjmp	.+134    	; 0x1d7c <LCD_voidInit+0x162>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cf6:	fe 01       	movw	r30, r28
    1cf8:	ef 5a       	subi	r30, 0xAF	; 175
    1cfa:	ff 4f       	sbci	r31, 0xFF	; 255
    1cfc:	60 81       	ld	r22, Z
    1cfe:	71 81       	ldd	r23, Z+1	; 0x01
    1d00:	82 81       	ldd	r24, Z+2	; 0x02
    1d02:	93 81       	ldd	r25, Z+3	; 0x03
    1d04:	20 e0       	ldi	r18, 0x00	; 0
    1d06:	30 e0       	ldi	r19, 0x00	; 0
    1d08:	40 e2       	ldi	r20, 0x20	; 32
    1d0a:	51 e4       	ldi	r21, 0x41	; 65
    1d0c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d10:	dc 01       	movw	r26, r24
    1d12:	cb 01       	movw	r24, r22
    1d14:	8e 01       	movw	r16, r28
    1d16:	05 5b       	subi	r16, 0xB5	; 181
    1d18:	1f 4f       	sbci	r17, 0xFF	; 255
    1d1a:	bc 01       	movw	r22, r24
    1d1c:	cd 01       	movw	r24, r26
    1d1e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d22:	dc 01       	movw	r26, r24
    1d24:	cb 01       	movw	r24, r22
    1d26:	f8 01       	movw	r30, r16
    1d28:	91 83       	std	Z+1, r25	; 0x01
    1d2a:	80 83       	st	Z, r24
    1d2c:	1f c0       	rjmp	.+62     	; 0x1d6c <LCD_voidInit+0x152>
    1d2e:	fe 01       	movw	r30, r28
    1d30:	e7 5b       	subi	r30, 0xB7	; 183
    1d32:	ff 4f       	sbci	r31, 0xFF	; 255
    1d34:	88 ec       	ldi	r24, 0xC8	; 200
    1d36:	90 e0       	ldi	r25, 0x00	; 0
    1d38:	91 83       	std	Z+1, r25	; 0x01
    1d3a:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1d3c:	fe 01       	movw	r30, r28
    1d3e:	e7 5b       	subi	r30, 0xB7	; 183
    1d40:	ff 4f       	sbci	r31, 0xFF	; 255
    1d42:	80 81       	ld	r24, Z
    1d44:	91 81       	ldd	r25, Z+1	; 0x01
    1d46:	01 97       	sbiw	r24, 0x01	; 1
    1d48:	f1 f7       	brne	.-4      	; 0x1d46 <LCD_voidInit+0x12c>
    1d4a:	fe 01       	movw	r30, r28
    1d4c:	e7 5b       	subi	r30, 0xB7	; 183
    1d4e:	ff 4f       	sbci	r31, 0xFF	; 255
    1d50:	91 83       	std	Z+1, r25	; 0x01
    1d52:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d54:	de 01       	movw	r26, r28
    1d56:	a5 5b       	subi	r26, 0xB5	; 181
    1d58:	bf 4f       	sbci	r27, 0xFF	; 255
    1d5a:	fe 01       	movw	r30, r28
    1d5c:	e5 5b       	subi	r30, 0xB5	; 181
    1d5e:	ff 4f       	sbci	r31, 0xFF	; 255
    1d60:	80 81       	ld	r24, Z
    1d62:	91 81       	ldd	r25, Z+1	; 0x01
    1d64:	01 97       	sbiw	r24, 0x01	; 1
    1d66:	11 96       	adiw	r26, 0x01	; 1
    1d68:	9c 93       	st	X, r25
    1d6a:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d6c:	fe 01       	movw	r30, r28
    1d6e:	e5 5b       	subi	r30, 0xB5	; 181
    1d70:	ff 4f       	sbci	r31, 0xFF	; 255
    1d72:	80 81       	ld	r24, Z
    1d74:	91 81       	ldd	r25, Z+1	; 0x01
    1d76:	00 97       	sbiw	r24, 0x00	; 0
    1d78:	d1 f6       	brne	.-76     	; 0x1d2e <LCD_voidInit+0x114>
    1d7a:	27 c0       	rjmp	.+78     	; 0x1dca <LCD_voidInit+0x1b0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d7c:	8e 01       	movw	r16, r28
    1d7e:	05 5b       	subi	r16, 0xB5	; 181
    1d80:	1f 4f       	sbci	r17, 0xFF	; 255
    1d82:	fe 01       	movw	r30, r28
    1d84:	e3 5b       	subi	r30, 0xB3	; 179
    1d86:	ff 4f       	sbci	r31, 0xFF	; 255
    1d88:	60 81       	ld	r22, Z
    1d8a:	71 81       	ldd	r23, Z+1	; 0x01
    1d8c:	82 81       	ldd	r24, Z+2	; 0x02
    1d8e:	93 81       	ldd	r25, Z+3	; 0x03
    1d90:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d94:	dc 01       	movw	r26, r24
    1d96:	cb 01       	movw	r24, r22
    1d98:	f8 01       	movw	r30, r16
    1d9a:	91 83       	std	Z+1, r25	; 0x01
    1d9c:	80 83       	st	Z, r24
    1d9e:	de 01       	movw	r26, r28
    1da0:	a9 5b       	subi	r26, 0xB9	; 185
    1da2:	bf 4f       	sbci	r27, 0xFF	; 255
    1da4:	fe 01       	movw	r30, r28
    1da6:	e5 5b       	subi	r30, 0xB5	; 181
    1da8:	ff 4f       	sbci	r31, 0xFF	; 255
    1daa:	80 81       	ld	r24, Z
    1dac:	91 81       	ldd	r25, Z+1	; 0x01
    1dae:	8d 93       	st	X+, r24
    1db0:	9c 93       	st	X, r25
    1db2:	fe 01       	movw	r30, r28
    1db4:	e9 5b       	subi	r30, 0xB9	; 185
    1db6:	ff 4f       	sbci	r31, 0xFF	; 255
    1db8:	80 81       	ld	r24, Z
    1dba:	91 81       	ldd	r25, Z+1	; 0x01
    1dbc:	01 97       	sbiw	r24, 0x01	; 1
    1dbe:	f1 f7       	brne	.-4      	; 0x1dbc <LCD_voidInit+0x1a2>
    1dc0:	fe 01       	movw	r30, r28
    1dc2:	e9 5b       	subi	r30, 0xB9	; 185
    1dc4:	ff 4f       	sbci	r31, 0xFF	; 255
    1dc6:	91 83       	std	Z+1, r25	; 0x01
    1dc8:	80 83       	st	Z, r24
	_delay_ms (30);

	LCD_voidSendCommand(LCD_RETURN_HOME);
    1dca:	82 e0       	ldi	r24, 0x02	; 2
    1dcc:	0e 94 65 11 	call	0x22ca	; 0x22ca <LCD_voidSendCommand>
    1dd0:	fe 01       	movw	r30, r28
    1dd2:	ed 5b       	subi	r30, 0xBD	; 189
    1dd4:	ff 4f       	sbci	r31, 0xFF	; 255
    1dd6:	80 e0       	ldi	r24, 0x00	; 0
    1dd8:	90 e0       	ldi	r25, 0x00	; 0
    1dda:	a0 e7       	ldi	r26, 0x70	; 112
    1ddc:	b1 e4       	ldi	r27, 0x41	; 65
    1dde:	80 83       	st	Z, r24
    1de0:	91 83       	std	Z+1, r25	; 0x01
    1de2:	a2 83       	std	Z+2, r26	; 0x02
    1de4:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1de6:	8e 01       	movw	r16, r28
    1de8:	01 5c       	subi	r16, 0xC1	; 193
    1dea:	1f 4f       	sbci	r17, 0xFF	; 255
    1dec:	fe 01       	movw	r30, r28
    1dee:	ed 5b       	subi	r30, 0xBD	; 189
    1df0:	ff 4f       	sbci	r31, 0xFF	; 255
    1df2:	60 81       	ld	r22, Z
    1df4:	71 81       	ldd	r23, Z+1	; 0x01
    1df6:	82 81       	ldd	r24, Z+2	; 0x02
    1df8:	93 81       	ldd	r25, Z+3	; 0x03
    1dfa:	20 e0       	ldi	r18, 0x00	; 0
    1dfc:	30 e0       	ldi	r19, 0x00	; 0
    1dfe:	4a ef       	ldi	r20, 0xFA	; 250
    1e00:	54 e4       	ldi	r21, 0x44	; 68
    1e02:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e06:	dc 01       	movw	r26, r24
    1e08:	cb 01       	movw	r24, r22
    1e0a:	f8 01       	movw	r30, r16
    1e0c:	80 83       	st	Z, r24
    1e0e:	91 83       	std	Z+1, r25	; 0x01
    1e10:	a2 83       	std	Z+2, r26	; 0x02
    1e12:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1e14:	fe 01       	movw	r30, r28
    1e16:	ff 96       	adiw	r30, 0x3f	; 63
    1e18:	60 81       	ld	r22, Z
    1e1a:	71 81       	ldd	r23, Z+1	; 0x01
    1e1c:	82 81       	ldd	r24, Z+2	; 0x02
    1e1e:	93 81       	ldd	r25, Z+3	; 0x03
    1e20:	20 e0       	ldi	r18, 0x00	; 0
    1e22:	30 e0       	ldi	r19, 0x00	; 0
    1e24:	40 e8       	ldi	r20, 0x80	; 128
    1e26:	5f e3       	ldi	r21, 0x3F	; 63
    1e28:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1e2c:	88 23       	and	r24, r24
    1e2e:	2c f4       	brge	.+10     	; 0x1e3a <LCD_voidInit+0x220>
		__ticks = 1;
    1e30:	81 e0       	ldi	r24, 0x01	; 1
    1e32:	90 e0       	ldi	r25, 0x00	; 0
    1e34:	9e af       	std	Y+62, r25	; 0x3e
    1e36:	8d af       	std	Y+61, r24	; 0x3d
    1e38:	46 c0       	rjmp	.+140    	; 0x1ec6 <LCD_voidInit+0x2ac>
	else if (__tmp > 65535)
    1e3a:	fe 01       	movw	r30, r28
    1e3c:	ff 96       	adiw	r30, 0x3f	; 63
    1e3e:	60 81       	ld	r22, Z
    1e40:	71 81       	ldd	r23, Z+1	; 0x01
    1e42:	82 81       	ldd	r24, Z+2	; 0x02
    1e44:	93 81       	ldd	r25, Z+3	; 0x03
    1e46:	20 e0       	ldi	r18, 0x00	; 0
    1e48:	3f ef       	ldi	r19, 0xFF	; 255
    1e4a:	4f e7       	ldi	r20, 0x7F	; 127
    1e4c:	57 e4       	ldi	r21, 0x47	; 71
    1e4e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1e52:	18 16       	cp	r1, r24
    1e54:	64 f5       	brge	.+88     	; 0x1eae <LCD_voidInit+0x294>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e56:	fe 01       	movw	r30, r28
    1e58:	ed 5b       	subi	r30, 0xBD	; 189
    1e5a:	ff 4f       	sbci	r31, 0xFF	; 255
    1e5c:	60 81       	ld	r22, Z
    1e5e:	71 81       	ldd	r23, Z+1	; 0x01
    1e60:	82 81       	ldd	r24, Z+2	; 0x02
    1e62:	93 81       	ldd	r25, Z+3	; 0x03
    1e64:	20 e0       	ldi	r18, 0x00	; 0
    1e66:	30 e0       	ldi	r19, 0x00	; 0
    1e68:	40 e2       	ldi	r20, 0x20	; 32
    1e6a:	51 e4       	ldi	r21, 0x41	; 65
    1e6c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e70:	dc 01       	movw	r26, r24
    1e72:	cb 01       	movw	r24, r22
    1e74:	bc 01       	movw	r22, r24
    1e76:	cd 01       	movw	r24, r26
    1e78:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e7c:	dc 01       	movw	r26, r24
    1e7e:	cb 01       	movw	r24, r22
    1e80:	9e af       	std	Y+62, r25	; 0x3e
    1e82:	8d af       	std	Y+61, r24	; 0x3d
    1e84:	0f c0       	rjmp	.+30     	; 0x1ea4 <LCD_voidInit+0x28a>
    1e86:	88 ec       	ldi	r24, 0xC8	; 200
    1e88:	90 e0       	ldi	r25, 0x00	; 0
    1e8a:	9c af       	std	Y+60, r25	; 0x3c
    1e8c:	8b af       	std	Y+59, r24	; 0x3b
    1e8e:	8b ad       	ldd	r24, Y+59	; 0x3b
    1e90:	9c ad       	ldd	r25, Y+60	; 0x3c
    1e92:	01 97       	sbiw	r24, 0x01	; 1
    1e94:	f1 f7       	brne	.-4      	; 0x1e92 <LCD_voidInit+0x278>
    1e96:	9c af       	std	Y+60, r25	; 0x3c
    1e98:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e9a:	8d ad       	ldd	r24, Y+61	; 0x3d
    1e9c:	9e ad       	ldd	r25, Y+62	; 0x3e
    1e9e:	01 97       	sbiw	r24, 0x01	; 1
    1ea0:	9e af       	std	Y+62, r25	; 0x3e
    1ea2:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ea4:	8d ad       	ldd	r24, Y+61	; 0x3d
    1ea6:	9e ad       	ldd	r25, Y+62	; 0x3e
    1ea8:	00 97       	sbiw	r24, 0x00	; 0
    1eaa:	69 f7       	brne	.-38     	; 0x1e86 <LCD_voidInit+0x26c>
    1eac:	16 c0       	rjmp	.+44     	; 0x1eda <LCD_voidInit+0x2c0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1eae:	fe 01       	movw	r30, r28
    1eb0:	ff 96       	adiw	r30, 0x3f	; 63
    1eb2:	60 81       	ld	r22, Z
    1eb4:	71 81       	ldd	r23, Z+1	; 0x01
    1eb6:	82 81       	ldd	r24, Z+2	; 0x02
    1eb8:	93 81       	ldd	r25, Z+3	; 0x03
    1eba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ebe:	dc 01       	movw	r26, r24
    1ec0:	cb 01       	movw	r24, r22
    1ec2:	9e af       	std	Y+62, r25	; 0x3e
    1ec4:	8d af       	std	Y+61, r24	; 0x3d
    1ec6:	8d ad       	ldd	r24, Y+61	; 0x3d
    1ec8:	9e ad       	ldd	r25, Y+62	; 0x3e
    1eca:	9a af       	std	Y+58, r25	; 0x3a
    1ecc:	89 af       	std	Y+57, r24	; 0x39
    1ece:	89 ad       	ldd	r24, Y+57	; 0x39
    1ed0:	9a ad       	ldd	r25, Y+58	; 0x3a
    1ed2:	01 97       	sbiw	r24, 0x01	; 1
    1ed4:	f1 f7       	brne	.-4      	; 0x1ed2 <LCD_voidInit+0x2b8>
    1ed6:	9a af       	std	Y+58, r25	; 0x3a
    1ed8:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms (15);
	LCD_voidSendCommand(FunctionSet1_Command);
    1eda:	82 e2       	ldi	r24, 0x22	; 34
    1edc:	0e 94 65 11 	call	0x22ca	; 0x22ca <LCD_voidSendCommand>
	DIO_enum_WriteChannel(EN, DIO_u8High);
    1ee0:	82 e0       	ldi	r24, 0x02	; 2
    1ee2:	61 e0       	ldi	r22, 0x01	; 1
    1ee4:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>

	DIO_enum_WriteChannel(D4, GET_BIT(FunctionSet2_Command,4));
    1ee8:	88 e0       	ldi	r24, 0x08	; 8
    1eea:	60 e0       	ldi	r22, 0x00	; 0
    1eec:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
	DIO_enum_WriteChannel(D5, GET_BIT(FunctionSet2_Command,5));
    1ef0:	89 e0       	ldi	r24, 0x09	; 9
    1ef2:	60 e0       	ldi	r22, 0x00	; 0
    1ef4:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
	DIO_enum_WriteChannel(D6, GET_BIT(FunctionSet2_Command,6));
    1ef8:	8a e0       	ldi	r24, 0x0A	; 10
    1efa:	60 e0       	ldi	r22, 0x00	; 0
    1efc:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
	DIO_enum_WriteChannel(D7, GET_BIT(FunctionSet2_Command,7));
    1f00:	8c e0       	ldi	r24, 0x0C	; 12
    1f02:	61 e0       	ldi	r22, 0x01	; 1
    1f04:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
	
	DIO_enum_WriteChannel(EN, DIO_u8LOW);
    1f08:	82 e0       	ldi	r24, 0x02	; 2
    1f0a:	60 e0       	ldi	r22, 0x00	; 0
    1f0c:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
    1f10:	80 e0       	ldi	r24, 0x00	; 0
    1f12:	90 e0       	ldi	r25, 0x00	; 0
    1f14:	a0 e8       	ldi	r26, 0x80	; 128
    1f16:	bf e3       	ldi	r27, 0x3F	; 63
    1f18:	8d ab       	std	Y+53, r24	; 0x35
    1f1a:	9e ab       	std	Y+54, r25	; 0x36
    1f1c:	af ab       	std	Y+55, r26	; 0x37
    1f1e:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f20:	6d a9       	ldd	r22, Y+53	; 0x35
    1f22:	7e a9       	ldd	r23, Y+54	; 0x36
    1f24:	8f a9       	ldd	r24, Y+55	; 0x37
    1f26:	98 ad       	ldd	r25, Y+56	; 0x38
    1f28:	20 e0       	ldi	r18, 0x00	; 0
    1f2a:	30 e0       	ldi	r19, 0x00	; 0
    1f2c:	4a ef       	ldi	r20, 0xFA	; 250
    1f2e:	54 e4       	ldi	r21, 0x44	; 68
    1f30:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f34:	dc 01       	movw	r26, r24
    1f36:	cb 01       	movw	r24, r22
    1f38:	89 ab       	std	Y+49, r24	; 0x31
    1f3a:	9a ab       	std	Y+50, r25	; 0x32
    1f3c:	ab ab       	std	Y+51, r26	; 0x33
    1f3e:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1f40:	69 a9       	ldd	r22, Y+49	; 0x31
    1f42:	7a a9       	ldd	r23, Y+50	; 0x32
    1f44:	8b a9       	ldd	r24, Y+51	; 0x33
    1f46:	9c a9       	ldd	r25, Y+52	; 0x34
    1f48:	20 e0       	ldi	r18, 0x00	; 0
    1f4a:	30 e0       	ldi	r19, 0x00	; 0
    1f4c:	40 e8       	ldi	r20, 0x80	; 128
    1f4e:	5f e3       	ldi	r21, 0x3F	; 63
    1f50:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1f54:	88 23       	and	r24, r24
    1f56:	2c f4       	brge	.+10     	; 0x1f62 <LCD_voidInit+0x348>
		__ticks = 1;
    1f58:	81 e0       	ldi	r24, 0x01	; 1
    1f5a:	90 e0       	ldi	r25, 0x00	; 0
    1f5c:	98 ab       	std	Y+48, r25	; 0x30
    1f5e:	8f a7       	std	Y+47, r24	; 0x2f
    1f60:	3f c0       	rjmp	.+126    	; 0x1fe0 <LCD_voidInit+0x3c6>
	else if (__tmp > 65535)
    1f62:	69 a9       	ldd	r22, Y+49	; 0x31
    1f64:	7a a9       	ldd	r23, Y+50	; 0x32
    1f66:	8b a9       	ldd	r24, Y+51	; 0x33
    1f68:	9c a9       	ldd	r25, Y+52	; 0x34
    1f6a:	20 e0       	ldi	r18, 0x00	; 0
    1f6c:	3f ef       	ldi	r19, 0xFF	; 255
    1f6e:	4f e7       	ldi	r20, 0x7F	; 127
    1f70:	57 e4       	ldi	r21, 0x47	; 71
    1f72:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1f76:	18 16       	cp	r1, r24
    1f78:	4c f5       	brge	.+82     	; 0x1fcc <LCD_voidInit+0x3b2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f7a:	6d a9       	ldd	r22, Y+53	; 0x35
    1f7c:	7e a9       	ldd	r23, Y+54	; 0x36
    1f7e:	8f a9       	ldd	r24, Y+55	; 0x37
    1f80:	98 ad       	ldd	r25, Y+56	; 0x38
    1f82:	20 e0       	ldi	r18, 0x00	; 0
    1f84:	30 e0       	ldi	r19, 0x00	; 0
    1f86:	40 e2       	ldi	r20, 0x20	; 32
    1f88:	51 e4       	ldi	r21, 0x41	; 65
    1f8a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f8e:	dc 01       	movw	r26, r24
    1f90:	cb 01       	movw	r24, r22
    1f92:	bc 01       	movw	r22, r24
    1f94:	cd 01       	movw	r24, r26
    1f96:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f9a:	dc 01       	movw	r26, r24
    1f9c:	cb 01       	movw	r24, r22
    1f9e:	98 ab       	std	Y+48, r25	; 0x30
    1fa0:	8f a7       	std	Y+47, r24	; 0x2f
    1fa2:	0f c0       	rjmp	.+30     	; 0x1fc2 <LCD_voidInit+0x3a8>
    1fa4:	88 ec       	ldi	r24, 0xC8	; 200
    1fa6:	90 e0       	ldi	r25, 0x00	; 0
    1fa8:	9e a7       	std	Y+46, r25	; 0x2e
    1faa:	8d a7       	std	Y+45, r24	; 0x2d
    1fac:	8d a5       	ldd	r24, Y+45	; 0x2d
    1fae:	9e a5       	ldd	r25, Y+46	; 0x2e
    1fb0:	01 97       	sbiw	r24, 0x01	; 1
    1fb2:	f1 f7       	brne	.-4      	; 0x1fb0 <LCD_voidInit+0x396>
    1fb4:	9e a7       	std	Y+46, r25	; 0x2e
    1fb6:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1fb8:	8f a5       	ldd	r24, Y+47	; 0x2f
    1fba:	98 a9       	ldd	r25, Y+48	; 0x30
    1fbc:	01 97       	sbiw	r24, 0x01	; 1
    1fbe:	98 ab       	std	Y+48, r25	; 0x30
    1fc0:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1fc2:	8f a5       	ldd	r24, Y+47	; 0x2f
    1fc4:	98 a9       	ldd	r25, Y+48	; 0x30
    1fc6:	00 97       	sbiw	r24, 0x00	; 0
    1fc8:	69 f7       	brne	.-38     	; 0x1fa4 <LCD_voidInit+0x38a>
    1fca:	14 c0       	rjmp	.+40     	; 0x1ff4 <LCD_voidInit+0x3da>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1fcc:	69 a9       	ldd	r22, Y+49	; 0x31
    1fce:	7a a9       	ldd	r23, Y+50	; 0x32
    1fd0:	8b a9       	ldd	r24, Y+51	; 0x33
    1fd2:	9c a9       	ldd	r25, Y+52	; 0x34
    1fd4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fd8:	dc 01       	movw	r26, r24
    1fda:	cb 01       	movw	r24, r22
    1fdc:	98 ab       	std	Y+48, r25	; 0x30
    1fde:	8f a7       	std	Y+47, r24	; 0x2f
    1fe0:	8f a5       	ldd	r24, Y+47	; 0x2f
    1fe2:	98 a9       	ldd	r25, Y+48	; 0x30
    1fe4:	9c a7       	std	Y+44, r25	; 0x2c
    1fe6:	8b a7       	std	Y+43, r24	; 0x2b
    1fe8:	8b a5       	ldd	r24, Y+43	; 0x2b
    1fea:	9c a5       	ldd	r25, Y+44	; 0x2c
    1fec:	01 97       	sbiw	r24, 0x01	; 1
    1fee:	f1 f7       	brne	.-4      	; 0x1fec <LCD_voidInit+0x3d2>
    1ff0:	9c a7       	std	Y+44, r25	; 0x2c
    1ff2:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms (1);
	LCD_voidSendCommand(LCD_DISPLAY_ON);
    1ff4:	8c e0       	ldi	r24, 0x0C	; 12
    1ff6:	0e 94 65 11 	call	0x22ca	; 0x22ca <LCD_voidSendCommand>
    1ffa:	80 e0       	ldi	r24, 0x00	; 0
    1ffc:	90 e0       	ldi	r25, 0x00	; 0
    1ffe:	a0 e8       	ldi	r26, 0x80	; 128
    2000:	bf e3       	ldi	r27, 0x3F	; 63
    2002:	8f a3       	std	Y+39, r24	; 0x27
    2004:	98 a7       	std	Y+40, r25	; 0x28
    2006:	a9 a7       	std	Y+41, r26	; 0x29
    2008:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    200a:	6f a1       	ldd	r22, Y+39	; 0x27
    200c:	78 a5       	ldd	r23, Y+40	; 0x28
    200e:	89 a5       	ldd	r24, Y+41	; 0x29
    2010:	9a a5       	ldd	r25, Y+42	; 0x2a
    2012:	20 e0       	ldi	r18, 0x00	; 0
    2014:	30 e0       	ldi	r19, 0x00	; 0
    2016:	4a ef       	ldi	r20, 0xFA	; 250
    2018:	54 e4       	ldi	r21, 0x44	; 68
    201a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    201e:	dc 01       	movw	r26, r24
    2020:	cb 01       	movw	r24, r22
    2022:	8b a3       	std	Y+35, r24	; 0x23
    2024:	9c a3       	std	Y+36, r25	; 0x24
    2026:	ad a3       	std	Y+37, r26	; 0x25
    2028:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    202a:	6b a1       	ldd	r22, Y+35	; 0x23
    202c:	7c a1       	ldd	r23, Y+36	; 0x24
    202e:	8d a1       	ldd	r24, Y+37	; 0x25
    2030:	9e a1       	ldd	r25, Y+38	; 0x26
    2032:	20 e0       	ldi	r18, 0x00	; 0
    2034:	30 e0       	ldi	r19, 0x00	; 0
    2036:	40 e8       	ldi	r20, 0x80	; 128
    2038:	5f e3       	ldi	r21, 0x3F	; 63
    203a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    203e:	88 23       	and	r24, r24
    2040:	2c f4       	brge	.+10     	; 0x204c <LCD_voidInit+0x432>
		__ticks = 1;
    2042:	81 e0       	ldi	r24, 0x01	; 1
    2044:	90 e0       	ldi	r25, 0x00	; 0
    2046:	9a a3       	std	Y+34, r25	; 0x22
    2048:	89 a3       	std	Y+33, r24	; 0x21
    204a:	3f c0       	rjmp	.+126    	; 0x20ca <LCD_voidInit+0x4b0>
	else if (__tmp > 65535)
    204c:	6b a1       	ldd	r22, Y+35	; 0x23
    204e:	7c a1       	ldd	r23, Y+36	; 0x24
    2050:	8d a1       	ldd	r24, Y+37	; 0x25
    2052:	9e a1       	ldd	r25, Y+38	; 0x26
    2054:	20 e0       	ldi	r18, 0x00	; 0
    2056:	3f ef       	ldi	r19, 0xFF	; 255
    2058:	4f e7       	ldi	r20, 0x7F	; 127
    205a:	57 e4       	ldi	r21, 0x47	; 71
    205c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2060:	18 16       	cp	r1, r24
    2062:	4c f5       	brge	.+82     	; 0x20b6 <LCD_voidInit+0x49c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2064:	6f a1       	ldd	r22, Y+39	; 0x27
    2066:	78 a5       	ldd	r23, Y+40	; 0x28
    2068:	89 a5       	ldd	r24, Y+41	; 0x29
    206a:	9a a5       	ldd	r25, Y+42	; 0x2a
    206c:	20 e0       	ldi	r18, 0x00	; 0
    206e:	30 e0       	ldi	r19, 0x00	; 0
    2070:	40 e2       	ldi	r20, 0x20	; 32
    2072:	51 e4       	ldi	r21, 0x41	; 65
    2074:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2078:	dc 01       	movw	r26, r24
    207a:	cb 01       	movw	r24, r22
    207c:	bc 01       	movw	r22, r24
    207e:	cd 01       	movw	r24, r26
    2080:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2084:	dc 01       	movw	r26, r24
    2086:	cb 01       	movw	r24, r22
    2088:	9a a3       	std	Y+34, r25	; 0x22
    208a:	89 a3       	std	Y+33, r24	; 0x21
    208c:	0f c0       	rjmp	.+30     	; 0x20ac <LCD_voidInit+0x492>
    208e:	88 ec       	ldi	r24, 0xC8	; 200
    2090:	90 e0       	ldi	r25, 0x00	; 0
    2092:	98 a3       	std	Y+32, r25	; 0x20
    2094:	8f 8f       	std	Y+31, r24	; 0x1f
    2096:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2098:	98 a1       	ldd	r25, Y+32	; 0x20
    209a:	01 97       	sbiw	r24, 0x01	; 1
    209c:	f1 f7       	brne	.-4      	; 0x209a <LCD_voidInit+0x480>
    209e:	98 a3       	std	Y+32, r25	; 0x20
    20a0:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    20a2:	89 a1       	ldd	r24, Y+33	; 0x21
    20a4:	9a a1       	ldd	r25, Y+34	; 0x22
    20a6:	01 97       	sbiw	r24, 0x01	; 1
    20a8:	9a a3       	std	Y+34, r25	; 0x22
    20aa:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    20ac:	89 a1       	ldd	r24, Y+33	; 0x21
    20ae:	9a a1       	ldd	r25, Y+34	; 0x22
    20b0:	00 97       	sbiw	r24, 0x00	; 0
    20b2:	69 f7       	brne	.-38     	; 0x208e <LCD_voidInit+0x474>
    20b4:	14 c0       	rjmp	.+40     	; 0x20de <LCD_voidInit+0x4c4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    20b6:	6b a1       	ldd	r22, Y+35	; 0x23
    20b8:	7c a1       	ldd	r23, Y+36	; 0x24
    20ba:	8d a1       	ldd	r24, Y+37	; 0x25
    20bc:	9e a1       	ldd	r25, Y+38	; 0x26
    20be:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20c2:	dc 01       	movw	r26, r24
    20c4:	cb 01       	movw	r24, r22
    20c6:	9a a3       	std	Y+34, r25	; 0x22
    20c8:	89 a3       	std	Y+33, r24	; 0x21
    20ca:	89 a1       	ldd	r24, Y+33	; 0x21
    20cc:	9a a1       	ldd	r25, Y+34	; 0x22
    20ce:	9e 8f       	std	Y+30, r25	; 0x1e
    20d0:	8d 8f       	std	Y+29, r24	; 0x1d
    20d2:	8d 8d       	ldd	r24, Y+29	; 0x1d
    20d4:	9e 8d       	ldd	r25, Y+30	; 0x1e
    20d6:	01 97       	sbiw	r24, 0x01	; 1
    20d8:	f1 f7       	brne	.-4      	; 0x20d6 <LCD_voidInit+0x4bc>
    20da:	9e 8f       	std	Y+30, r25	; 0x1e
    20dc:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms (1);
	LCD_voidSendCommand(LCD_CLEAR);
    20de:	81 e0       	ldi	r24, 0x01	; 1
    20e0:	0e 94 65 11 	call	0x22ca	; 0x22ca <LCD_voidSendCommand>
    20e4:	80 e0       	ldi	r24, 0x00	; 0
    20e6:	90 e0       	ldi	r25, 0x00	; 0
    20e8:	a0 e7       	ldi	r26, 0x70	; 112
    20ea:	b1 e4       	ldi	r27, 0x41	; 65
    20ec:	89 8f       	std	Y+25, r24	; 0x19
    20ee:	9a 8f       	std	Y+26, r25	; 0x1a
    20f0:	ab 8f       	std	Y+27, r26	; 0x1b
    20f2:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    20f4:	69 8d       	ldd	r22, Y+25	; 0x19
    20f6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    20f8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    20fa:	9c 8d       	ldd	r25, Y+28	; 0x1c
    20fc:	20 e0       	ldi	r18, 0x00	; 0
    20fe:	30 e0       	ldi	r19, 0x00	; 0
    2100:	4a ef       	ldi	r20, 0xFA	; 250
    2102:	54 e4       	ldi	r21, 0x44	; 68
    2104:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2108:	dc 01       	movw	r26, r24
    210a:	cb 01       	movw	r24, r22
    210c:	8d 8b       	std	Y+21, r24	; 0x15
    210e:	9e 8b       	std	Y+22, r25	; 0x16
    2110:	af 8b       	std	Y+23, r26	; 0x17
    2112:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2114:	6d 89       	ldd	r22, Y+21	; 0x15
    2116:	7e 89       	ldd	r23, Y+22	; 0x16
    2118:	8f 89       	ldd	r24, Y+23	; 0x17
    211a:	98 8d       	ldd	r25, Y+24	; 0x18
    211c:	20 e0       	ldi	r18, 0x00	; 0
    211e:	30 e0       	ldi	r19, 0x00	; 0
    2120:	40 e8       	ldi	r20, 0x80	; 128
    2122:	5f e3       	ldi	r21, 0x3F	; 63
    2124:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2128:	88 23       	and	r24, r24
    212a:	2c f4       	brge	.+10     	; 0x2136 <LCD_voidInit+0x51c>
		__ticks = 1;
    212c:	81 e0       	ldi	r24, 0x01	; 1
    212e:	90 e0       	ldi	r25, 0x00	; 0
    2130:	9c 8b       	std	Y+20, r25	; 0x14
    2132:	8b 8b       	std	Y+19, r24	; 0x13
    2134:	3f c0       	rjmp	.+126    	; 0x21b4 <LCD_voidInit+0x59a>
	else if (__tmp > 65535)
    2136:	6d 89       	ldd	r22, Y+21	; 0x15
    2138:	7e 89       	ldd	r23, Y+22	; 0x16
    213a:	8f 89       	ldd	r24, Y+23	; 0x17
    213c:	98 8d       	ldd	r25, Y+24	; 0x18
    213e:	20 e0       	ldi	r18, 0x00	; 0
    2140:	3f ef       	ldi	r19, 0xFF	; 255
    2142:	4f e7       	ldi	r20, 0x7F	; 127
    2144:	57 e4       	ldi	r21, 0x47	; 71
    2146:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    214a:	18 16       	cp	r1, r24
    214c:	4c f5       	brge	.+82     	; 0x21a0 <LCD_voidInit+0x586>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    214e:	69 8d       	ldd	r22, Y+25	; 0x19
    2150:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2152:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2154:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2156:	20 e0       	ldi	r18, 0x00	; 0
    2158:	30 e0       	ldi	r19, 0x00	; 0
    215a:	40 e2       	ldi	r20, 0x20	; 32
    215c:	51 e4       	ldi	r21, 0x41	; 65
    215e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2162:	dc 01       	movw	r26, r24
    2164:	cb 01       	movw	r24, r22
    2166:	bc 01       	movw	r22, r24
    2168:	cd 01       	movw	r24, r26
    216a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    216e:	dc 01       	movw	r26, r24
    2170:	cb 01       	movw	r24, r22
    2172:	9c 8b       	std	Y+20, r25	; 0x14
    2174:	8b 8b       	std	Y+19, r24	; 0x13
    2176:	0f c0       	rjmp	.+30     	; 0x2196 <LCD_voidInit+0x57c>
    2178:	88 ec       	ldi	r24, 0xC8	; 200
    217a:	90 e0       	ldi	r25, 0x00	; 0
    217c:	9a 8b       	std	Y+18, r25	; 0x12
    217e:	89 8b       	std	Y+17, r24	; 0x11
    2180:	89 89       	ldd	r24, Y+17	; 0x11
    2182:	9a 89       	ldd	r25, Y+18	; 0x12
    2184:	01 97       	sbiw	r24, 0x01	; 1
    2186:	f1 f7       	brne	.-4      	; 0x2184 <LCD_voidInit+0x56a>
    2188:	9a 8b       	std	Y+18, r25	; 0x12
    218a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    218c:	8b 89       	ldd	r24, Y+19	; 0x13
    218e:	9c 89       	ldd	r25, Y+20	; 0x14
    2190:	01 97       	sbiw	r24, 0x01	; 1
    2192:	9c 8b       	std	Y+20, r25	; 0x14
    2194:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2196:	8b 89       	ldd	r24, Y+19	; 0x13
    2198:	9c 89       	ldd	r25, Y+20	; 0x14
    219a:	00 97       	sbiw	r24, 0x00	; 0
    219c:	69 f7       	brne	.-38     	; 0x2178 <LCD_voidInit+0x55e>
    219e:	14 c0       	rjmp	.+40     	; 0x21c8 <LCD_voidInit+0x5ae>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    21a0:	6d 89       	ldd	r22, Y+21	; 0x15
    21a2:	7e 89       	ldd	r23, Y+22	; 0x16
    21a4:	8f 89       	ldd	r24, Y+23	; 0x17
    21a6:	98 8d       	ldd	r25, Y+24	; 0x18
    21a8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21ac:	dc 01       	movw	r26, r24
    21ae:	cb 01       	movw	r24, r22
    21b0:	9c 8b       	std	Y+20, r25	; 0x14
    21b2:	8b 8b       	std	Y+19, r24	; 0x13
    21b4:	8b 89       	ldd	r24, Y+19	; 0x13
    21b6:	9c 89       	ldd	r25, Y+20	; 0x14
    21b8:	98 8b       	std	Y+16, r25	; 0x10
    21ba:	8f 87       	std	Y+15, r24	; 0x0f
    21bc:	8f 85       	ldd	r24, Y+15	; 0x0f
    21be:	98 89       	ldd	r25, Y+16	; 0x10
    21c0:	01 97       	sbiw	r24, 0x01	; 1
    21c2:	f1 f7       	brne	.-4      	; 0x21c0 <LCD_voidInit+0x5a6>
    21c4:	98 8b       	std	Y+16, r25	; 0x10
    21c6:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms (15);
	LCD_voidSendCommand(LCD_ENTRY_MODE);
    21c8:	86 e0       	ldi	r24, 0x06	; 6
    21ca:	0e 94 65 11 	call	0x22ca	; 0x22ca <LCD_voidSendCommand>
    21ce:	80 e0       	ldi	r24, 0x00	; 0
    21d0:	90 e0       	ldi	r25, 0x00	; 0
    21d2:	a0 e0       	ldi	r26, 0x00	; 0
    21d4:	b0 e4       	ldi	r27, 0x40	; 64
    21d6:	8b 87       	std	Y+11, r24	; 0x0b
    21d8:	9c 87       	std	Y+12, r25	; 0x0c
    21da:	ad 87       	std	Y+13, r26	; 0x0d
    21dc:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21de:	6b 85       	ldd	r22, Y+11	; 0x0b
    21e0:	7c 85       	ldd	r23, Y+12	; 0x0c
    21e2:	8d 85       	ldd	r24, Y+13	; 0x0d
    21e4:	9e 85       	ldd	r25, Y+14	; 0x0e
    21e6:	20 e0       	ldi	r18, 0x00	; 0
    21e8:	30 e0       	ldi	r19, 0x00	; 0
    21ea:	4a ef       	ldi	r20, 0xFA	; 250
    21ec:	54 e4       	ldi	r21, 0x44	; 68
    21ee:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21f2:	dc 01       	movw	r26, r24
    21f4:	cb 01       	movw	r24, r22
    21f6:	8f 83       	std	Y+7, r24	; 0x07
    21f8:	98 87       	std	Y+8, r25	; 0x08
    21fa:	a9 87       	std	Y+9, r26	; 0x09
    21fc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    21fe:	6f 81       	ldd	r22, Y+7	; 0x07
    2200:	78 85       	ldd	r23, Y+8	; 0x08
    2202:	89 85       	ldd	r24, Y+9	; 0x09
    2204:	9a 85       	ldd	r25, Y+10	; 0x0a
    2206:	20 e0       	ldi	r18, 0x00	; 0
    2208:	30 e0       	ldi	r19, 0x00	; 0
    220a:	40 e8       	ldi	r20, 0x80	; 128
    220c:	5f e3       	ldi	r21, 0x3F	; 63
    220e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2212:	88 23       	and	r24, r24
    2214:	2c f4       	brge	.+10     	; 0x2220 <LCD_voidInit+0x606>
		__ticks = 1;
    2216:	81 e0       	ldi	r24, 0x01	; 1
    2218:	90 e0       	ldi	r25, 0x00	; 0
    221a:	9e 83       	std	Y+6, r25	; 0x06
    221c:	8d 83       	std	Y+5, r24	; 0x05
    221e:	3f c0       	rjmp	.+126    	; 0x229e <LCD_voidInit+0x684>
	else if (__tmp > 65535)
    2220:	6f 81       	ldd	r22, Y+7	; 0x07
    2222:	78 85       	ldd	r23, Y+8	; 0x08
    2224:	89 85       	ldd	r24, Y+9	; 0x09
    2226:	9a 85       	ldd	r25, Y+10	; 0x0a
    2228:	20 e0       	ldi	r18, 0x00	; 0
    222a:	3f ef       	ldi	r19, 0xFF	; 255
    222c:	4f e7       	ldi	r20, 0x7F	; 127
    222e:	57 e4       	ldi	r21, 0x47	; 71
    2230:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2234:	18 16       	cp	r1, r24
    2236:	4c f5       	brge	.+82     	; 0x228a <LCD_voidInit+0x670>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2238:	6b 85       	ldd	r22, Y+11	; 0x0b
    223a:	7c 85       	ldd	r23, Y+12	; 0x0c
    223c:	8d 85       	ldd	r24, Y+13	; 0x0d
    223e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2240:	20 e0       	ldi	r18, 0x00	; 0
    2242:	30 e0       	ldi	r19, 0x00	; 0
    2244:	40 e2       	ldi	r20, 0x20	; 32
    2246:	51 e4       	ldi	r21, 0x41	; 65
    2248:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    224c:	dc 01       	movw	r26, r24
    224e:	cb 01       	movw	r24, r22
    2250:	bc 01       	movw	r22, r24
    2252:	cd 01       	movw	r24, r26
    2254:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2258:	dc 01       	movw	r26, r24
    225a:	cb 01       	movw	r24, r22
    225c:	9e 83       	std	Y+6, r25	; 0x06
    225e:	8d 83       	std	Y+5, r24	; 0x05
    2260:	0f c0       	rjmp	.+30     	; 0x2280 <LCD_voidInit+0x666>
    2262:	88 ec       	ldi	r24, 0xC8	; 200
    2264:	90 e0       	ldi	r25, 0x00	; 0
    2266:	9c 83       	std	Y+4, r25	; 0x04
    2268:	8b 83       	std	Y+3, r24	; 0x03
    226a:	8b 81       	ldd	r24, Y+3	; 0x03
    226c:	9c 81       	ldd	r25, Y+4	; 0x04
    226e:	01 97       	sbiw	r24, 0x01	; 1
    2270:	f1 f7       	brne	.-4      	; 0x226e <LCD_voidInit+0x654>
    2272:	9c 83       	std	Y+4, r25	; 0x04
    2274:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2276:	8d 81       	ldd	r24, Y+5	; 0x05
    2278:	9e 81       	ldd	r25, Y+6	; 0x06
    227a:	01 97       	sbiw	r24, 0x01	; 1
    227c:	9e 83       	std	Y+6, r25	; 0x06
    227e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2280:	8d 81       	ldd	r24, Y+5	; 0x05
    2282:	9e 81       	ldd	r25, Y+6	; 0x06
    2284:	00 97       	sbiw	r24, 0x00	; 0
    2286:	69 f7       	brne	.-38     	; 0x2262 <LCD_voidInit+0x648>
    2288:	14 c0       	rjmp	.+40     	; 0x22b2 <LCD_voidInit+0x698>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    228a:	6f 81       	ldd	r22, Y+7	; 0x07
    228c:	78 85       	ldd	r23, Y+8	; 0x08
    228e:	89 85       	ldd	r24, Y+9	; 0x09
    2290:	9a 85       	ldd	r25, Y+10	; 0x0a
    2292:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2296:	dc 01       	movw	r26, r24
    2298:	cb 01       	movw	r24, r22
    229a:	9e 83       	std	Y+6, r25	; 0x06
    229c:	8d 83       	std	Y+5, r24	; 0x05
    229e:	8d 81       	ldd	r24, Y+5	; 0x05
    22a0:	9e 81       	ldd	r25, Y+6	; 0x06
    22a2:	9a 83       	std	Y+2, r25	; 0x02
    22a4:	89 83       	std	Y+1, r24	; 0x01
    22a6:	89 81       	ldd	r24, Y+1	; 0x01
    22a8:	9a 81       	ldd	r25, Y+2	; 0x02
    22aa:	01 97       	sbiw	r24, 0x01	; 1
    22ac:	f1 f7       	brne	.-4      	; 0x22aa <LCD_voidInit+0x690>
    22ae:	9a 83       	std	Y+2, r25	; 0x02
    22b0:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms (2);

}
    22b2:	cc 5a       	subi	r28, 0xAC	; 172
    22b4:	df 4f       	sbci	r29, 0xFF	; 255
    22b6:	0f b6       	in	r0, 0x3f	; 63
    22b8:	f8 94       	cli
    22ba:	de bf       	out	0x3e, r29	; 62
    22bc:	0f be       	out	0x3f, r0	; 63
    22be:	cd bf       	out	0x3d, r28	; 61
    22c0:	cf 91       	pop	r28
    22c2:	df 91       	pop	r29
    22c4:	1f 91       	pop	r17
    22c6:	0f 91       	pop	r16
    22c8:	08 95       	ret

000022ca <LCD_voidSendCommand>:

void LCD_voidSendCommand(u8 Copy_u8Command)
{
    22ca:	df 93       	push	r29
    22cc:	cf 93       	push	r28
    22ce:	0f 92       	push	r0
    22d0:	cd b7       	in	r28, 0x3d	; 61
    22d2:	de b7       	in	r29, 0x3e	; 62
    22d4:	89 83       	std	Y+1, r24	; 0x01
	DIO_enum_WriteChannel(RS, DIO_u8LOW);
    22d6:	83 e0       	ldi	r24, 0x03	; 3
    22d8:	60 e0       	ldi	r22, 0x00	; 0
    22da:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
	LCD_voidSendDataBus(Copy_u8Command);
    22de:	89 81       	ldd	r24, Y+1	; 0x01
    22e0:	0e 94 87 11 	call	0x230e	; 0x230e <LCD_voidSendDataBus>
}
    22e4:	0f 90       	pop	r0
    22e6:	cf 91       	pop	r28
    22e8:	df 91       	pop	r29
    22ea:	08 95       	ret

000022ec <LCD_voidSendData>:
void LCD_voidSendData(u8 Copy_u8Data)
{
    22ec:	df 93       	push	r29
    22ee:	cf 93       	push	r28
    22f0:	0f 92       	push	r0
    22f2:	cd b7       	in	r28, 0x3d	; 61
    22f4:	de b7       	in	r29, 0x3e	; 62
    22f6:	89 83       	std	Y+1, r24	; 0x01
	DIO_enum_WriteChannel(RS, DIO_u8High);
    22f8:	83 e0       	ldi	r24, 0x03	; 3
    22fa:	61 e0       	ldi	r22, 0x01	; 1
    22fc:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
	LCD_voidSendDataBus(Copy_u8Data);
    2300:	89 81       	ldd	r24, Y+1	; 0x01
    2302:	0e 94 87 11 	call	0x230e	; 0x230e <LCD_voidSendDataBus>
}
    2306:	0f 90       	pop	r0
    2308:	cf 91       	pop	r28
    230a:	df 91       	pop	r29
    230c:	08 95       	ret

0000230e <LCD_voidSendDataBus>:
void LCD_voidSendDataBus(u8 Copy_u8BUS)
{
    230e:	df 93       	push	r29
    2310:	cf 93       	push	r28
    2312:	cd b7       	in	r28, 0x3d	; 61
    2314:	de b7       	in	r29, 0x3e	; 62
    2316:	e1 97       	sbiw	r28, 0x31	; 49
    2318:	0f b6       	in	r0, 0x3f	; 63
    231a:	f8 94       	cli
    231c:	de bf       	out	0x3e, r29	; 62
    231e:	0f be       	out	0x3f, r0	; 63
    2320:	cd bf       	out	0x3d, r28	; 61
    2322:	89 ab       	std	Y+49, r24	; 0x31
	DIO_enum_WriteChannel(EN, DIO_u8High);
    2324:	82 e0       	ldi	r24, 0x02	; 2
    2326:	61 e0       	ldi	r22, 0x01	; 1
    2328:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>

	DIO_enum_WriteChannel(D7, GET_BIT(Copy_u8BUS,7));
    232c:	89 a9       	ldd	r24, Y+49	; 0x31
    232e:	98 2f       	mov	r25, r24
    2330:	99 1f       	adc	r25, r25
    2332:	99 27       	eor	r25, r25
    2334:	99 1f       	adc	r25, r25
    2336:	8c e0       	ldi	r24, 0x0C	; 12
    2338:	69 2f       	mov	r22, r25
    233a:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
	DIO_enum_WriteChannel(D6, GET_BIT(Copy_u8BUS,6));
    233e:	89 a9       	ldd	r24, Y+49	; 0x31
    2340:	82 95       	swap	r24
    2342:	86 95       	lsr	r24
    2344:	86 95       	lsr	r24
    2346:	83 70       	andi	r24, 0x03	; 3
    2348:	98 2f       	mov	r25, r24
    234a:	91 70       	andi	r25, 0x01	; 1
    234c:	8a e0       	ldi	r24, 0x0A	; 10
    234e:	69 2f       	mov	r22, r25
    2350:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
	DIO_enum_WriteChannel(D5, GET_BIT(Copy_u8BUS,5));
    2354:	89 a9       	ldd	r24, Y+49	; 0x31
    2356:	82 95       	swap	r24
    2358:	86 95       	lsr	r24
    235a:	87 70       	andi	r24, 0x07	; 7
    235c:	98 2f       	mov	r25, r24
    235e:	91 70       	andi	r25, 0x01	; 1
    2360:	89 e0       	ldi	r24, 0x09	; 9
    2362:	69 2f       	mov	r22, r25
    2364:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
	DIO_enum_WriteChannel(D4, GET_BIT(Copy_u8BUS,4));
    2368:	89 a9       	ldd	r24, Y+49	; 0x31
    236a:	82 95       	swap	r24
    236c:	8f 70       	andi	r24, 0x0F	; 15
    236e:	98 2f       	mov	r25, r24
    2370:	91 70       	andi	r25, 0x01	; 1
    2372:	88 e0       	ldi	r24, 0x08	; 8
    2374:	69 2f       	mov	r22, r25
    2376:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
	
	DIO_enum_WriteChannel(EN, DIO_u8LOW);
    237a:	82 e0       	ldi	r24, 0x02	; 2
    237c:	60 e0       	ldi	r22, 0x00	; 0
    237e:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
    2382:	80 e0       	ldi	r24, 0x00	; 0
    2384:	90 e0       	ldi	r25, 0x00	; 0
    2386:	a0 ea       	ldi	r26, 0xA0	; 160
    2388:	b0 e4       	ldi	r27, 0x40	; 64
    238a:	8d a7       	std	Y+45, r24	; 0x2d
    238c:	9e a7       	std	Y+46, r25	; 0x2e
    238e:	af a7       	std	Y+47, r26	; 0x2f
    2390:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2392:	6d a5       	ldd	r22, Y+45	; 0x2d
    2394:	7e a5       	ldd	r23, Y+46	; 0x2e
    2396:	8f a5       	ldd	r24, Y+47	; 0x2f
    2398:	98 a9       	ldd	r25, Y+48	; 0x30
    239a:	2b ea       	ldi	r18, 0xAB	; 171
    239c:	3a ea       	ldi	r19, 0xAA	; 170
    239e:	4a e2       	ldi	r20, 0x2A	; 42
    23a0:	50 e4       	ldi	r21, 0x40	; 64
    23a2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    23a6:	dc 01       	movw	r26, r24
    23a8:	cb 01       	movw	r24, r22
    23aa:	89 a7       	std	Y+41, r24	; 0x29
    23ac:	9a a7       	std	Y+42, r25	; 0x2a
    23ae:	ab a7       	std	Y+43, r26	; 0x2b
    23b0:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    23b2:	69 a5       	ldd	r22, Y+41	; 0x29
    23b4:	7a a5       	ldd	r23, Y+42	; 0x2a
    23b6:	8b a5       	ldd	r24, Y+43	; 0x2b
    23b8:	9c a5       	ldd	r25, Y+44	; 0x2c
    23ba:	20 e0       	ldi	r18, 0x00	; 0
    23bc:	30 e0       	ldi	r19, 0x00	; 0
    23be:	40 e8       	ldi	r20, 0x80	; 128
    23c0:	5f e3       	ldi	r21, 0x3F	; 63
    23c2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    23c6:	88 23       	and	r24, r24
    23c8:	1c f4       	brge	.+6      	; 0x23d0 <LCD_voidSendDataBus+0xc2>
		__ticks = 1;
    23ca:	81 e0       	ldi	r24, 0x01	; 1
    23cc:	88 a7       	std	Y+40, r24	; 0x28
    23ce:	91 c0       	rjmp	.+290    	; 0x24f2 <LCD_voidSendDataBus+0x1e4>
	else if (__tmp > 255)
    23d0:	69 a5       	ldd	r22, Y+41	; 0x29
    23d2:	7a a5       	ldd	r23, Y+42	; 0x2a
    23d4:	8b a5       	ldd	r24, Y+43	; 0x2b
    23d6:	9c a5       	ldd	r25, Y+44	; 0x2c
    23d8:	20 e0       	ldi	r18, 0x00	; 0
    23da:	30 e0       	ldi	r19, 0x00	; 0
    23dc:	4f e7       	ldi	r20, 0x7F	; 127
    23de:	53 e4       	ldi	r21, 0x43	; 67
    23e0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    23e4:	18 16       	cp	r1, r24
    23e6:	0c f0       	brlt	.+2      	; 0x23ea <LCD_voidSendDataBus+0xdc>
    23e8:	7b c0       	rjmp	.+246    	; 0x24e0 <LCD_voidSendDataBus+0x1d2>
	{
		_delay_ms(__us / 1000.0);
    23ea:	6d a5       	ldd	r22, Y+45	; 0x2d
    23ec:	7e a5       	ldd	r23, Y+46	; 0x2e
    23ee:	8f a5       	ldd	r24, Y+47	; 0x2f
    23f0:	98 a9       	ldd	r25, Y+48	; 0x30
    23f2:	20 e0       	ldi	r18, 0x00	; 0
    23f4:	30 e0       	ldi	r19, 0x00	; 0
    23f6:	4a e7       	ldi	r20, 0x7A	; 122
    23f8:	54 e4       	ldi	r21, 0x44	; 68
    23fa:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    23fe:	dc 01       	movw	r26, r24
    2400:	cb 01       	movw	r24, r22
    2402:	8c a3       	std	Y+36, r24	; 0x24
    2404:	9d a3       	std	Y+37, r25	; 0x25
    2406:	ae a3       	std	Y+38, r26	; 0x26
    2408:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    240a:	6c a1       	ldd	r22, Y+36	; 0x24
    240c:	7d a1       	ldd	r23, Y+37	; 0x25
    240e:	8e a1       	ldd	r24, Y+38	; 0x26
    2410:	9f a1       	ldd	r25, Y+39	; 0x27
    2412:	20 e0       	ldi	r18, 0x00	; 0
    2414:	30 e0       	ldi	r19, 0x00	; 0
    2416:	4a ef       	ldi	r20, 0xFA	; 250
    2418:	54 e4       	ldi	r21, 0x44	; 68
    241a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    241e:	dc 01       	movw	r26, r24
    2420:	cb 01       	movw	r24, r22
    2422:	88 a3       	std	Y+32, r24	; 0x20
    2424:	99 a3       	std	Y+33, r25	; 0x21
    2426:	aa a3       	std	Y+34, r26	; 0x22
    2428:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    242a:	68 a1       	ldd	r22, Y+32	; 0x20
    242c:	79 a1       	ldd	r23, Y+33	; 0x21
    242e:	8a a1       	ldd	r24, Y+34	; 0x22
    2430:	9b a1       	ldd	r25, Y+35	; 0x23
    2432:	20 e0       	ldi	r18, 0x00	; 0
    2434:	30 e0       	ldi	r19, 0x00	; 0
    2436:	40 e8       	ldi	r20, 0x80	; 128
    2438:	5f e3       	ldi	r21, 0x3F	; 63
    243a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    243e:	88 23       	and	r24, r24
    2440:	2c f4       	brge	.+10     	; 0x244c <LCD_voidSendDataBus+0x13e>
		__ticks = 1;
    2442:	81 e0       	ldi	r24, 0x01	; 1
    2444:	90 e0       	ldi	r25, 0x00	; 0
    2446:	9f 8f       	std	Y+31, r25	; 0x1f
    2448:	8e 8f       	std	Y+30, r24	; 0x1e
    244a:	3f c0       	rjmp	.+126    	; 0x24ca <LCD_voidSendDataBus+0x1bc>
	else if (__tmp > 65535)
    244c:	68 a1       	ldd	r22, Y+32	; 0x20
    244e:	79 a1       	ldd	r23, Y+33	; 0x21
    2450:	8a a1       	ldd	r24, Y+34	; 0x22
    2452:	9b a1       	ldd	r25, Y+35	; 0x23
    2454:	20 e0       	ldi	r18, 0x00	; 0
    2456:	3f ef       	ldi	r19, 0xFF	; 255
    2458:	4f e7       	ldi	r20, 0x7F	; 127
    245a:	57 e4       	ldi	r21, 0x47	; 71
    245c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2460:	18 16       	cp	r1, r24
    2462:	4c f5       	brge	.+82     	; 0x24b6 <LCD_voidSendDataBus+0x1a8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2464:	6c a1       	ldd	r22, Y+36	; 0x24
    2466:	7d a1       	ldd	r23, Y+37	; 0x25
    2468:	8e a1       	ldd	r24, Y+38	; 0x26
    246a:	9f a1       	ldd	r25, Y+39	; 0x27
    246c:	20 e0       	ldi	r18, 0x00	; 0
    246e:	30 e0       	ldi	r19, 0x00	; 0
    2470:	40 e2       	ldi	r20, 0x20	; 32
    2472:	51 e4       	ldi	r21, 0x41	; 65
    2474:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2478:	dc 01       	movw	r26, r24
    247a:	cb 01       	movw	r24, r22
    247c:	bc 01       	movw	r22, r24
    247e:	cd 01       	movw	r24, r26
    2480:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2484:	dc 01       	movw	r26, r24
    2486:	cb 01       	movw	r24, r22
    2488:	9f 8f       	std	Y+31, r25	; 0x1f
    248a:	8e 8f       	std	Y+30, r24	; 0x1e
    248c:	0f c0       	rjmp	.+30     	; 0x24ac <LCD_voidSendDataBus+0x19e>
    248e:	88 ec       	ldi	r24, 0xC8	; 200
    2490:	90 e0       	ldi	r25, 0x00	; 0
    2492:	9d 8f       	std	Y+29, r25	; 0x1d
    2494:	8c 8f       	std	Y+28, r24	; 0x1c
    2496:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2498:	9d 8d       	ldd	r25, Y+29	; 0x1d
    249a:	01 97       	sbiw	r24, 0x01	; 1
    249c:	f1 f7       	brne	.-4      	; 0x249a <LCD_voidSendDataBus+0x18c>
    249e:	9d 8f       	std	Y+29, r25	; 0x1d
    24a0:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    24a2:	8e 8d       	ldd	r24, Y+30	; 0x1e
    24a4:	9f 8d       	ldd	r25, Y+31	; 0x1f
    24a6:	01 97       	sbiw	r24, 0x01	; 1
    24a8:	9f 8f       	std	Y+31, r25	; 0x1f
    24aa:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    24ac:	8e 8d       	ldd	r24, Y+30	; 0x1e
    24ae:	9f 8d       	ldd	r25, Y+31	; 0x1f
    24b0:	00 97       	sbiw	r24, 0x00	; 0
    24b2:	69 f7       	brne	.-38     	; 0x248e <LCD_voidSendDataBus+0x180>
    24b4:	24 c0       	rjmp	.+72     	; 0x24fe <LCD_voidSendDataBus+0x1f0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    24b6:	68 a1       	ldd	r22, Y+32	; 0x20
    24b8:	79 a1       	ldd	r23, Y+33	; 0x21
    24ba:	8a a1       	ldd	r24, Y+34	; 0x22
    24bc:	9b a1       	ldd	r25, Y+35	; 0x23
    24be:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24c2:	dc 01       	movw	r26, r24
    24c4:	cb 01       	movw	r24, r22
    24c6:	9f 8f       	std	Y+31, r25	; 0x1f
    24c8:	8e 8f       	std	Y+30, r24	; 0x1e
    24ca:	8e 8d       	ldd	r24, Y+30	; 0x1e
    24cc:	9f 8d       	ldd	r25, Y+31	; 0x1f
    24ce:	9b 8f       	std	Y+27, r25	; 0x1b
    24d0:	8a 8f       	std	Y+26, r24	; 0x1a
    24d2:	8a 8d       	ldd	r24, Y+26	; 0x1a
    24d4:	9b 8d       	ldd	r25, Y+27	; 0x1b
    24d6:	01 97       	sbiw	r24, 0x01	; 1
    24d8:	f1 f7       	brne	.-4      	; 0x24d6 <LCD_voidSendDataBus+0x1c8>
    24da:	9b 8f       	std	Y+27, r25	; 0x1b
    24dc:	8a 8f       	std	Y+26, r24	; 0x1a
    24de:	0f c0       	rjmp	.+30     	; 0x24fe <LCD_voidSendDataBus+0x1f0>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    24e0:	69 a5       	ldd	r22, Y+41	; 0x29
    24e2:	7a a5       	ldd	r23, Y+42	; 0x2a
    24e4:	8b a5       	ldd	r24, Y+43	; 0x2b
    24e6:	9c a5       	ldd	r25, Y+44	; 0x2c
    24e8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24ec:	dc 01       	movw	r26, r24
    24ee:	cb 01       	movw	r24, r22
    24f0:	88 a7       	std	Y+40, r24	; 0x28
    24f2:	88 a5       	ldd	r24, Y+40	; 0x28
    24f4:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    24f6:	89 8d       	ldd	r24, Y+25	; 0x19
    24f8:	8a 95       	dec	r24
    24fa:	f1 f7       	brne	.-4      	; 0x24f8 <LCD_voidSendDataBus+0x1ea>
    24fc:	89 8f       	std	Y+25, r24	; 0x19
	_delay_us (5);
	DIO_enum_WriteChannel(EN, DIO_u8High);
    24fe:	82 e0       	ldi	r24, 0x02	; 2
    2500:	61 e0       	ldi	r22, 0x01	; 1
    2502:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>

	DIO_enum_WriteChannel(D7, GET_BIT(Copy_u8BUS,3));
    2506:	89 a9       	ldd	r24, Y+49	; 0x31
    2508:	86 95       	lsr	r24
    250a:	86 95       	lsr	r24
    250c:	86 95       	lsr	r24
    250e:	98 2f       	mov	r25, r24
    2510:	91 70       	andi	r25, 0x01	; 1
    2512:	8c e0       	ldi	r24, 0x0C	; 12
    2514:	69 2f       	mov	r22, r25
    2516:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
	DIO_enum_WriteChannel(D6, GET_BIT(Copy_u8BUS,2));
    251a:	89 a9       	ldd	r24, Y+49	; 0x31
    251c:	86 95       	lsr	r24
    251e:	86 95       	lsr	r24
    2520:	98 2f       	mov	r25, r24
    2522:	91 70       	andi	r25, 0x01	; 1
    2524:	8a e0       	ldi	r24, 0x0A	; 10
    2526:	69 2f       	mov	r22, r25
    2528:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
	DIO_enum_WriteChannel(D5, GET_BIT(Copy_u8BUS,1));
    252c:	89 a9       	ldd	r24, Y+49	; 0x31
    252e:	86 95       	lsr	r24
    2530:	98 2f       	mov	r25, r24
    2532:	91 70       	andi	r25, 0x01	; 1
    2534:	89 e0       	ldi	r24, 0x09	; 9
    2536:	69 2f       	mov	r22, r25
    2538:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
	DIO_enum_WriteChannel(D4, GET_BIT(Copy_u8BUS,0));
    253c:	89 a9       	ldd	r24, Y+49	; 0x31
    253e:	98 2f       	mov	r25, r24
    2540:	91 70       	andi	r25, 0x01	; 1
    2542:	88 e0       	ldi	r24, 0x08	; 8
    2544:	69 2f       	mov	r22, r25
    2546:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
	
	DIO_enum_WriteChannel(EN, DIO_u8LOW);
    254a:	82 e0       	ldi	r24, 0x02	; 2
    254c:	60 e0       	ldi	r22, 0x00	; 0
    254e:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
    2552:	80 e0       	ldi	r24, 0x00	; 0
    2554:	90 e0       	ldi	r25, 0x00	; 0
    2556:	a0 ea       	ldi	r26, 0xA0	; 160
    2558:	b0 e4       	ldi	r27, 0x40	; 64
    255a:	8d 8b       	std	Y+21, r24	; 0x15
    255c:	9e 8b       	std	Y+22, r25	; 0x16
    255e:	af 8b       	std	Y+23, r26	; 0x17
    2560:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2562:	6d 89       	ldd	r22, Y+21	; 0x15
    2564:	7e 89       	ldd	r23, Y+22	; 0x16
    2566:	8f 89       	ldd	r24, Y+23	; 0x17
    2568:	98 8d       	ldd	r25, Y+24	; 0x18
    256a:	2b ea       	ldi	r18, 0xAB	; 171
    256c:	3a ea       	ldi	r19, 0xAA	; 170
    256e:	4a e2       	ldi	r20, 0x2A	; 42
    2570:	50 e4       	ldi	r21, 0x40	; 64
    2572:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2576:	dc 01       	movw	r26, r24
    2578:	cb 01       	movw	r24, r22
    257a:	89 8b       	std	Y+17, r24	; 0x11
    257c:	9a 8b       	std	Y+18, r25	; 0x12
    257e:	ab 8b       	std	Y+19, r26	; 0x13
    2580:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    2582:	69 89       	ldd	r22, Y+17	; 0x11
    2584:	7a 89       	ldd	r23, Y+18	; 0x12
    2586:	8b 89       	ldd	r24, Y+19	; 0x13
    2588:	9c 89       	ldd	r25, Y+20	; 0x14
    258a:	20 e0       	ldi	r18, 0x00	; 0
    258c:	30 e0       	ldi	r19, 0x00	; 0
    258e:	40 e8       	ldi	r20, 0x80	; 128
    2590:	5f e3       	ldi	r21, 0x3F	; 63
    2592:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2596:	88 23       	and	r24, r24
    2598:	1c f4       	brge	.+6      	; 0x25a0 <LCD_voidSendDataBus+0x292>
		__ticks = 1;
    259a:	81 e0       	ldi	r24, 0x01	; 1
    259c:	88 8b       	std	Y+16, r24	; 0x10
    259e:	91 c0       	rjmp	.+290    	; 0x26c2 <LCD_voidSendDataBus+0x3b4>
	else if (__tmp > 255)
    25a0:	69 89       	ldd	r22, Y+17	; 0x11
    25a2:	7a 89       	ldd	r23, Y+18	; 0x12
    25a4:	8b 89       	ldd	r24, Y+19	; 0x13
    25a6:	9c 89       	ldd	r25, Y+20	; 0x14
    25a8:	20 e0       	ldi	r18, 0x00	; 0
    25aa:	30 e0       	ldi	r19, 0x00	; 0
    25ac:	4f e7       	ldi	r20, 0x7F	; 127
    25ae:	53 e4       	ldi	r21, 0x43	; 67
    25b0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    25b4:	18 16       	cp	r1, r24
    25b6:	0c f0       	brlt	.+2      	; 0x25ba <LCD_voidSendDataBus+0x2ac>
    25b8:	7b c0       	rjmp	.+246    	; 0x26b0 <LCD_voidSendDataBus+0x3a2>
	{
		_delay_ms(__us / 1000.0);
    25ba:	6d 89       	ldd	r22, Y+21	; 0x15
    25bc:	7e 89       	ldd	r23, Y+22	; 0x16
    25be:	8f 89       	ldd	r24, Y+23	; 0x17
    25c0:	98 8d       	ldd	r25, Y+24	; 0x18
    25c2:	20 e0       	ldi	r18, 0x00	; 0
    25c4:	30 e0       	ldi	r19, 0x00	; 0
    25c6:	4a e7       	ldi	r20, 0x7A	; 122
    25c8:	54 e4       	ldi	r21, 0x44	; 68
    25ca:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    25ce:	dc 01       	movw	r26, r24
    25d0:	cb 01       	movw	r24, r22
    25d2:	8c 87       	std	Y+12, r24	; 0x0c
    25d4:	9d 87       	std	Y+13, r25	; 0x0d
    25d6:	ae 87       	std	Y+14, r26	; 0x0e
    25d8:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    25da:	6c 85       	ldd	r22, Y+12	; 0x0c
    25dc:	7d 85       	ldd	r23, Y+13	; 0x0d
    25de:	8e 85       	ldd	r24, Y+14	; 0x0e
    25e0:	9f 85       	ldd	r25, Y+15	; 0x0f
    25e2:	20 e0       	ldi	r18, 0x00	; 0
    25e4:	30 e0       	ldi	r19, 0x00	; 0
    25e6:	4a ef       	ldi	r20, 0xFA	; 250
    25e8:	54 e4       	ldi	r21, 0x44	; 68
    25ea:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25ee:	dc 01       	movw	r26, r24
    25f0:	cb 01       	movw	r24, r22
    25f2:	88 87       	std	Y+8, r24	; 0x08
    25f4:	99 87       	std	Y+9, r25	; 0x09
    25f6:	aa 87       	std	Y+10, r26	; 0x0a
    25f8:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    25fa:	68 85       	ldd	r22, Y+8	; 0x08
    25fc:	79 85       	ldd	r23, Y+9	; 0x09
    25fe:	8a 85       	ldd	r24, Y+10	; 0x0a
    2600:	9b 85       	ldd	r25, Y+11	; 0x0b
    2602:	20 e0       	ldi	r18, 0x00	; 0
    2604:	30 e0       	ldi	r19, 0x00	; 0
    2606:	40 e8       	ldi	r20, 0x80	; 128
    2608:	5f e3       	ldi	r21, 0x3F	; 63
    260a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    260e:	88 23       	and	r24, r24
    2610:	2c f4       	brge	.+10     	; 0x261c <LCD_voidSendDataBus+0x30e>
		__ticks = 1;
    2612:	81 e0       	ldi	r24, 0x01	; 1
    2614:	90 e0       	ldi	r25, 0x00	; 0
    2616:	9f 83       	std	Y+7, r25	; 0x07
    2618:	8e 83       	std	Y+6, r24	; 0x06
    261a:	3f c0       	rjmp	.+126    	; 0x269a <LCD_voidSendDataBus+0x38c>
	else if (__tmp > 65535)
    261c:	68 85       	ldd	r22, Y+8	; 0x08
    261e:	79 85       	ldd	r23, Y+9	; 0x09
    2620:	8a 85       	ldd	r24, Y+10	; 0x0a
    2622:	9b 85       	ldd	r25, Y+11	; 0x0b
    2624:	20 e0       	ldi	r18, 0x00	; 0
    2626:	3f ef       	ldi	r19, 0xFF	; 255
    2628:	4f e7       	ldi	r20, 0x7F	; 127
    262a:	57 e4       	ldi	r21, 0x47	; 71
    262c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2630:	18 16       	cp	r1, r24
    2632:	4c f5       	brge	.+82     	; 0x2686 <LCD_voidSendDataBus+0x378>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2634:	6c 85       	ldd	r22, Y+12	; 0x0c
    2636:	7d 85       	ldd	r23, Y+13	; 0x0d
    2638:	8e 85       	ldd	r24, Y+14	; 0x0e
    263a:	9f 85       	ldd	r25, Y+15	; 0x0f
    263c:	20 e0       	ldi	r18, 0x00	; 0
    263e:	30 e0       	ldi	r19, 0x00	; 0
    2640:	40 e2       	ldi	r20, 0x20	; 32
    2642:	51 e4       	ldi	r21, 0x41	; 65
    2644:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2648:	dc 01       	movw	r26, r24
    264a:	cb 01       	movw	r24, r22
    264c:	bc 01       	movw	r22, r24
    264e:	cd 01       	movw	r24, r26
    2650:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2654:	dc 01       	movw	r26, r24
    2656:	cb 01       	movw	r24, r22
    2658:	9f 83       	std	Y+7, r25	; 0x07
    265a:	8e 83       	std	Y+6, r24	; 0x06
    265c:	0f c0       	rjmp	.+30     	; 0x267c <LCD_voidSendDataBus+0x36e>
    265e:	88 ec       	ldi	r24, 0xC8	; 200
    2660:	90 e0       	ldi	r25, 0x00	; 0
    2662:	9d 83       	std	Y+5, r25	; 0x05
    2664:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2666:	8c 81       	ldd	r24, Y+4	; 0x04
    2668:	9d 81       	ldd	r25, Y+5	; 0x05
    266a:	01 97       	sbiw	r24, 0x01	; 1
    266c:	f1 f7       	brne	.-4      	; 0x266a <LCD_voidSendDataBus+0x35c>
    266e:	9d 83       	std	Y+5, r25	; 0x05
    2670:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2672:	8e 81       	ldd	r24, Y+6	; 0x06
    2674:	9f 81       	ldd	r25, Y+7	; 0x07
    2676:	01 97       	sbiw	r24, 0x01	; 1
    2678:	9f 83       	std	Y+7, r25	; 0x07
    267a:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    267c:	8e 81       	ldd	r24, Y+6	; 0x06
    267e:	9f 81       	ldd	r25, Y+7	; 0x07
    2680:	00 97       	sbiw	r24, 0x00	; 0
    2682:	69 f7       	brne	.-38     	; 0x265e <LCD_voidSendDataBus+0x350>
    2684:	24 c0       	rjmp	.+72     	; 0x26ce <LCD_voidSendDataBus+0x3c0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2686:	68 85       	ldd	r22, Y+8	; 0x08
    2688:	79 85       	ldd	r23, Y+9	; 0x09
    268a:	8a 85       	ldd	r24, Y+10	; 0x0a
    268c:	9b 85       	ldd	r25, Y+11	; 0x0b
    268e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2692:	dc 01       	movw	r26, r24
    2694:	cb 01       	movw	r24, r22
    2696:	9f 83       	std	Y+7, r25	; 0x07
    2698:	8e 83       	std	Y+6, r24	; 0x06
    269a:	8e 81       	ldd	r24, Y+6	; 0x06
    269c:	9f 81       	ldd	r25, Y+7	; 0x07
    269e:	9b 83       	std	Y+3, r25	; 0x03
    26a0:	8a 83       	std	Y+2, r24	; 0x02
    26a2:	8a 81       	ldd	r24, Y+2	; 0x02
    26a4:	9b 81       	ldd	r25, Y+3	; 0x03
    26a6:	01 97       	sbiw	r24, 0x01	; 1
    26a8:	f1 f7       	brne	.-4      	; 0x26a6 <LCD_voidSendDataBus+0x398>
    26aa:	9b 83       	std	Y+3, r25	; 0x03
    26ac:	8a 83       	std	Y+2, r24	; 0x02
    26ae:	0f c0       	rjmp	.+30     	; 0x26ce <LCD_voidSendDataBus+0x3c0>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    26b0:	69 89       	ldd	r22, Y+17	; 0x11
    26b2:	7a 89       	ldd	r23, Y+18	; 0x12
    26b4:	8b 89       	ldd	r24, Y+19	; 0x13
    26b6:	9c 89       	ldd	r25, Y+20	; 0x14
    26b8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    26bc:	dc 01       	movw	r26, r24
    26be:	cb 01       	movw	r24, r22
    26c0:	88 8b       	std	Y+16, r24	; 0x10
    26c2:	88 89       	ldd	r24, Y+16	; 0x10
    26c4:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    26c6:	89 81       	ldd	r24, Y+1	; 0x01
    26c8:	8a 95       	dec	r24
    26ca:	f1 f7       	brne	.-4      	; 0x26c8 <LCD_voidSendDataBus+0x3ba>
    26cc:	89 83       	std	Y+1, r24	; 0x01
	_delay_us (5);

}
    26ce:	e1 96       	adiw	r28, 0x31	; 49
    26d0:	0f b6       	in	r0, 0x3f	; 63
    26d2:	f8 94       	cli
    26d4:	de bf       	out	0x3e, r29	; 62
    26d6:	0f be       	out	0x3f, r0	; 63
    26d8:	cd bf       	out	0x3d, r28	; 61
    26da:	cf 91       	pop	r28
    26dc:	df 91       	pop	r29
    26de:	08 95       	ret

000026e0 <LCD_voidWriteChar>:
void LCD_voidWriteChar(u8 Copy_u8Character)
{
    26e0:	df 93       	push	r29
    26e2:	cf 93       	push	r28
    26e4:	0f 92       	push	r0
    26e6:	cd b7       	in	r28, 0x3d	; 61
    26e8:	de b7       	in	r29, 0x3e	; 62
    26ea:	89 83       	std	Y+1, r24	; 0x01
	DIO_enum_WriteChannel(RS, DIO_u8High);
    26ec:	83 e0       	ldi	r24, 0x03	; 3
    26ee:	61 e0       	ldi	r22, 0x01	; 1
    26f0:	0e 94 db 07 	call	0xfb6	; 0xfb6 <DIO_enum_WriteChannel>
	LCD_voidSendDataBus(Copy_u8Character);	
    26f4:	89 81       	ldd	r24, Y+1	; 0x01
    26f6:	0e 94 87 11 	call	0x230e	; 0x230e <LCD_voidSendDataBus>
}
    26fa:	0f 90       	pop	r0
    26fc:	cf 91       	pop	r28
    26fe:	df 91       	pop	r29
    2700:	08 95       	ret

00002702 <LCD_voidWriteString>:
void LCD_voidWriteString(pu8 Ptr_u8String)
{
    2702:	df 93       	push	r29
    2704:	cf 93       	push	r28
    2706:	cd b7       	in	r28, 0x3d	; 61
    2708:	de b7       	in	r29, 0x3e	; 62
    270a:	6b 97       	sbiw	r28, 0x1b	; 27
    270c:	0f b6       	in	r0, 0x3f	; 63
    270e:	f8 94       	cli
    2710:	de bf       	out	0x3e, r29	; 62
    2712:	0f be       	out	0x3f, r0	; 63
    2714:	cd bf       	out	0x3d, r28	; 61
    2716:	9b 8f       	std	Y+27, r25	; 0x1b
    2718:	8a 8f       	std	Y+26, r24	; 0x1a
	u8 Local_u8Counter = 0;
    271a:	19 8e       	std	Y+25, r1	; 0x19
    271c:	cc c0       	rjmp	.+408    	; 0x28b6 <LCD_voidWriteString+0x1b4>
	while(Ptr_u8String[Local_u8Counter] != '\0')
	{
		LCD_voidWriteChar(Ptr_u8String[Local_u8Counter]);
    271e:	89 8d       	ldd	r24, Y+25	; 0x19
    2720:	28 2f       	mov	r18, r24
    2722:	30 e0       	ldi	r19, 0x00	; 0
    2724:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2726:	9b 8d       	ldd	r25, Y+27	; 0x1b
    2728:	fc 01       	movw	r30, r24
    272a:	e2 0f       	add	r30, r18
    272c:	f3 1f       	adc	r31, r19
    272e:	80 81       	ld	r24, Z
    2730:	0e 94 70 13 	call	0x26e0	; 0x26e0 <LCD_voidWriteChar>
		Local_u8Counter++;
    2734:	89 8d       	ldd	r24, Y+25	; 0x19
    2736:	8f 5f       	subi	r24, 0xFF	; 255
    2738:	89 8f       	std	Y+25, r24	; 0x19
    273a:	80 e0       	ldi	r24, 0x00	; 0
    273c:	90 e0       	ldi	r25, 0x00	; 0
    273e:	a0 e0       	ldi	r26, 0x00	; 0
    2740:	b0 e4       	ldi	r27, 0x40	; 64
    2742:	8d 8b       	std	Y+21, r24	; 0x15
    2744:	9e 8b       	std	Y+22, r25	; 0x16
    2746:	af 8b       	std	Y+23, r26	; 0x17
    2748:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    274a:	6d 89       	ldd	r22, Y+21	; 0x15
    274c:	7e 89       	ldd	r23, Y+22	; 0x16
    274e:	8f 89       	ldd	r24, Y+23	; 0x17
    2750:	98 8d       	ldd	r25, Y+24	; 0x18
    2752:	2b ea       	ldi	r18, 0xAB	; 171
    2754:	3a ea       	ldi	r19, 0xAA	; 170
    2756:	4a e2       	ldi	r20, 0x2A	; 42
    2758:	50 e4       	ldi	r21, 0x40	; 64
    275a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    275e:	dc 01       	movw	r26, r24
    2760:	cb 01       	movw	r24, r22
    2762:	89 8b       	std	Y+17, r24	; 0x11
    2764:	9a 8b       	std	Y+18, r25	; 0x12
    2766:	ab 8b       	std	Y+19, r26	; 0x13
    2768:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    276a:	69 89       	ldd	r22, Y+17	; 0x11
    276c:	7a 89       	ldd	r23, Y+18	; 0x12
    276e:	8b 89       	ldd	r24, Y+19	; 0x13
    2770:	9c 89       	ldd	r25, Y+20	; 0x14
    2772:	20 e0       	ldi	r18, 0x00	; 0
    2774:	30 e0       	ldi	r19, 0x00	; 0
    2776:	40 e8       	ldi	r20, 0x80	; 128
    2778:	5f e3       	ldi	r21, 0x3F	; 63
    277a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    277e:	88 23       	and	r24, r24
    2780:	1c f4       	brge	.+6      	; 0x2788 <LCD_voidWriteString+0x86>
		__ticks = 1;
    2782:	81 e0       	ldi	r24, 0x01	; 1
    2784:	88 8b       	std	Y+16, r24	; 0x10
    2786:	91 c0       	rjmp	.+290    	; 0x28aa <LCD_voidWriteString+0x1a8>
	else if (__tmp > 255)
    2788:	69 89       	ldd	r22, Y+17	; 0x11
    278a:	7a 89       	ldd	r23, Y+18	; 0x12
    278c:	8b 89       	ldd	r24, Y+19	; 0x13
    278e:	9c 89       	ldd	r25, Y+20	; 0x14
    2790:	20 e0       	ldi	r18, 0x00	; 0
    2792:	30 e0       	ldi	r19, 0x00	; 0
    2794:	4f e7       	ldi	r20, 0x7F	; 127
    2796:	53 e4       	ldi	r21, 0x43	; 67
    2798:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    279c:	18 16       	cp	r1, r24
    279e:	0c f0       	brlt	.+2      	; 0x27a2 <LCD_voidWriteString+0xa0>
    27a0:	7b c0       	rjmp	.+246    	; 0x2898 <LCD_voidWriteString+0x196>
	{
		_delay_ms(__us / 1000.0);
    27a2:	6d 89       	ldd	r22, Y+21	; 0x15
    27a4:	7e 89       	ldd	r23, Y+22	; 0x16
    27a6:	8f 89       	ldd	r24, Y+23	; 0x17
    27a8:	98 8d       	ldd	r25, Y+24	; 0x18
    27aa:	20 e0       	ldi	r18, 0x00	; 0
    27ac:	30 e0       	ldi	r19, 0x00	; 0
    27ae:	4a e7       	ldi	r20, 0x7A	; 122
    27b0:	54 e4       	ldi	r21, 0x44	; 68
    27b2:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    27b6:	dc 01       	movw	r26, r24
    27b8:	cb 01       	movw	r24, r22
    27ba:	8c 87       	std	Y+12, r24	; 0x0c
    27bc:	9d 87       	std	Y+13, r25	; 0x0d
    27be:	ae 87       	std	Y+14, r26	; 0x0e
    27c0:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    27c2:	6c 85       	ldd	r22, Y+12	; 0x0c
    27c4:	7d 85       	ldd	r23, Y+13	; 0x0d
    27c6:	8e 85       	ldd	r24, Y+14	; 0x0e
    27c8:	9f 85       	ldd	r25, Y+15	; 0x0f
    27ca:	20 e0       	ldi	r18, 0x00	; 0
    27cc:	30 e0       	ldi	r19, 0x00	; 0
    27ce:	4a ef       	ldi	r20, 0xFA	; 250
    27d0:	54 e4       	ldi	r21, 0x44	; 68
    27d2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    27d6:	dc 01       	movw	r26, r24
    27d8:	cb 01       	movw	r24, r22
    27da:	88 87       	std	Y+8, r24	; 0x08
    27dc:	99 87       	std	Y+9, r25	; 0x09
    27de:	aa 87       	std	Y+10, r26	; 0x0a
    27e0:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    27e2:	68 85       	ldd	r22, Y+8	; 0x08
    27e4:	79 85       	ldd	r23, Y+9	; 0x09
    27e6:	8a 85       	ldd	r24, Y+10	; 0x0a
    27e8:	9b 85       	ldd	r25, Y+11	; 0x0b
    27ea:	20 e0       	ldi	r18, 0x00	; 0
    27ec:	30 e0       	ldi	r19, 0x00	; 0
    27ee:	40 e8       	ldi	r20, 0x80	; 128
    27f0:	5f e3       	ldi	r21, 0x3F	; 63
    27f2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    27f6:	88 23       	and	r24, r24
    27f8:	2c f4       	brge	.+10     	; 0x2804 <LCD_voidWriteString+0x102>
		__ticks = 1;
    27fa:	81 e0       	ldi	r24, 0x01	; 1
    27fc:	90 e0       	ldi	r25, 0x00	; 0
    27fe:	9f 83       	std	Y+7, r25	; 0x07
    2800:	8e 83       	std	Y+6, r24	; 0x06
    2802:	3f c0       	rjmp	.+126    	; 0x2882 <LCD_voidWriteString+0x180>
	else if (__tmp > 65535)
    2804:	68 85       	ldd	r22, Y+8	; 0x08
    2806:	79 85       	ldd	r23, Y+9	; 0x09
    2808:	8a 85       	ldd	r24, Y+10	; 0x0a
    280a:	9b 85       	ldd	r25, Y+11	; 0x0b
    280c:	20 e0       	ldi	r18, 0x00	; 0
    280e:	3f ef       	ldi	r19, 0xFF	; 255
    2810:	4f e7       	ldi	r20, 0x7F	; 127
    2812:	57 e4       	ldi	r21, 0x47	; 71
    2814:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2818:	18 16       	cp	r1, r24
    281a:	4c f5       	brge	.+82     	; 0x286e <LCD_voidWriteString+0x16c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    281c:	6c 85       	ldd	r22, Y+12	; 0x0c
    281e:	7d 85       	ldd	r23, Y+13	; 0x0d
    2820:	8e 85       	ldd	r24, Y+14	; 0x0e
    2822:	9f 85       	ldd	r25, Y+15	; 0x0f
    2824:	20 e0       	ldi	r18, 0x00	; 0
    2826:	30 e0       	ldi	r19, 0x00	; 0
    2828:	40 e2       	ldi	r20, 0x20	; 32
    282a:	51 e4       	ldi	r21, 0x41	; 65
    282c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2830:	dc 01       	movw	r26, r24
    2832:	cb 01       	movw	r24, r22
    2834:	bc 01       	movw	r22, r24
    2836:	cd 01       	movw	r24, r26
    2838:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    283c:	dc 01       	movw	r26, r24
    283e:	cb 01       	movw	r24, r22
    2840:	9f 83       	std	Y+7, r25	; 0x07
    2842:	8e 83       	std	Y+6, r24	; 0x06
    2844:	0f c0       	rjmp	.+30     	; 0x2864 <LCD_voidWriteString+0x162>
    2846:	88 ec       	ldi	r24, 0xC8	; 200
    2848:	90 e0       	ldi	r25, 0x00	; 0
    284a:	9d 83       	std	Y+5, r25	; 0x05
    284c:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    284e:	8c 81       	ldd	r24, Y+4	; 0x04
    2850:	9d 81       	ldd	r25, Y+5	; 0x05
    2852:	01 97       	sbiw	r24, 0x01	; 1
    2854:	f1 f7       	brne	.-4      	; 0x2852 <LCD_voidWriteString+0x150>
    2856:	9d 83       	std	Y+5, r25	; 0x05
    2858:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    285a:	8e 81       	ldd	r24, Y+6	; 0x06
    285c:	9f 81       	ldd	r25, Y+7	; 0x07
    285e:	01 97       	sbiw	r24, 0x01	; 1
    2860:	9f 83       	std	Y+7, r25	; 0x07
    2862:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2864:	8e 81       	ldd	r24, Y+6	; 0x06
    2866:	9f 81       	ldd	r25, Y+7	; 0x07
    2868:	00 97       	sbiw	r24, 0x00	; 0
    286a:	69 f7       	brne	.-38     	; 0x2846 <LCD_voidWriteString+0x144>
    286c:	24 c0       	rjmp	.+72     	; 0x28b6 <LCD_voidWriteString+0x1b4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    286e:	68 85       	ldd	r22, Y+8	; 0x08
    2870:	79 85       	ldd	r23, Y+9	; 0x09
    2872:	8a 85       	ldd	r24, Y+10	; 0x0a
    2874:	9b 85       	ldd	r25, Y+11	; 0x0b
    2876:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    287a:	dc 01       	movw	r26, r24
    287c:	cb 01       	movw	r24, r22
    287e:	9f 83       	std	Y+7, r25	; 0x07
    2880:	8e 83       	std	Y+6, r24	; 0x06
    2882:	8e 81       	ldd	r24, Y+6	; 0x06
    2884:	9f 81       	ldd	r25, Y+7	; 0x07
    2886:	9b 83       	std	Y+3, r25	; 0x03
    2888:	8a 83       	std	Y+2, r24	; 0x02
    288a:	8a 81       	ldd	r24, Y+2	; 0x02
    288c:	9b 81       	ldd	r25, Y+3	; 0x03
    288e:	01 97       	sbiw	r24, 0x01	; 1
    2890:	f1 f7       	brne	.-4      	; 0x288e <LCD_voidWriteString+0x18c>
    2892:	9b 83       	std	Y+3, r25	; 0x03
    2894:	8a 83       	std	Y+2, r24	; 0x02
    2896:	0f c0       	rjmp	.+30     	; 0x28b6 <LCD_voidWriteString+0x1b4>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2898:	69 89       	ldd	r22, Y+17	; 0x11
    289a:	7a 89       	ldd	r23, Y+18	; 0x12
    289c:	8b 89       	ldd	r24, Y+19	; 0x13
    289e:	9c 89       	ldd	r25, Y+20	; 0x14
    28a0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    28a4:	dc 01       	movw	r26, r24
    28a6:	cb 01       	movw	r24, r22
    28a8:	88 8b       	std	Y+16, r24	; 0x10
    28aa:	88 89       	ldd	r24, Y+16	; 0x10
    28ac:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    28ae:	89 81       	ldd	r24, Y+1	; 0x01
    28b0:	8a 95       	dec	r24
    28b2:	f1 f7       	brne	.-4      	; 0x28b0 <LCD_voidWriteString+0x1ae>
    28b4:	89 83       	std	Y+1, r24	; 0x01
	LCD_voidSendDataBus(Copy_u8Character);	
}
void LCD_voidWriteString(pu8 Ptr_u8String)
{
	u8 Local_u8Counter = 0;
	while(Ptr_u8String[Local_u8Counter] != '\0')
    28b6:	89 8d       	ldd	r24, Y+25	; 0x19
    28b8:	28 2f       	mov	r18, r24
    28ba:	30 e0       	ldi	r19, 0x00	; 0
    28bc:	8a 8d       	ldd	r24, Y+26	; 0x1a
    28be:	9b 8d       	ldd	r25, Y+27	; 0x1b
    28c0:	fc 01       	movw	r30, r24
    28c2:	e2 0f       	add	r30, r18
    28c4:	f3 1f       	adc	r31, r19
    28c6:	80 81       	ld	r24, Z
    28c8:	88 23       	and	r24, r24
    28ca:	09 f0       	breq	.+2      	; 0x28ce <LCD_voidWriteString+0x1cc>
    28cc:	28 cf       	rjmp	.-432    	; 0x271e <LCD_voidWriteString+0x1c>
		LCD_voidWriteChar(Ptr_u8String[Local_u8Counter]);
		Local_u8Counter++;
		_delay_us (2);
	}
	
}
    28ce:	6b 96       	adiw	r28, 0x1b	; 27
    28d0:	0f b6       	in	r0, 0x3f	; 63
    28d2:	f8 94       	cli
    28d4:	de bf       	out	0x3e, r29	; 62
    28d6:	0f be       	out	0x3f, r0	; 63
    28d8:	cd bf       	out	0x3d, r28	; 61
    28da:	cf 91       	pop	r28
    28dc:	df 91       	pop	r29
    28de:	08 95       	ret

000028e0 <LCD_voidWriteNumbers>:
void LCD_voidWriteNumbers(f32 Copy_f32Number)
{
    28e0:	0f 93       	push	r16
    28e2:	1f 93       	push	r17
    28e4:	df 93       	push	r29
    28e6:	cf 93       	push	r28
    28e8:	cd b7       	in	r28, 0x3d	; 61
    28ea:	de b7       	in	r29, 0x3e	; 62
    28ec:	e5 97       	sbiw	r28, 0x35	; 53
    28ee:	0f b6       	in	r0, 0x3f	; 63
    28f0:	f8 94       	cli
    28f2:	de bf       	out	0x3e, r29	; 62
    28f4:	0f be       	out	0x3f, r0	; 63
    28f6:	cd bf       	out	0x3d, r28	; 61
    28f8:	6a ab       	std	Y+50, r22	; 0x32
    28fa:	7b ab       	std	Y+51, r23	; 0x33
    28fc:	8c ab       	std	Y+52, r24	; 0x34
    28fe:	9d ab       	std	Y+53, r25	; 0x35
	u8 Local_u8Array[20];
	u32 Local_f32Number = (u32)(Copy_f32Number*100);
    2900:	6a a9       	ldd	r22, Y+50	; 0x32
    2902:	7b a9       	ldd	r23, Y+51	; 0x33
    2904:	8c a9       	ldd	r24, Y+52	; 0x34
    2906:	9d a9       	ldd	r25, Y+53	; 0x35
    2908:	20 e0       	ldi	r18, 0x00	; 0
    290a:	30 e0       	ldi	r19, 0x00	; 0
    290c:	48 ec       	ldi	r20, 0xC8	; 200
    290e:	52 e4       	ldi	r21, 0x42	; 66
    2910:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2914:	dc 01       	movw	r26, r24
    2916:	cb 01       	movw	r24, r22
    2918:	bc 01       	movw	r22, r24
    291a:	cd 01       	movw	r24, r26
    291c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2920:	dc 01       	movw	r26, r24
    2922:	cb 01       	movw	r24, r22
    2924:	8a 8f       	std	Y+26, r24	; 0x1a
    2926:	9b 8f       	std	Y+27, r25	; 0x1b
    2928:	ac 8f       	std	Y+28, r26	; 0x1c
    292a:	bd 8f       	std	Y+29, r27	; 0x1d
	s8 Local_s8Counter = 0;
    292c:	19 8e       	std	Y+25, r1	; 0x19
    292e:	2f c0       	rjmp	.+94     	; 0x298e <LCD_voidWriteNumbers+0xae>
	//Local_f32Number*=100;
	while (Local_f32Number != 0)
	{
		Local_u8Array[Local_s8Counter] = Local_f32Number%10;
    2930:	89 8d       	ldd	r24, Y+25	; 0x19
    2932:	08 2f       	mov	r16, r24
    2934:	11 27       	eor	r17, r17
    2936:	07 fd       	sbrc	r16, 7
    2938:	10 95       	com	r17
    293a:	8a 8d       	ldd	r24, Y+26	; 0x1a
    293c:	9b 8d       	ldd	r25, Y+27	; 0x1b
    293e:	ac 8d       	ldd	r26, Y+28	; 0x1c
    2940:	bd 8d       	ldd	r27, Y+29	; 0x1d
    2942:	2a e0       	ldi	r18, 0x0A	; 10
    2944:	30 e0       	ldi	r19, 0x00	; 0
    2946:	40 e0       	ldi	r20, 0x00	; 0
    2948:	50 e0       	ldi	r21, 0x00	; 0
    294a:	bc 01       	movw	r22, r24
    294c:	cd 01       	movw	r24, r26
    294e:	0e 94 ca 1f 	call	0x3f94	; 0x3f94 <__udivmodsi4>
    2952:	dc 01       	movw	r26, r24
    2954:	cb 01       	movw	r24, r22
    2956:	28 2f       	mov	r18, r24
    2958:	ce 01       	movw	r24, r28
    295a:	4e 96       	adiw	r24, 0x1e	; 30
    295c:	fc 01       	movw	r30, r24
    295e:	e0 0f       	add	r30, r16
    2960:	f1 1f       	adc	r31, r17
    2962:	20 83       	st	Z, r18
		Local_f32Number/=10;
    2964:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2966:	9b 8d       	ldd	r25, Y+27	; 0x1b
    2968:	ac 8d       	ldd	r26, Y+28	; 0x1c
    296a:	bd 8d       	ldd	r27, Y+29	; 0x1d
    296c:	2a e0       	ldi	r18, 0x0A	; 10
    296e:	30 e0       	ldi	r19, 0x00	; 0
    2970:	40 e0       	ldi	r20, 0x00	; 0
    2972:	50 e0       	ldi	r21, 0x00	; 0
    2974:	bc 01       	movw	r22, r24
    2976:	cd 01       	movw	r24, r26
    2978:	0e 94 ca 1f 	call	0x3f94	; 0x3f94 <__udivmodsi4>
    297c:	da 01       	movw	r26, r20
    297e:	c9 01       	movw	r24, r18
    2980:	8a 8f       	std	Y+26, r24	; 0x1a
    2982:	9b 8f       	std	Y+27, r25	; 0x1b
    2984:	ac 8f       	std	Y+28, r26	; 0x1c
    2986:	bd 8f       	std	Y+29, r27	; 0x1d
		Local_s8Counter++;
    2988:	89 8d       	ldd	r24, Y+25	; 0x19
    298a:	8f 5f       	subi	r24, 0xFF	; 255
    298c:	89 8f       	std	Y+25, r24	; 0x19
{
	u8 Local_u8Array[20];
	u32 Local_f32Number = (u32)(Copy_f32Number*100);
	s8 Local_s8Counter = 0;
	//Local_f32Number*=100;
	while (Local_f32Number != 0)
    298e:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2990:	9b 8d       	ldd	r25, Y+27	; 0x1b
    2992:	ac 8d       	ldd	r26, Y+28	; 0x1c
    2994:	bd 8d       	ldd	r27, Y+29	; 0x1d
    2996:	00 97       	sbiw	r24, 0x00	; 0
    2998:	a1 05       	cpc	r26, r1
    299a:	b1 05       	cpc	r27, r1
    299c:	49 f6       	brne	.-110    	; 0x2930 <LCD_voidWriteNumbers+0x50>
    299e:	d5 c0       	rjmp	.+426    	; 0x2b4a <LCD_voidWriteNumbers+0x26a>
		Local_f32Number/=10;
		Local_s8Counter++;
	}
	while(Local_s8Counter>0)
	{
		if(Local_s8Counter == 2)
    29a0:	89 8d       	ldd	r24, Y+25	; 0x19
    29a2:	82 30       	cpi	r24, 0x02	; 2
    29a4:	19 f4       	brne	.+6      	; 0x29ac <LCD_voidWriteNumbers+0xcc>
		{
			LCD_voidWriteChar('.');
    29a6:	8e e2       	ldi	r24, 0x2E	; 46
    29a8:	0e 94 70 13 	call	0x26e0	; 0x26e0 <LCD_voidWriteChar>
		}
		Local_s8Counter--;
    29ac:	89 8d       	ldd	r24, Y+25	; 0x19
    29ae:	81 50       	subi	r24, 0x01	; 1
    29b0:	89 8f       	std	Y+25, r24	; 0x19
		LCD_voidWriteChar(Local_u8Array[Local_s8Counter]+'0');
    29b2:	89 8d       	ldd	r24, Y+25	; 0x19
    29b4:	28 2f       	mov	r18, r24
    29b6:	33 27       	eor	r19, r19
    29b8:	27 fd       	sbrc	r18, 7
    29ba:	30 95       	com	r19
    29bc:	ce 01       	movw	r24, r28
    29be:	4e 96       	adiw	r24, 0x1e	; 30
    29c0:	fc 01       	movw	r30, r24
    29c2:	e2 0f       	add	r30, r18
    29c4:	f3 1f       	adc	r31, r19
    29c6:	80 81       	ld	r24, Z
    29c8:	80 5d       	subi	r24, 0xD0	; 208
    29ca:	0e 94 70 13 	call	0x26e0	; 0x26e0 <LCD_voidWriteChar>
    29ce:	80 e0       	ldi	r24, 0x00	; 0
    29d0:	90 e0       	ldi	r25, 0x00	; 0
    29d2:	a0 e0       	ldi	r26, 0x00	; 0
    29d4:	b0 e4       	ldi	r27, 0x40	; 64
    29d6:	8d 8b       	std	Y+21, r24	; 0x15
    29d8:	9e 8b       	std	Y+22, r25	; 0x16
    29da:	af 8b       	std	Y+23, r26	; 0x17
    29dc:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    29de:	6d 89       	ldd	r22, Y+21	; 0x15
    29e0:	7e 89       	ldd	r23, Y+22	; 0x16
    29e2:	8f 89       	ldd	r24, Y+23	; 0x17
    29e4:	98 8d       	ldd	r25, Y+24	; 0x18
    29e6:	2b ea       	ldi	r18, 0xAB	; 171
    29e8:	3a ea       	ldi	r19, 0xAA	; 170
    29ea:	4a e2       	ldi	r20, 0x2A	; 42
    29ec:	50 e4       	ldi	r21, 0x40	; 64
    29ee:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29f2:	dc 01       	movw	r26, r24
    29f4:	cb 01       	movw	r24, r22
    29f6:	89 8b       	std	Y+17, r24	; 0x11
    29f8:	9a 8b       	std	Y+18, r25	; 0x12
    29fa:	ab 8b       	std	Y+19, r26	; 0x13
    29fc:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    29fe:	69 89       	ldd	r22, Y+17	; 0x11
    2a00:	7a 89       	ldd	r23, Y+18	; 0x12
    2a02:	8b 89       	ldd	r24, Y+19	; 0x13
    2a04:	9c 89       	ldd	r25, Y+20	; 0x14
    2a06:	20 e0       	ldi	r18, 0x00	; 0
    2a08:	30 e0       	ldi	r19, 0x00	; 0
    2a0a:	40 e8       	ldi	r20, 0x80	; 128
    2a0c:	5f e3       	ldi	r21, 0x3F	; 63
    2a0e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2a12:	88 23       	and	r24, r24
    2a14:	1c f4       	brge	.+6      	; 0x2a1c <LCD_voidWriteNumbers+0x13c>
		__ticks = 1;
    2a16:	81 e0       	ldi	r24, 0x01	; 1
    2a18:	88 8b       	std	Y+16, r24	; 0x10
    2a1a:	91 c0       	rjmp	.+290    	; 0x2b3e <LCD_voidWriteNumbers+0x25e>
	else if (__tmp > 255)
    2a1c:	69 89       	ldd	r22, Y+17	; 0x11
    2a1e:	7a 89       	ldd	r23, Y+18	; 0x12
    2a20:	8b 89       	ldd	r24, Y+19	; 0x13
    2a22:	9c 89       	ldd	r25, Y+20	; 0x14
    2a24:	20 e0       	ldi	r18, 0x00	; 0
    2a26:	30 e0       	ldi	r19, 0x00	; 0
    2a28:	4f e7       	ldi	r20, 0x7F	; 127
    2a2a:	53 e4       	ldi	r21, 0x43	; 67
    2a2c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2a30:	18 16       	cp	r1, r24
    2a32:	0c f0       	brlt	.+2      	; 0x2a36 <LCD_voidWriteNumbers+0x156>
    2a34:	7b c0       	rjmp	.+246    	; 0x2b2c <LCD_voidWriteNumbers+0x24c>
	{
		_delay_ms(__us / 1000.0);
    2a36:	6d 89       	ldd	r22, Y+21	; 0x15
    2a38:	7e 89       	ldd	r23, Y+22	; 0x16
    2a3a:	8f 89       	ldd	r24, Y+23	; 0x17
    2a3c:	98 8d       	ldd	r25, Y+24	; 0x18
    2a3e:	20 e0       	ldi	r18, 0x00	; 0
    2a40:	30 e0       	ldi	r19, 0x00	; 0
    2a42:	4a e7       	ldi	r20, 0x7A	; 122
    2a44:	54 e4       	ldi	r21, 0x44	; 68
    2a46:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2a4a:	dc 01       	movw	r26, r24
    2a4c:	cb 01       	movw	r24, r22
    2a4e:	8c 87       	std	Y+12, r24	; 0x0c
    2a50:	9d 87       	std	Y+13, r25	; 0x0d
    2a52:	ae 87       	std	Y+14, r26	; 0x0e
    2a54:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a56:	6c 85       	ldd	r22, Y+12	; 0x0c
    2a58:	7d 85       	ldd	r23, Y+13	; 0x0d
    2a5a:	8e 85       	ldd	r24, Y+14	; 0x0e
    2a5c:	9f 85       	ldd	r25, Y+15	; 0x0f
    2a5e:	20 e0       	ldi	r18, 0x00	; 0
    2a60:	30 e0       	ldi	r19, 0x00	; 0
    2a62:	4a ef       	ldi	r20, 0xFA	; 250
    2a64:	54 e4       	ldi	r21, 0x44	; 68
    2a66:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a6a:	dc 01       	movw	r26, r24
    2a6c:	cb 01       	movw	r24, r22
    2a6e:	88 87       	std	Y+8, r24	; 0x08
    2a70:	99 87       	std	Y+9, r25	; 0x09
    2a72:	aa 87       	std	Y+10, r26	; 0x0a
    2a74:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    2a76:	68 85       	ldd	r22, Y+8	; 0x08
    2a78:	79 85       	ldd	r23, Y+9	; 0x09
    2a7a:	8a 85       	ldd	r24, Y+10	; 0x0a
    2a7c:	9b 85       	ldd	r25, Y+11	; 0x0b
    2a7e:	20 e0       	ldi	r18, 0x00	; 0
    2a80:	30 e0       	ldi	r19, 0x00	; 0
    2a82:	40 e8       	ldi	r20, 0x80	; 128
    2a84:	5f e3       	ldi	r21, 0x3F	; 63
    2a86:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2a8a:	88 23       	and	r24, r24
    2a8c:	2c f4       	brge	.+10     	; 0x2a98 <LCD_voidWriteNumbers+0x1b8>
		__ticks = 1;
    2a8e:	81 e0       	ldi	r24, 0x01	; 1
    2a90:	90 e0       	ldi	r25, 0x00	; 0
    2a92:	9f 83       	std	Y+7, r25	; 0x07
    2a94:	8e 83       	std	Y+6, r24	; 0x06
    2a96:	3f c0       	rjmp	.+126    	; 0x2b16 <LCD_voidWriteNumbers+0x236>
	else if (__tmp > 65535)
    2a98:	68 85       	ldd	r22, Y+8	; 0x08
    2a9a:	79 85       	ldd	r23, Y+9	; 0x09
    2a9c:	8a 85       	ldd	r24, Y+10	; 0x0a
    2a9e:	9b 85       	ldd	r25, Y+11	; 0x0b
    2aa0:	20 e0       	ldi	r18, 0x00	; 0
    2aa2:	3f ef       	ldi	r19, 0xFF	; 255
    2aa4:	4f e7       	ldi	r20, 0x7F	; 127
    2aa6:	57 e4       	ldi	r21, 0x47	; 71
    2aa8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2aac:	18 16       	cp	r1, r24
    2aae:	4c f5       	brge	.+82     	; 0x2b02 <LCD_voidWriteNumbers+0x222>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ab0:	6c 85       	ldd	r22, Y+12	; 0x0c
    2ab2:	7d 85       	ldd	r23, Y+13	; 0x0d
    2ab4:	8e 85       	ldd	r24, Y+14	; 0x0e
    2ab6:	9f 85       	ldd	r25, Y+15	; 0x0f
    2ab8:	20 e0       	ldi	r18, 0x00	; 0
    2aba:	30 e0       	ldi	r19, 0x00	; 0
    2abc:	40 e2       	ldi	r20, 0x20	; 32
    2abe:	51 e4       	ldi	r21, 0x41	; 65
    2ac0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ac4:	dc 01       	movw	r26, r24
    2ac6:	cb 01       	movw	r24, r22
    2ac8:	bc 01       	movw	r22, r24
    2aca:	cd 01       	movw	r24, r26
    2acc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ad0:	dc 01       	movw	r26, r24
    2ad2:	cb 01       	movw	r24, r22
    2ad4:	9f 83       	std	Y+7, r25	; 0x07
    2ad6:	8e 83       	std	Y+6, r24	; 0x06
    2ad8:	0f c0       	rjmp	.+30     	; 0x2af8 <LCD_voidWriteNumbers+0x218>
    2ada:	88 ec       	ldi	r24, 0xC8	; 200
    2adc:	90 e0       	ldi	r25, 0x00	; 0
    2ade:	9d 83       	std	Y+5, r25	; 0x05
    2ae0:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2ae2:	8c 81       	ldd	r24, Y+4	; 0x04
    2ae4:	9d 81       	ldd	r25, Y+5	; 0x05
    2ae6:	01 97       	sbiw	r24, 0x01	; 1
    2ae8:	f1 f7       	brne	.-4      	; 0x2ae6 <LCD_voidWriteNumbers+0x206>
    2aea:	9d 83       	std	Y+5, r25	; 0x05
    2aec:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2aee:	8e 81       	ldd	r24, Y+6	; 0x06
    2af0:	9f 81       	ldd	r25, Y+7	; 0x07
    2af2:	01 97       	sbiw	r24, 0x01	; 1
    2af4:	9f 83       	std	Y+7, r25	; 0x07
    2af6:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2af8:	8e 81       	ldd	r24, Y+6	; 0x06
    2afa:	9f 81       	ldd	r25, Y+7	; 0x07
    2afc:	00 97       	sbiw	r24, 0x00	; 0
    2afe:	69 f7       	brne	.-38     	; 0x2ada <LCD_voidWriteNumbers+0x1fa>
    2b00:	24 c0       	rjmp	.+72     	; 0x2b4a <LCD_voidWriteNumbers+0x26a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2b02:	68 85       	ldd	r22, Y+8	; 0x08
    2b04:	79 85       	ldd	r23, Y+9	; 0x09
    2b06:	8a 85       	ldd	r24, Y+10	; 0x0a
    2b08:	9b 85       	ldd	r25, Y+11	; 0x0b
    2b0a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b0e:	dc 01       	movw	r26, r24
    2b10:	cb 01       	movw	r24, r22
    2b12:	9f 83       	std	Y+7, r25	; 0x07
    2b14:	8e 83       	std	Y+6, r24	; 0x06
    2b16:	8e 81       	ldd	r24, Y+6	; 0x06
    2b18:	9f 81       	ldd	r25, Y+7	; 0x07
    2b1a:	9b 83       	std	Y+3, r25	; 0x03
    2b1c:	8a 83       	std	Y+2, r24	; 0x02
    2b1e:	8a 81       	ldd	r24, Y+2	; 0x02
    2b20:	9b 81       	ldd	r25, Y+3	; 0x03
    2b22:	01 97       	sbiw	r24, 0x01	; 1
    2b24:	f1 f7       	brne	.-4      	; 0x2b22 <LCD_voidWriteNumbers+0x242>
    2b26:	9b 83       	std	Y+3, r25	; 0x03
    2b28:	8a 83       	std	Y+2, r24	; 0x02
    2b2a:	0f c0       	rjmp	.+30     	; 0x2b4a <LCD_voidWriteNumbers+0x26a>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2b2c:	69 89       	ldd	r22, Y+17	; 0x11
    2b2e:	7a 89       	ldd	r23, Y+18	; 0x12
    2b30:	8b 89       	ldd	r24, Y+19	; 0x13
    2b32:	9c 89       	ldd	r25, Y+20	; 0x14
    2b34:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b38:	dc 01       	movw	r26, r24
    2b3a:	cb 01       	movw	r24, r22
    2b3c:	88 8b       	std	Y+16, r24	; 0x10
    2b3e:	88 89       	ldd	r24, Y+16	; 0x10
    2b40:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2b42:	89 81       	ldd	r24, Y+1	; 0x01
    2b44:	8a 95       	dec	r24
    2b46:	f1 f7       	brne	.-4      	; 0x2b44 <LCD_voidWriteNumbers+0x264>
    2b48:	89 83       	std	Y+1, r24	; 0x01
	{
		Local_u8Array[Local_s8Counter] = Local_f32Number%10;
		Local_f32Number/=10;
		Local_s8Counter++;
	}
	while(Local_s8Counter>0)
    2b4a:	89 8d       	ldd	r24, Y+25	; 0x19
    2b4c:	18 16       	cp	r1, r24
    2b4e:	0c f4       	brge	.+2      	; 0x2b52 <LCD_voidWriteNumbers+0x272>
    2b50:	27 cf       	rjmp	.-434    	; 0x29a0 <LCD_voidWriteNumbers+0xc0>
		Local_s8Counter--;
		LCD_voidWriteChar(Local_u8Array[Local_s8Counter]+'0');
		_delay_us (2);

	}
}
    2b52:	e5 96       	adiw	r28, 0x35	; 53
    2b54:	0f b6       	in	r0, 0x3f	; 63
    2b56:	f8 94       	cli
    2b58:	de bf       	out	0x3e, r29	; 62
    2b5a:	0f be       	out	0x3f, r0	; 63
    2b5c:	cd bf       	out	0x3d, r28	; 61
    2b5e:	cf 91       	pop	r28
    2b60:	df 91       	pop	r29
    2b62:	1f 91       	pop	r17
    2b64:	0f 91       	pop	r16
    2b66:	08 95       	ret

00002b68 <LCD_voidSetCursorToX_y>:
void LCD_voidSetCursorToX_y(u8 Copy_u8Row,u8 Copy_u8Coloumn)
{
    2b68:	df 93       	push	r29
    2b6a:	cf 93       	push	r28
    2b6c:	00 d0       	rcall	.+0      	; 0x2b6e <LCD_voidSetCursorToX_y+0x6>
    2b6e:	00 d0       	rcall	.+0      	; 0x2b70 <LCD_voidSetCursorToX_y+0x8>
    2b70:	cd b7       	in	r28, 0x3d	; 61
    2b72:	de b7       	in	r29, 0x3e	; 62
    2b74:	89 83       	std	Y+1, r24	; 0x01
    2b76:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8Row)
    2b78:	89 81       	ldd	r24, Y+1	; 0x01
    2b7a:	28 2f       	mov	r18, r24
    2b7c:	30 e0       	ldi	r19, 0x00	; 0
    2b7e:	3c 83       	std	Y+4, r19	; 0x04
    2b80:	2b 83       	std	Y+3, r18	; 0x03
    2b82:	8b 81       	ldd	r24, Y+3	; 0x03
    2b84:	9c 81       	ldd	r25, Y+4	; 0x04
    2b86:	81 30       	cpi	r24, 0x01	; 1
    2b88:	91 05       	cpc	r25, r1
    2b8a:	d1 f0       	breq	.+52     	; 0x2bc0 <LCD_voidSetCursorToX_y+0x58>
    2b8c:	2b 81       	ldd	r18, Y+3	; 0x03
    2b8e:	3c 81       	ldd	r19, Y+4	; 0x04
    2b90:	22 30       	cpi	r18, 0x02	; 2
    2b92:	31 05       	cpc	r19, r1
    2b94:	2c f4       	brge	.+10     	; 0x2ba0 <LCD_voidSetCursorToX_y+0x38>
    2b96:	8b 81       	ldd	r24, Y+3	; 0x03
    2b98:	9c 81       	ldd	r25, Y+4	; 0x04
    2b9a:	00 97       	sbiw	r24, 0x00	; 0
    2b9c:	61 f0       	breq	.+24     	; 0x2bb6 <LCD_voidSetCursorToX_y+0x4e>
    2b9e:	1e c0       	rjmp	.+60     	; 0x2bdc <LCD_voidSetCursorToX_y+0x74>
    2ba0:	2b 81       	ldd	r18, Y+3	; 0x03
    2ba2:	3c 81       	ldd	r19, Y+4	; 0x04
    2ba4:	22 30       	cpi	r18, 0x02	; 2
    2ba6:	31 05       	cpc	r19, r1
    2ba8:	81 f0       	breq	.+32     	; 0x2bca <LCD_voidSetCursorToX_y+0x62>
    2baa:	8b 81       	ldd	r24, Y+3	; 0x03
    2bac:	9c 81       	ldd	r25, Y+4	; 0x04
    2bae:	83 30       	cpi	r24, 0x03	; 3
    2bb0:	91 05       	cpc	r25, r1
    2bb2:	81 f0       	breq	.+32     	; 0x2bd4 <LCD_voidSetCursorToX_y+0x6c>
    2bb4:	13 c0       	rjmp	.+38     	; 0x2bdc <LCD_voidSetCursorToX_y+0x74>
	{
		case LCD_ROW0:
			LCD_voidSendCommand(0x80+Copy_u8Coloumn);
    2bb6:	8a 81       	ldd	r24, Y+2	; 0x02
    2bb8:	80 58       	subi	r24, 0x80	; 128
    2bba:	0e 94 65 11 	call	0x22ca	; 0x22ca <LCD_voidSendCommand>
    2bbe:	0e c0       	rjmp	.+28     	; 0x2bdc <LCD_voidSetCursorToX_y+0x74>
			break;
		case LCD_ROW1:
			LCD_voidSendCommand(0x80+0x40+Copy_u8Coloumn);
    2bc0:	8a 81       	ldd	r24, Y+2	; 0x02
    2bc2:	80 54       	subi	r24, 0x40	; 64
    2bc4:	0e 94 65 11 	call	0x22ca	; 0x22ca <LCD_voidSendCommand>
    2bc8:	09 c0       	rjmp	.+18     	; 0x2bdc <LCD_voidSetCursorToX_y+0x74>
			break;
		case LCD_ROW2:
			LCD_voidSendCommand(0x80+0x40+0x14+Copy_u8Coloumn);
    2bca:	8a 81       	ldd	r24, Y+2	; 0x02
    2bcc:	8c 52       	subi	r24, 0x2C	; 44
    2bce:	0e 94 65 11 	call	0x22ca	; 0x22ca <LCD_voidSendCommand>
    2bd2:	04 c0       	rjmp	.+8      	; 0x2bdc <LCD_voidSetCursorToX_y+0x74>
			break;

		case LCD_ROW3:
			LCD_voidSendCommand(0x80+0x40+0x14+0x54+Copy_u8Coloumn);
    2bd4:	8a 81       	ldd	r24, Y+2	; 0x02
    2bd6:	88 5d       	subi	r24, 0xD8	; 216
    2bd8:	0e 94 65 11 	call	0x22ca	; 0x22ca <LCD_voidSendCommand>
			break;
	}
}
    2bdc:	0f 90       	pop	r0
    2bde:	0f 90       	pop	r0
    2be0:	0f 90       	pop	r0
    2be2:	0f 90       	pop	r0
    2be4:	cf 91       	pop	r28
    2be6:	df 91       	pop	r29
    2be8:	08 95       	ret

00002bea <LCD_voidCreateCustomChar>:
void LCD_voidCreateCustomChar(u8 CharID,u8 *Copy_CustomChar)
{
    2bea:	df 93       	push	r29
    2bec:	cf 93       	push	r28
    2bee:	00 d0       	rcall	.+0      	; 0x2bf0 <LCD_voidCreateCustomChar+0x6>
    2bf0:	00 d0       	rcall	.+0      	; 0x2bf2 <LCD_voidCreateCustomChar+0x8>
    2bf2:	cd b7       	in	r28, 0x3d	; 61
    2bf4:	de b7       	in	r29, 0x3e	; 62
    2bf6:	8a 83       	std	Y+2, r24	; 0x02
    2bf8:	7c 83       	std	Y+4, r23	; 0x04
    2bfa:	6b 83       	std	Y+3, r22	; 0x03
	LCD_voidSendCommand(CG_RAM_ADDRESS + CharID);
    2bfc:	8a 81       	ldd	r24, Y+2	; 0x02
    2bfe:	80 5c       	subi	r24, 0xC0	; 192
    2c00:	0e 94 65 11 	call	0x22ca	; 0x22ca <LCD_voidSendCommand>
	for(u8 i=0;i<8;i++)
    2c04:	19 82       	std	Y+1, r1	; 0x01
    2c06:	0e c0       	rjmp	.+28     	; 0x2c24 <LCD_voidCreateCustomChar+0x3a>
	{
		LCD_voidSendData(Copy_CustomChar[i]);
    2c08:	89 81       	ldd	r24, Y+1	; 0x01
    2c0a:	28 2f       	mov	r18, r24
    2c0c:	30 e0       	ldi	r19, 0x00	; 0
    2c0e:	8b 81       	ldd	r24, Y+3	; 0x03
    2c10:	9c 81       	ldd	r25, Y+4	; 0x04
    2c12:	fc 01       	movw	r30, r24
    2c14:	e2 0f       	add	r30, r18
    2c16:	f3 1f       	adc	r31, r19
    2c18:	80 81       	ld	r24, Z
    2c1a:	0e 94 76 11 	call	0x22ec	; 0x22ec <LCD_voidSendData>
	}
}
void LCD_voidCreateCustomChar(u8 CharID,u8 *Copy_CustomChar)
{
	LCD_voidSendCommand(CG_RAM_ADDRESS + CharID);
	for(u8 i=0;i<8;i++)
    2c1e:	89 81       	ldd	r24, Y+1	; 0x01
    2c20:	8f 5f       	subi	r24, 0xFF	; 255
    2c22:	89 83       	std	Y+1, r24	; 0x01
    2c24:	89 81       	ldd	r24, Y+1	; 0x01
    2c26:	88 30       	cpi	r24, 0x08	; 8
    2c28:	78 f3       	brcs	.-34     	; 0x2c08 <LCD_voidCreateCustomChar+0x1e>
	{
		LCD_voidSendData(Copy_CustomChar[i]);
	}

}
    2c2a:	0f 90       	pop	r0
    2c2c:	0f 90       	pop	r0
    2c2e:	0f 90       	pop	r0
    2c30:	0f 90       	pop	r0
    2c32:	cf 91       	pop	r28
    2c34:	df 91       	pop	r29
    2c36:	08 95       	ret

00002c38 <PORT_voidInit>:
#include "PORT.h"
#include "PORT_prv.h"
#include "PORT_cfg.h"

void PORT_voidInit(void)
{
    2c38:	df 93       	push	r29
    2c3a:	cf 93       	push	r28
    2c3c:	cd b7       	in	r28, 0x3d	; 61
    2c3e:	de b7       	in	r29, 0x3e	; 62

	#undef PORT_u8PINMODE_INPUUT_PULLUP
	#define PORT_u8PINMODE_INPUUT_PULLUP 0

	
	DDRA =CONC(DIO_u8MODEPORTAPIN7,DIO_u8MODEPORTAPIN6,DIO_u8MODEPORTAPIN5,DIO_u8MODEPORTAPIN4,DIO_u8MODEPORTAPIN3,DIO_u8MODEPORTAPIN2,DIO_u8MODEPORTAPIN1,DIO_u8MODEPORTAPIN0);
    2c40:	ea e3       	ldi	r30, 0x3A	; 58
    2c42:	f0 e0       	ldi	r31, 0x00	; 0
    2c44:	8f ef       	ldi	r24, 0xFF	; 255
    2c46:	80 83       	st	Z, r24
	DDRB =CONC(DIO_u8MODEPORTBPIN7,DIO_u8MODEPORTBPIN6,DIO_u8MODEPORTBPIN5,DIO_u8MODEPORTBPIN4,DIO_u8MODEPORTBPIN3,DIO_u8MODEPORTBPIN2,DIO_u8MODEPORTBPIN1,DIO_u8MODEPORTBPIN0);
    2c48:	e7 e3       	ldi	r30, 0x37	; 55
    2c4a:	f0 e0       	ldi	r31, 0x00	; 0
    2c4c:	8f ef       	ldi	r24, 0xFF	; 255
    2c4e:	80 83       	st	Z, r24
	DDRC =CONC(DIO_u8MODEPORTCPIN7,DIO_u8MODEPORTCPIN6,DIO_u8MODEPORTCPIN5,DIO_u8MODEPORTCPIN4,DIO_u8MODEPORTCPIN3,DIO_u8MODEPORTCPIN2,DIO_u8MODEPORTCPIN1,DIO_u8MODEPORTCPIN0);
    2c50:	e4 e3       	ldi	r30, 0x34	; 52
    2c52:	f0 e0       	ldi	r31, 0x00	; 0
    2c54:	8f ef       	ldi	r24, 0xFF	; 255
    2c56:	80 83       	st	Z, r24
	DDRD =CONC(DIO_u8MODEPORTDPIN7,DIO_u8MODEPORTDPIN6,DIO_u8MODEPORTDPIN5,DIO_u8MODEPORTDPIN4,DIO_u8MODEPORTDPIN3,DIO_u8MODEPORTDPIN2,DIO_u8MODEPORTDPIN1,DIO_u8MODEPORTDPIN0);
    2c58:	e1 e3       	ldi	r30, 0x31	; 49
    2c5a:	f0 e0       	ldi	r31, 0x00	; 0
    2c5c:	8f ef       	ldi	r24, 0xFF	; 255
    2c5e:	80 83       	st	Z, r24
	#define PORT_u8PINMODE_INPUT_FLOATING 0

	#undef PORT_u8PINMODE_INPUUT_PULLUP
	#define PORT_u8PINMODE_INPUUT_PULLUP 1
	
	PORTA =CONC(DIO_u8MODEPORTAPIN7,DIO_u8MODEPORTAPIN6,DIO_u8MODEPORTAPIN5,DIO_u8MODEPORTAPIN4,DIO_u8MODEPORTAPIN3,DIO_u8MODEPORTAPIN2,DIO_u8MODEPORTAPIN1,DIO_u8MODEPORTAPIN0);
    2c60:	eb e3       	ldi	r30, 0x3B	; 59
    2c62:	f0 e0       	ldi	r31, 0x00	; 0
    2c64:	10 82       	st	Z, r1
	PORTB =CONC(DIO_u8MODEPORTBPIN7,DIO_u8MODEPORTBPIN6,DIO_u8MODEPORTBPIN5,DIO_u8MODEPORTBPIN4,DIO_u8MODEPORTBPIN3,DIO_u8MODEPORTBPIN2,DIO_u8MODEPORTBPIN1,DIO_u8MODEPORTBPIN0);
    2c66:	e8 e3       	ldi	r30, 0x38	; 56
    2c68:	f0 e0       	ldi	r31, 0x00	; 0
    2c6a:	10 82       	st	Z, r1
	PORTC =CONC(DIO_u8MODEPORTCPIN7,DIO_u8MODEPORTCPIN6,DIO_u8MODEPORTCPIN5,DIO_u8MODEPORTCPIN4,DIO_u8MODEPORTCPIN3,DIO_u8MODEPORTCPIN2,DIO_u8MODEPORTCPIN1,DIO_u8MODEPORTCPIN0);
    2c6c:	e5 e3       	ldi	r30, 0x35	; 53
    2c6e:	f0 e0       	ldi	r31, 0x00	; 0
    2c70:	10 82       	st	Z, r1
	PORTD =CONC(DIO_u8MODEPORTDPIN7,DIO_u8MODEPORTDPIN6,DIO_u8MODEPORTDPIN5,DIO_u8MODEPORTDPIN4,DIO_u8MODEPORTDPIN3,DIO_u8MODEPORTDPIN2,DIO_u8MODEPORTDPIN1,DIO_u8MODEPORTDPIN0);
    2c72:	e2 e3       	ldi	r30, 0x32	; 50
    2c74:	f0 e0       	ldi	r31, 0x00	; 0
    2c76:	10 82       	st	Z, r1
	#undef PORT_u8PINMODE_INPUT_FLOATING
	#define PORT_u8PINMODE_INPUT_FLOATING 2

	#undef PORT_u8PINMODE_INPUUT_PULLUP
	#define PORT_u8PINMODE_INPUUT_PULLUP 3
}
    2c78:	cf 91       	pop	r28
    2c7a:	df 91       	pop	r29
    2c7c:	08 95       	ret

00002c7e <PORT_enumSET_PINDirection>:
PORT_enumErrStatus PORT_enumSET_PINDirection(u8 Copy_u8PINNum, u8 Copy_u8PINDirection)
{
    2c7e:	df 93       	push	r29
    2c80:	cf 93       	push	r28
    2c82:	cd b7       	in	r28, 0x3d	; 61
    2c84:	de b7       	in	r29, 0x3e	; 62
    2c86:	27 97       	sbiw	r28, 0x07	; 7
    2c88:	0f b6       	in	r0, 0x3f	; 63
    2c8a:	f8 94       	cli
    2c8c:	de bf       	out	0x3e, r29	; 62
    2c8e:	0f be       	out	0x3f, r0	; 63
    2c90:	cd bf       	out	0x3d, r28	; 61
    2c92:	8c 83       	std	Y+4, r24	; 0x04
    2c94:	6d 83       	std	Y+5, r22	; 0x05
	u8 Local_u8PINID = Copy_u8PINNum%8;
    2c96:	8c 81       	ldd	r24, Y+4	; 0x04
    2c98:	87 70       	andi	r24, 0x07	; 7
    2c9a:	8b 83       	std	Y+3, r24	; 0x03
	u8 Local_u8PORTID = Copy_u8PINNum/8;
    2c9c:	8c 81       	ldd	r24, Y+4	; 0x04
    2c9e:	86 95       	lsr	r24
    2ca0:	86 95       	lsr	r24
    2ca2:	86 95       	lsr	r24
    2ca4:	8a 83       	std	Y+2, r24	; 0x02
	PORT_enumErrStatus Local_enumErrStatus = PORT_enumOK;
    2ca6:	19 82       	std	Y+1, r1	; 0x01
	switch(Local_u8PORTID)
    2ca8:	8a 81       	ldd	r24, Y+2	; 0x02
    2caa:	28 2f       	mov	r18, r24
    2cac:	30 e0       	ldi	r19, 0x00	; 0
    2cae:	3f 83       	std	Y+7, r19	; 0x07
    2cb0:	2e 83       	std	Y+6, r18	; 0x06
    2cb2:	8e 81       	ldd	r24, Y+6	; 0x06
    2cb4:	9f 81       	ldd	r25, Y+7	; 0x07
    2cb6:	81 30       	cpi	r24, 0x01	; 1
    2cb8:	91 05       	cpc	r25, r1
    2cba:	09 f4       	brne	.+2      	; 0x2cbe <PORT_enumSET_PINDirection+0x40>
    2cbc:	49 c0       	rjmp	.+146    	; 0x2d50 <PORT_enumSET_PINDirection+0xd2>
    2cbe:	2e 81       	ldd	r18, Y+6	; 0x06
    2cc0:	3f 81       	ldd	r19, Y+7	; 0x07
    2cc2:	22 30       	cpi	r18, 0x02	; 2
    2cc4:	31 05       	cpc	r19, r1
    2cc6:	2c f4       	brge	.+10     	; 0x2cd2 <PORT_enumSET_PINDirection+0x54>
    2cc8:	8e 81       	ldd	r24, Y+6	; 0x06
    2cca:	9f 81       	ldd	r25, Y+7	; 0x07
    2ccc:	00 97       	sbiw	r24, 0x00	; 0
    2cce:	71 f0       	breq	.+28     	; 0x2cec <PORT_enumSET_PINDirection+0x6e>
    2cd0:	d5 c0       	rjmp	.+426    	; 0x2e7c <PORT_enumSET_PINDirection+0x1fe>
    2cd2:	2e 81       	ldd	r18, Y+6	; 0x06
    2cd4:	3f 81       	ldd	r19, Y+7	; 0x07
    2cd6:	22 30       	cpi	r18, 0x02	; 2
    2cd8:	31 05       	cpc	r19, r1
    2cda:	09 f4       	brne	.+2      	; 0x2cde <PORT_enumSET_PINDirection+0x60>
    2cdc:	6b c0       	rjmp	.+214    	; 0x2db4 <PORT_enumSET_PINDirection+0x136>
    2cde:	8e 81       	ldd	r24, Y+6	; 0x06
    2ce0:	9f 81       	ldd	r25, Y+7	; 0x07
    2ce2:	83 30       	cpi	r24, 0x03	; 3
    2ce4:	91 05       	cpc	r25, r1
    2ce6:	09 f4       	brne	.+2      	; 0x2cea <PORT_enumSET_PINDirection+0x6c>
    2ce8:	97 c0       	rjmp	.+302    	; 0x2e18 <PORT_enumSET_PINDirection+0x19a>
    2cea:	c8 c0       	rjmp	.+400    	; 0x2e7c <PORT_enumSET_PINDirection+0x1fe>
	{
		case PORT_u8PORTA:
			if(Copy_u8PINDirection == PORT_u8PINDIR_OUTPUT)
    2cec:	8d 81       	ldd	r24, Y+5	; 0x05
    2cee:	81 30       	cpi	r24, 0x01	; 1
    2cf0:	a1 f4       	brne	.+40     	; 0x2d1a <PORT_enumSET_PINDirection+0x9c>
			{
				SET_BIT(DDRA,Local_u8PINID);
    2cf2:	aa e3       	ldi	r26, 0x3A	; 58
    2cf4:	b0 e0       	ldi	r27, 0x00	; 0
    2cf6:	ea e3       	ldi	r30, 0x3A	; 58
    2cf8:	f0 e0       	ldi	r31, 0x00	; 0
    2cfa:	80 81       	ld	r24, Z
    2cfc:	48 2f       	mov	r20, r24
    2cfe:	8b 81       	ldd	r24, Y+3	; 0x03
    2d00:	28 2f       	mov	r18, r24
    2d02:	30 e0       	ldi	r19, 0x00	; 0
    2d04:	81 e0       	ldi	r24, 0x01	; 1
    2d06:	90 e0       	ldi	r25, 0x00	; 0
    2d08:	02 2e       	mov	r0, r18
    2d0a:	02 c0       	rjmp	.+4      	; 0x2d10 <PORT_enumSET_PINDirection+0x92>
    2d0c:	88 0f       	add	r24, r24
    2d0e:	99 1f       	adc	r25, r25
    2d10:	0a 94       	dec	r0
    2d12:	e2 f7       	brpl	.-8      	; 0x2d0c <PORT_enumSET_PINDirection+0x8e>
    2d14:	84 2b       	or	r24, r20
    2d16:	8c 93       	st	X, r24
    2d18:	b3 c0       	rjmp	.+358    	; 0x2e80 <PORT_enumSET_PINDirection+0x202>
			}
			else if(Copy_u8PINDirection == PORT_u8PINDIR_INPUT)
    2d1a:	8d 81       	ldd	r24, Y+5	; 0x05
    2d1c:	88 23       	and	r24, r24
    2d1e:	a9 f4       	brne	.+42     	; 0x2d4a <PORT_enumSET_PINDirection+0xcc>
			{
				CLR_BIT(DDRA,Local_u8PINID);
    2d20:	aa e3       	ldi	r26, 0x3A	; 58
    2d22:	b0 e0       	ldi	r27, 0x00	; 0
    2d24:	ea e3       	ldi	r30, 0x3A	; 58
    2d26:	f0 e0       	ldi	r31, 0x00	; 0
    2d28:	80 81       	ld	r24, Z
    2d2a:	48 2f       	mov	r20, r24
    2d2c:	8b 81       	ldd	r24, Y+3	; 0x03
    2d2e:	28 2f       	mov	r18, r24
    2d30:	30 e0       	ldi	r19, 0x00	; 0
    2d32:	81 e0       	ldi	r24, 0x01	; 1
    2d34:	90 e0       	ldi	r25, 0x00	; 0
    2d36:	02 2e       	mov	r0, r18
    2d38:	02 c0       	rjmp	.+4      	; 0x2d3e <PORT_enumSET_PINDirection+0xc0>
    2d3a:	88 0f       	add	r24, r24
    2d3c:	99 1f       	adc	r25, r25
    2d3e:	0a 94       	dec	r0
    2d40:	e2 f7       	brpl	.-8      	; 0x2d3a <PORT_enumSET_PINDirection+0xbc>
    2d42:	80 95       	com	r24
    2d44:	84 23       	and	r24, r20
    2d46:	8c 93       	st	X, r24
    2d48:	9b c0       	rjmp	.+310    	; 0x2e80 <PORT_enumSET_PINDirection+0x202>
			}
			else
			{
				Local_enumErrStatus = PORT_enumDIRerr;
    2d4a:	82 e0       	ldi	r24, 0x02	; 2
    2d4c:	89 83       	std	Y+1, r24	; 0x01
    2d4e:	98 c0       	rjmp	.+304    	; 0x2e80 <PORT_enumSET_PINDirection+0x202>
			}
			break;
		case PORT_u8PORTB:
			if(Copy_u8PINDirection == PORT_u8PINDIR_OUTPUT)
    2d50:	8d 81       	ldd	r24, Y+5	; 0x05
    2d52:	81 30       	cpi	r24, 0x01	; 1
    2d54:	a1 f4       	brne	.+40     	; 0x2d7e <PORT_enumSET_PINDirection+0x100>
			{
				SET_BIT(DDRB,Local_u8PINID);
    2d56:	a7 e3       	ldi	r26, 0x37	; 55
    2d58:	b0 e0       	ldi	r27, 0x00	; 0
    2d5a:	e7 e3       	ldi	r30, 0x37	; 55
    2d5c:	f0 e0       	ldi	r31, 0x00	; 0
    2d5e:	80 81       	ld	r24, Z
    2d60:	48 2f       	mov	r20, r24
    2d62:	8b 81       	ldd	r24, Y+3	; 0x03
    2d64:	28 2f       	mov	r18, r24
    2d66:	30 e0       	ldi	r19, 0x00	; 0
    2d68:	81 e0       	ldi	r24, 0x01	; 1
    2d6a:	90 e0       	ldi	r25, 0x00	; 0
    2d6c:	02 2e       	mov	r0, r18
    2d6e:	02 c0       	rjmp	.+4      	; 0x2d74 <PORT_enumSET_PINDirection+0xf6>
    2d70:	88 0f       	add	r24, r24
    2d72:	99 1f       	adc	r25, r25
    2d74:	0a 94       	dec	r0
    2d76:	e2 f7       	brpl	.-8      	; 0x2d70 <PORT_enumSET_PINDirection+0xf2>
    2d78:	84 2b       	or	r24, r20
    2d7a:	8c 93       	st	X, r24
    2d7c:	81 c0       	rjmp	.+258    	; 0x2e80 <PORT_enumSET_PINDirection+0x202>
			}
			else if(Copy_u8PINDirection == PORT_u8PINDIR_INPUT)
    2d7e:	8d 81       	ldd	r24, Y+5	; 0x05
    2d80:	88 23       	and	r24, r24
    2d82:	a9 f4       	brne	.+42     	; 0x2dae <PORT_enumSET_PINDirection+0x130>
			{
				CLR_BIT(DDRB,Local_u8PINID);
    2d84:	a7 e3       	ldi	r26, 0x37	; 55
    2d86:	b0 e0       	ldi	r27, 0x00	; 0
    2d88:	e7 e3       	ldi	r30, 0x37	; 55
    2d8a:	f0 e0       	ldi	r31, 0x00	; 0
    2d8c:	80 81       	ld	r24, Z
    2d8e:	48 2f       	mov	r20, r24
    2d90:	8b 81       	ldd	r24, Y+3	; 0x03
    2d92:	28 2f       	mov	r18, r24
    2d94:	30 e0       	ldi	r19, 0x00	; 0
    2d96:	81 e0       	ldi	r24, 0x01	; 1
    2d98:	90 e0       	ldi	r25, 0x00	; 0
    2d9a:	02 2e       	mov	r0, r18
    2d9c:	02 c0       	rjmp	.+4      	; 0x2da2 <PORT_enumSET_PINDirection+0x124>
    2d9e:	88 0f       	add	r24, r24
    2da0:	99 1f       	adc	r25, r25
    2da2:	0a 94       	dec	r0
    2da4:	e2 f7       	brpl	.-8      	; 0x2d9e <PORT_enumSET_PINDirection+0x120>
    2da6:	80 95       	com	r24
    2da8:	84 23       	and	r24, r20
    2daa:	8c 93       	st	X, r24
    2dac:	69 c0       	rjmp	.+210    	; 0x2e80 <PORT_enumSET_PINDirection+0x202>
			}
			else
			{
				Local_enumErrStatus = PORT_enumDIRerr;
    2dae:	82 e0       	ldi	r24, 0x02	; 2
    2db0:	89 83       	std	Y+1, r24	; 0x01
    2db2:	66 c0       	rjmp	.+204    	; 0x2e80 <PORT_enumSET_PINDirection+0x202>
			}
			break;
		case PORT_u8PORTC:
			if(Copy_u8PINDirection == PORT_u8PINDIR_OUTPUT)
    2db4:	8d 81       	ldd	r24, Y+5	; 0x05
    2db6:	81 30       	cpi	r24, 0x01	; 1
    2db8:	a1 f4       	brne	.+40     	; 0x2de2 <PORT_enumSET_PINDirection+0x164>
			{
				SET_BIT(DDRC,Local_u8PINID);
    2dba:	a4 e3       	ldi	r26, 0x34	; 52
    2dbc:	b0 e0       	ldi	r27, 0x00	; 0
    2dbe:	e4 e3       	ldi	r30, 0x34	; 52
    2dc0:	f0 e0       	ldi	r31, 0x00	; 0
    2dc2:	80 81       	ld	r24, Z
    2dc4:	48 2f       	mov	r20, r24
    2dc6:	8b 81       	ldd	r24, Y+3	; 0x03
    2dc8:	28 2f       	mov	r18, r24
    2dca:	30 e0       	ldi	r19, 0x00	; 0
    2dcc:	81 e0       	ldi	r24, 0x01	; 1
    2dce:	90 e0       	ldi	r25, 0x00	; 0
    2dd0:	02 2e       	mov	r0, r18
    2dd2:	02 c0       	rjmp	.+4      	; 0x2dd8 <PORT_enumSET_PINDirection+0x15a>
    2dd4:	88 0f       	add	r24, r24
    2dd6:	99 1f       	adc	r25, r25
    2dd8:	0a 94       	dec	r0
    2dda:	e2 f7       	brpl	.-8      	; 0x2dd4 <PORT_enumSET_PINDirection+0x156>
    2ddc:	84 2b       	or	r24, r20
    2dde:	8c 93       	st	X, r24
    2de0:	4f c0       	rjmp	.+158    	; 0x2e80 <PORT_enumSET_PINDirection+0x202>
			}
			else if(Copy_u8PINDirection == PORT_u8PINDIR_INPUT)
    2de2:	8d 81       	ldd	r24, Y+5	; 0x05
    2de4:	88 23       	and	r24, r24
    2de6:	a9 f4       	brne	.+42     	; 0x2e12 <PORT_enumSET_PINDirection+0x194>
			{
				CLR_BIT(DDRC,Local_u8PINID);
    2de8:	a4 e3       	ldi	r26, 0x34	; 52
    2dea:	b0 e0       	ldi	r27, 0x00	; 0
    2dec:	e4 e3       	ldi	r30, 0x34	; 52
    2dee:	f0 e0       	ldi	r31, 0x00	; 0
    2df0:	80 81       	ld	r24, Z
    2df2:	48 2f       	mov	r20, r24
    2df4:	8b 81       	ldd	r24, Y+3	; 0x03
    2df6:	28 2f       	mov	r18, r24
    2df8:	30 e0       	ldi	r19, 0x00	; 0
    2dfa:	81 e0       	ldi	r24, 0x01	; 1
    2dfc:	90 e0       	ldi	r25, 0x00	; 0
    2dfe:	02 2e       	mov	r0, r18
    2e00:	02 c0       	rjmp	.+4      	; 0x2e06 <PORT_enumSET_PINDirection+0x188>
    2e02:	88 0f       	add	r24, r24
    2e04:	99 1f       	adc	r25, r25
    2e06:	0a 94       	dec	r0
    2e08:	e2 f7       	brpl	.-8      	; 0x2e02 <PORT_enumSET_PINDirection+0x184>
    2e0a:	80 95       	com	r24
    2e0c:	84 23       	and	r24, r20
    2e0e:	8c 93       	st	X, r24
    2e10:	37 c0       	rjmp	.+110    	; 0x2e80 <PORT_enumSET_PINDirection+0x202>
			}
			else
			{
				Local_enumErrStatus = PORT_enumDIRerr;
    2e12:	82 e0       	ldi	r24, 0x02	; 2
    2e14:	89 83       	std	Y+1, r24	; 0x01
    2e16:	34 c0       	rjmp	.+104    	; 0x2e80 <PORT_enumSET_PINDirection+0x202>
			}
			break;
		case PORT_u8PORTD:
			if(Copy_u8PINDirection == PORT_u8PINDIR_OUTPUT)
    2e18:	8d 81       	ldd	r24, Y+5	; 0x05
    2e1a:	81 30       	cpi	r24, 0x01	; 1
    2e1c:	a1 f4       	brne	.+40     	; 0x2e46 <PORT_enumSET_PINDirection+0x1c8>
			{
				SET_BIT(DDRD,Local_u8PINID);
    2e1e:	a1 e3       	ldi	r26, 0x31	; 49
    2e20:	b0 e0       	ldi	r27, 0x00	; 0
    2e22:	e1 e3       	ldi	r30, 0x31	; 49
    2e24:	f0 e0       	ldi	r31, 0x00	; 0
    2e26:	80 81       	ld	r24, Z
    2e28:	48 2f       	mov	r20, r24
    2e2a:	8b 81       	ldd	r24, Y+3	; 0x03
    2e2c:	28 2f       	mov	r18, r24
    2e2e:	30 e0       	ldi	r19, 0x00	; 0
    2e30:	81 e0       	ldi	r24, 0x01	; 1
    2e32:	90 e0       	ldi	r25, 0x00	; 0
    2e34:	02 2e       	mov	r0, r18
    2e36:	02 c0       	rjmp	.+4      	; 0x2e3c <PORT_enumSET_PINDirection+0x1be>
    2e38:	88 0f       	add	r24, r24
    2e3a:	99 1f       	adc	r25, r25
    2e3c:	0a 94       	dec	r0
    2e3e:	e2 f7       	brpl	.-8      	; 0x2e38 <PORT_enumSET_PINDirection+0x1ba>
    2e40:	84 2b       	or	r24, r20
    2e42:	8c 93       	st	X, r24
    2e44:	1d c0       	rjmp	.+58     	; 0x2e80 <PORT_enumSET_PINDirection+0x202>
			}
			else if(Copy_u8PINDirection == PORT_u8PINDIR_INPUT)
    2e46:	8d 81       	ldd	r24, Y+5	; 0x05
    2e48:	88 23       	and	r24, r24
    2e4a:	a9 f4       	brne	.+42     	; 0x2e76 <PORT_enumSET_PINDirection+0x1f8>
			{
				CLR_BIT(DDRD,Local_u8PINID);
    2e4c:	a1 e3       	ldi	r26, 0x31	; 49
    2e4e:	b0 e0       	ldi	r27, 0x00	; 0
    2e50:	e1 e3       	ldi	r30, 0x31	; 49
    2e52:	f0 e0       	ldi	r31, 0x00	; 0
    2e54:	80 81       	ld	r24, Z
    2e56:	48 2f       	mov	r20, r24
    2e58:	8b 81       	ldd	r24, Y+3	; 0x03
    2e5a:	28 2f       	mov	r18, r24
    2e5c:	30 e0       	ldi	r19, 0x00	; 0
    2e5e:	81 e0       	ldi	r24, 0x01	; 1
    2e60:	90 e0       	ldi	r25, 0x00	; 0
    2e62:	02 2e       	mov	r0, r18
    2e64:	02 c0       	rjmp	.+4      	; 0x2e6a <PORT_enumSET_PINDirection+0x1ec>
    2e66:	88 0f       	add	r24, r24
    2e68:	99 1f       	adc	r25, r25
    2e6a:	0a 94       	dec	r0
    2e6c:	e2 f7       	brpl	.-8      	; 0x2e66 <PORT_enumSET_PINDirection+0x1e8>
    2e6e:	80 95       	com	r24
    2e70:	84 23       	and	r24, r20
    2e72:	8c 93       	st	X, r24
    2e74:	05 c0       	rjmp	.+10     	; 0x2e80 <PORT_enumSET_PINDirection+0x202>
			}
			else
			{
				Local_enumErrStatus = PORT_enumDIRerr;
    2e76:	82 e0       	ldi	r24, 0x02	; 2
    2e78:	89 83       	std	Y+1, r24	; 0x01
    2e7a:	02 c0       	rjmp	.+4      	; 0x2e80 <PORT_enumSET_PINDirection+0x202>
			}
			break;
		default :
			Local_enumErrStatus = PORT_enumPINerr;
    2e7c:	81 e0       	ldi	r24, 0x01	; 1
    2e7e:	89 83       	std	Y+1, r24	; 0x01
			break;
	}
	return Local_enumErrStatus;
    2e80:	89 81       	ldd	r24, Y+1	; 0x01
}
    2e82:	27 96       	adiw	r28, 0x07	; 7
    2e84:	0f b6       	in	r0, 0x3f	; 63
    2e86:	f8 94       	cli
    2e88:	de bf       	out	0x3e, r29	; 62
    2e8a:	0f be       	out	0x3f, r0	; 63
    2e8c:	cd bf       	out	0x3d, r28	; 61
    2e8e:	cf 91       	pop	r28
    2e90:	df 91       	pop	r29
    2e92:	08 95       	ret

00002e94 <PORT_enumSET_PINMODE>:
PORT_enumErrStatus PORT_enumSET_PINMODE(u8 Copy_u8PINNum, u8 Copy_u8PINMODE)
{
    2e94:	df 93       	push	r29
    2e96:	cf 93       	push	r28
    2e98:	cd b7       	in	r28, 0x3d	; 61
    2e9a:	de b7       	in	r29, 0x3e	; 62
    2e9c:	27 97       	sbiw	r28, 0x07	; 7
    2e9e:	0f b6       	in	r0, 0x3f	; 63
    2ea0:	f8 94       	cli
    2ea2:	de bf       	out	0x3e, r29	; 62
    2ea4:	0f be       	out	0x3f, r0	; 63
    2ea6:	cd bf       	out	0x3d, r28	; 61
    2ea8:	8c 83       	std	Y+4, r24	; 0x04
    2eaa:	6d 83       	std	Y+5, r22	; 0x05
	u8 Local_u8PINID = Copy_u8PINNum%8;
    2eac:	8c 81       	ldd	r24, Y+4	; 0x04
    2eae:	87 70       	andi	r24, 0x07	; 7
    2eb0:	8b 83       	std	Y+3, r24	; 0x03
	u8 Local_u8PORTID = Copy_u8PINNum/8;
    2eb2:	8c 81       	ldd	r24, Y+4	; 0x04
    2eb4:	86 95       	lsr	r24
    2eb6:	86 95       	lsr	r24
    2eb8:	86 95       	lsr	r24
    2eba:	8a 83       	std	Y+2, r24	; 0x02
	PORT_enumErrStatus Local_enumErrStatus = PORT_enumOK;
    2ebc:	19 82       	std	Y+1, r1	; 0x01
	switch(Local_u8PORTID)
    2ebe:	8a 81       	ldd	r24, Y+2	; 0x02
    2ec0:	28 2f       	mov	r18, r24
    2ec2:	30 e0       	ldi	r19, 0x00	; 0
    2ec4:	3f 83       	std	Y+7, r19	; 0x07
    2ec6:	2e 83       	std	Y+6, r18	; 0x06
    2ec8:	8e 81       	ldd	r24, Y+6	; 0x06
    2eca:	9f 81       	ldd	r25, Y+7	; 0x07
    2ecc:	81 30       	cpi	r24, 0x01	; 1
    2ece:	91 05       	cpc	r25, r1
    2ed0:	09 f4       	brne	.+2      	; 0x2ed4 <PORT_enumSET_PINMODE+0x40>
    2ed2:	4f c0       	rjmp	.+158    	; 0x2f72 <PORT_enumSET_PINMODE+0xde>
    2ed4:	2e 81       	ldd	r18, Y+6	; 0x06
    2ed6:	3f 81       	ldd	r19, Y+7	; 0x07
    2ed8:	22 30       	cpi	r18, 0x02	; 2
    2eda:	31 05       	cpc	r19, r1
    2edc:	2c f4       	brge	.+10     	; 0x2ee8 <PORT_enumSET_PINMODE+0x54>
    2ede:	8e 81       	ldd	r24, Y+6	; 0x06
    2ee0:	9f 81       	ldd	r25, Y+7	; 0x07
    2ee2:	00 97       	sbiw	r24, 0x00	; 0
    2ee4:	71 f0       	breq	.+28     	; 0x2f02 <PORT_enumSET_PINMODE+0x6e>
    2ee6:	ed c0       	rjmp	.+474    	; 0x30c2 <PORT_enumSET_PINMODE+0x22e>
    2ee8:	2e 81       	ldd	r18, Y+6	; 0x06
    2eea:	3f 81       	ldd	r19, Y+7	; 0x07
    2eec:	22 30       	cpi	r18, 0x02	; 2
    2eee:	31 05       	cpc	r19, r1
    2ef0:	09 f4       	brne	.+2      	; 0x2ef4 <PORT_enumSET_PINMODE+0x60>
    2ef2:	77 c0       	rjmp	.+238    	; 0x2fe2 <PORT_enumSET_PINMODE+0x14e>
    2ef4:	8e 81       	ldd	r24, Y+6	; 0x06
    2ef6:	9f 81       	ldd	r25, Y+7	; 0x07
    2ef8:	83 30       	cpi	r24, 0x03	; 3
    2efa:	91 05       	cpc	r25, r1
    2efc:	09 f4       	brne	.+2      	; 0x2f00 <PORT_enumSET_PINMODE+0x6c>
    2efe:	a9 c0       	rjmp	.+338    	; 0x3052 <PORT_enumSET_PINMODE+0x1be>
    2f00:	e0 c0       	rjmp	.+448    	; 0x30c2 <PORT_enumSET_PINMODE+0x22e>
	{
		case PORT_u8PORTA:
			if(Copy_u8PINMODE == PORT_u8PINMODE_INPUUT_PULLUP  || Copy_u8PINMODE == PORT_u8PINMODE_OUTPUT_HIGH)
    2f02:	8d 81       	ldd	r24, Y+5	; 0x05
    2f04:	83 30       	cpi	r24, 0x03	; 3
    2f06:	19 f0       	breq	.+6      	; 0x2f0e <PORT_enumSET_PINMODE+0x7a>
    2f08:	8d 81       	ldd	r24, Y+5	; 0x05
    2f0a:	81 30       	cpi	r24, 0x01	; 1
    2f0c:	a1 f4       	brne	.+40     	; 0x2f36 <PORT_enumSET_PINMODE+0xa2>
			{
				SET_BIT(PORTA,Local_u8PINID);
    2f0e:	ab e3       	ldi	r26, 0x3B	; 59
    2f10:	b0 e0       	ldi	r27, 0x00	; 0
    2f12:	eb e3       	ldi	r30, 0x3B	; 59
    2f14:	f0 e0       	ldi	r31, 0x00	; 0
    2f16:	80 81       	ld	r24, Z
    2f18:	48 2f       	mov	r20, r24
    2f1a:	8b 81       	ldd	r24, Y+3	; 0x03
    2f1c:	28 2f       	mov	r18, r24
    2f1e:	30 e0       	ldi	r19, 0x00	; 0
    2f20:	81 e0       	ldi	r24, 0x01	; 1
    2f22:	90 e0       	ldi	r25, 0x00	; 0
    2f24:	02 2e       	mov	r0, r18
    2f26:	02 c0       	rjmp	.+4      	; 0x2f2c <PORT_enumSET_PINMODE+0x98>
    2f28:	88 0f       	add	r24, r24
    2f2a:	99 1f       	adc	r25, r25
    2f2c:	0a 94       	dec	r0
    2f2e:	e2 f7       	brpl	.-8      	; 0x2f28 <PORT_enumSET_PINMODE+0x94>
    2f30:	84 2b       	or	r24, r20
    2f32:	8c 93       	st	X, r24
    2f34:	c8 c0       	rjmp	.+400    	; 0x30c6 <PORT_enumSET_PINMODE+0x232>
			}
			else if(Copy_u8PINMODE == PORT_u8PINMODE_OUTPUT_LOW  || Copy_u8PINMODE == PORT_u8PINMODE_INPUT_FLOATING)
    2f36:	8d 81       	ldd	r24, Y+5	; 0x05
    2f38:	88 23       	and	r24, r24
    2f3a:	19 f0       	breq	.+6      	; 0x2f42 <PORT_enumSET_PINMODE+0xae>
    2f3c:	8d 81       	ldd	r24, Y+5	; 0x05
    2f3e:	82 30       	cpi	r24, 0x02	; 2
    2f40:	a9 f4       	brne	.+42     	; 0x2f6c <PORT_enumSET_PINMODE+0xd8>
			{
				CLR_BIT(PORTA,Local_u8PINID);
    2f42:	ab e3       	ldi	r26, 0x3B	; 59
    2f44:	b0 e0       	ldi	r27, 0x00	; 0
    2f46:	eb e3       	ldi	r30, 0x3B	; 59
    2f48:	f0 e0       	ldi	r31, 0x00	; 0
    2f4a:	80 81       	ld	r24, Z
    2f4c:	48 2f       	mov	r20, r24
    2f4e:	8b 81       	ldd	r24, Y+3	; 0x03
    2f50:	28 2f       	mov	r18, r24
    2f52:	30 e0       	ldi	r19, 0x00	; 0
    2f54:	81 e0       	ldi	r24, 0x01	; 1
    2f56:	90 e0       	ldi	r25, 0x00	; 0
    2f58:	02 2e       	mov	r0, r18
    2f5a:	02 c0       	rjmp	.+4      	; 0x2f60 <PORT_enumSET_PINMODE+0xcc>
    2f5c:	88 0f       	add	r24, r24
    2f5e:	99 1f       	adc	r25, r25
    2f60:	0a 94       	dec	r0
    2f62:	e2 f7       	brpl	.-8      	; 0x2f5c <PORT_enumSET_PINMODE+0xc8>
    2f64:	80 95       	com	r24
    2f66:	84 23       	and	r24, r20
    2f68:	8c 93       	st	X, r24
    2f6a:	ad c0       	rjmp	.+346    	; 0x30c6 <PORT_enumSET_PINMODE+0x232>
			}
			else
			{
				Local_enumErrStatus = PORT_enumDIRerr;
    2f6c:	82 e0       	ldi	r24, 0x02	; 2
    2f6e:	89 83       	std	Y+1, r24	; 0x01
    2f70:	aa c0       	rjmp	.+340    	; 0x30c6 <PORT_enumSET_PINMODE+0x232>
			}
			break;
		case PORT_u8PORTB:
			if(Copy_u8PINMODE == PORT_u8PINMODE_INPUUT_PULLUP  || Copy_u8PINMODE == PORT_u8PINMODE_OUTPUT_HIGH)
    2f72:	8d 81       	ldd	r24, Y+5	; 0x05
    2f74:	83 30       	cpi	r24, 0x03	; 3
    2f76:	19 f0       	breq	.+6      	; 0x2f7e <PORT_enumSET_PINMODE+0xea>
    2f78:	8d 81       	ldd	r24, Y+5	; 0x05
    2f7a:	81 30       	cpi	r24, 0x01	; 1
    2f7c:	a1 f4       	brne	.+40     	; 0x2fa6 <PORT_enumSET_PINMODE+0x112>
			{
				SET_BIT(PORTB,Local_u8PINID);
    2f7e:	a8 e3       	ldi	r26, 0x38	; 56
    2f80:	b0 e0       	ldi	r27, 0x00	; 0
    2f82:	e8 e3       	ldi	r30, 0x38	; 56
    2f84:	f0 e0       	ldi	r31, 0x00	; 0
    2f86:	80 81       	ld	r24, Z
    2f88:	48 2f       	mov	r20, r24
    2f8a:	8b 81       	ldd	r24, Y+3	; 0x03
    2f8c:	28 2f       	mov	r18, r24
    2f8e:	30 e0       	ldi	r19, 0x00	; 0
    2f90:	81 e0       	ldi	r24, 0x01	; 1
    2f92:	90 e0       	ldi	r25, 0x00	; 0
    2f94:	02 2e       	mov	r0, r18
    2f96:	02 c0       	rjmp	.+4      	; 0x2f9c <PORT_enumSET_PINMODE+0x108>
    2f98:	88 0f       	add	r24, r24
    2f9a:	99 1f       	adc	r25, r25
    2f9c:	0a 94       	dec	r0
    2f9e:	e2 f7       	brpl	.-8      	; 0x2f98 <PORT_enumSET_PINMODE+0x104>
    2fa0:	84 2b       	or	r24, r20
    2fa2:	8c 93       	st	X, r24
    2fa4:	90 c0       	rjmp	.+288    	; 0x30c6 <PORT_enumSET_PINMODE+0x232>
			}
			else if(Copy_u8PINMODE == PORT_u8PINMODE_OUTPUT_LOW  || Copy_u8PINMODE == PORT_u8PINMODE_INPUT_FLOATING)
    2fa6:	8d 81       	ldd	r24, Y+5	; 0x05
    2fa8:	88 23       	and	r24, r24
    2faa:	19 f0       	breq	.+6      	; 0x2fb2 <PORT_enumSET_PINMODE+0x11e>
    2fac:	8d 81       	ldd	r24, Y+5	; 0x05
    2fae:	82 30       	cpi	r24, 0x02	; 2
    2fb0:	a9 f4       	brne	.+42     	; 0x2fdc <PORT_enumSET_PINMODE+0x148>
			{
				CLR_BIT(PORTB,Local_u8PINID);
    2fb2:	a8 e3       	ldi	r26, 0x38	; 56
    2fb4:	b0 e0       	ldi	r27, 0x00	; 0
    2fb6:	e8 e3       	ldi	r30, 0x38	; 56
    2fb8:	f0 e0       	ldi	r31, 0x00	; 0
    2fba:	80 81       	ld	r24, Z
    2fbc:	48 2f       	mov	r20, r24
    2fbe:	8b 81       	ldd	r24, Y+3	; 0x03
    2fc0:	28 2f       	mov	r18, r24
    2fc2:	30 e0       	ldi	r19, 0x00	; 0
    2fc4:	81 e0       	ldi	r24, 0x01	; 1
    2fc6:	90 e0       	ldi	r25, 0x00	; 0
    2fc8:	02 2e       	mov	r0, r18
    2fca:	02 c0       	rjmp	.+4      	; 0x2fd0 <PORT_enumSET_PINMODE+0x13c>
    2fcc:	88 0f       	add	r24, r24
    2fce:	99 1f       	adc	r25, r25
    2fd0:	0a 94       	dec	r0
    2fd2:	e2 f7       	brpl	.-8      	; 0x2fcc <PORT_enumSET_PINMODE+0x138>
    2fd4:	80 95       	com	r24
    2fd6:	84 23       	and	r24, r20
    2fd8:	8c 93       	st	X, r24
    2fda:	75 c0       	rjmp	.+234    	; 0x30c6 <PORT_enumSET_PINMODE+0x232>
			}
			else
			{
				Local_enumErrStatus = PORT_enumDIRerr;
    2fdc:	82 e0       	ldi	r24, 0x02	; 2
    2fde:	89 83       	std	Y+1, r24	; 0x01
    2fe0:	72 c0       	rjmp	.+228    	; 0x30c6 <PORT_enumSET_PINMODE+0x232>
			}
			break;
		case PORT_u8PORTC:
			if(Copy_u8PINMODE == PORT_u8PINMODE_INPUUT_PULLUP  || Copy_u8PINMODE == PORT_u8PINMODE_OUTPUT_HIGH)
    2fe2:	8d 81       	ldd	r24, Y+5	; 0x05
    2fe4:	83 30       	cpi	r24, 0x03	; 3
    2fe6:	19 f0       	breq	.+6      	; 0x2fee <PORT_enumSET_PINMODE+0x15a>
    2fe8:	8d 81       	ldd	r24, Y+5	; 0x05
    2fea:	81 30       	cpi	r24, 0x01	; 1
    2fec:	a1 f4       	brne	.+40     	; 0x3016 <PORT_enumSET_PINMODE+0x182>
			{
				SET_BIT(PORTC,Local_u8PINID);
    2fee:	a5 e3       	ldi	r26, 0x35	; 53
    2ff0:	b0 e0       	ldi	r27, 0x00	; 0
    2ff2:	e5 e3       	ldi	r30, 0x35	; 53
    2ff4:	f0 e0       	ldi	r31, 0x00	; 0
    2ff6:	80 81       	ld	r24, Z
    2ff8:	48 2f       	mov	r20, r24
    2ffa:	8b 81       	ldd	r24, Y+3	; 0x03
    2ffc:	28 2f       	mov	r18, r24
    2ffe:	30 e0       	ldi	r19, 0x00	; 0
    3000:	81 e0       	ldi	r24, 0x01	; 1
    3002:	90 e0       	ldi	r25, 0x00	; 0
    3004:	02 2e       	mov	r0, r18
    3006:	02 c0       	rjmp	.+4      	; 0x300c <PORT_enumSET_PINMODE+0x178>
    3008:	88 0f       	add	r24, r24
    300a:	99 1f       	adc	r25, r25
    300c:	0a 94       	dec	r0
    300e:	e2 f7       	brpl	.-8      	; 0x3008 <PORT_enumSET_PINMODE+0x174>
    3010:	84 2b       	or	r24, r20
    3012:	8c 93       	st	X, r24
    3014:	58 c0       	rjmp	.+176    	; 0x30c6 <PORT_enumSET_PINMODE+0x232>
			}
			else if(Copy_u8PINMODE == PORT_u8PINMODE_OUTPUT_LOW  || Copy_u8PINMODE == PORT_u8PINMODE_INPUT_FLOATING)
    3016:	8d 81       	ldd	r24, Y+5	; 0x05
    3018:	88 23       	and	r24, r24
    301a:	19 f0       	breq	.+6      	; 0x3022 <PORT_enumSET_PINMODE+0x18e>
    301c:	8d 81       	ldd	r24, Y+5	; 0x05
    301e:	82 30       	cpi	r24, 0x02	; 2
    3020:	a9 f4       	brne	.+42     	; 0x304c <PORT_enumSET_PINMODE+0x1b8>
			{
				CLR_BIT(PORTC,Local_u8PINID);
    3022:	a5 e3       	ldi	r26, 0x35	; 53
    3024:	b0 e0       	ldi	r27, 0x00	; 0
    3026:	e5 e3       	ldi	r30, 0x35	; 53
    3028:	f0 e0       	ldi	r31, 0x00	; 0
    302a:	80 81       	ld	r24, Z
    302c:	48 2f       	mov	r20, r24
    302e:	8b 81       	ldd	r24, Y+3	; 0x03
    3030:	28 2f       	mov	r18, r24
    3032:	30 e0       	ldi	r19, 0x00	; 0
    3034:	81 e0       	ldi	r24, 0x01	; 1
    3036:	90 e0       	ldi	r25, 0x00	; 0
    3038:	02 2e       	mov	r0, r18
    303a:	02 c0       	rjmp	.+4      	; 0x3040 <PORT_enumSET_PINMODE+0x1ac>
    303c:	88 0f       	add	r24, r24
    303e:	99 1f       	adc	r25, r25
    3040:	0a 94       	dec	r0
    3042:	e2 f7       	brpl	.-8      	; 0x303c <PORT_enumSET_PINMODE+0x1a8>
    3044:	80 95       	com	r24
    3046:	84 23       	and	r24, r20
    3048:	8c 93       	st	X, r24
    304a:	3d c0       	rjmp	.+122    	; 0x30c6 <PORT_enumSET_PINMODE+0x232>
			}
			else
			{
				Local_enumErrStatus = PORT_enumDIRerr;
    304c:	82 e0       	ldi	r24, 0x02	; 2
    304e:	89 83       	std	Y+1, r24	; 0x01
    3050:	3a c0       	rjmp	.+116    	; 0x30c6 <PORT_enumSET_PINMODE+0x232>
			}
			break;
		case PORT_u8PORTD:
			if(Copy_u8PINMODE == PORT_u8PINMODE_INPUUT_PULLUP  || Copy_u8PINMODE == PORT_u8PINMODE_OUTPUT_HIGH)
    3052:	8d 81       	ldd	r24, Y+5	; 0x05
    3054:	83 30       	cpi	r24, 0x03	; 3
    3056:	19 f0       	breq	.+6      	; 0x305e <PORT_enumSET_PINMODE+0x1ca>
    3058:	8d 81       	ldd	r24, Y+5	; 0x05
    305a:	81 30       	cpi	r24, 0x01	; 1
    305c:	a1 f4       	brne	.+40     	; 0x3086 <PORT_enumSET_PINMODE+0x1f2>
			{
				SET_BIT(PORTD,Local_u8PINID);
    305e:	a2 e3       	ldi	r26, 0x32	; 50
    3060:	b0 e0       	ldi	r27, 0x00	; 0
    3062:	e2 e3       	ldi	r30, 0x32	; 50
    3064:	f0 e0       	ldi	r31, 0x00	; 0
    3066:	80 81       	ld	r24, Z
    3068:	48 2f       	mov	r20, r24
    306a:	8b 81       	ldd	r24, Y+3	; 0x03
    306c:	28 2f       	mov	r18, r24
    306e:	30 e0       	ldi	r19, 0x00	; 0
    3070:	81 e0       	ldi	r24, 0x01	; 1
    3072:	90 e0       	ldi	r25, 0x00	; 0
    3074:	02 2e       	mov	r0, r18
    3076:	02 c0       	rjmp	.+4      	; 0x307c <PORT_enumSET_PINMODE+0x1e8>
    3078:	88 0f       	add	r24, r24
    307a:	99 1f       	adc	r25, r25
    307c:	0a 94       	dec	r0
    307e:	e2 f7       	brpl	.-8      	; 0x3078 <PORT_enumSET_PINMODE+0x1e4>
    3080:	84 2b       	or	r24, r20
    3082:	8c 93       	st	X, r24
    3084:	20 c0       	rjmp	.+64     	; 0x30c6 <PORT_enumSET_PINMODE+0x232>
			}
			else if(Copy_u8PINMODE == PORT_u8PINMODE_OUTPUT_LOW  || Copy_u8PINMODE == PORT_u8PINMODE_INPUT_FLOATING)
    3086:	8d 81       	ldd	r24, Y+5	; 0x05
    3088:	88 23       	and	r24, r24
    308a:	19 f0       	breq	.+6      	; 0x3092 <PORT_enumSET_PINMODE+0x1fe>
    308c:	8d 81       	ldd	r24, Y+5	; 0x05
    308e:	82 30       	cpi	r24, 0x02	; 2
    3090:	a9 f4       	brne	.+42     	; 0x30bc <PORT_enumSET_PINMODE+0x228>
			{
				CLR_BIT(PORTD,Local_u8PINID);
    3092:	a2 e3       	ldi	r26, 0x32	; 50
    3094:	b0 e0       	ldi	r27, 0x00	; 0
    3096:	e2 e3       	ldi	r30, 0x32	; 50
    3098:	f0 e0       	ldi	r31, 0x00	; 0
    309a:	80 81       	ld	r24, Z
    309c:	48 2f       	mov	r20, r24
    309e:	8b 81       	ldd	r24, Y+3	; 0x03
    30a0:	28 2f       	mov	r18, r24
    30a2:	30 e0       	ldi	r19, 0x00	; 0
    30a4:	81 e0       	ldi	r24, 0x01	; 1
    30a6:	90 e0       	ldi	r25, 0x00	; 0
    30a8:	02 2e       	mov	r0, r18
    30aa:	02 c0       	rjmp	.+4      	; 0x30b0 <PORT_enumSET_PINMODE+0x21c>
    30ac:	88 0f       	add	r24, r24
    30ae:	99 1f       	adc	r25, r25
    30b0:	0a 94       	dec	r0
    30b2:	e2 f7       	brpl	.-8      	; 0x30ac <PORT_enumSET_PINMODE+0x218>
    30b4:	80 95       	com	r24
    30b6:	84 23       	and	r24, r20
    30b8:	8c 93       	st	X, r24
    30ba:	05 c0       	rjmp	.+10     	; 0x30c6 <PORT_enumSET_PINMODE+0x232>
			}
			else
			{
				Local_enumErrStatus = PORT_enumDIRerr;
    30bc:	82 e0       	ldi	r24, 0x02	; 2
    30be:	89 83       	std	Y+1, r24	; 0x01
    30c0:	02 c0       	rjmp	.+4      	; 0x30c6 <PORT_enumSET_PINMODE+0x232>
			}
			break;
		default :
			Local_enumErrStatus = PORT_enumPINerr;
    30c2:	81 e0       	ldi	r24, 0x01	; 1
    30c4:	89 83       	std	Y+1, r24	; 0x01
			break;
	}
	return Local_enumErrStatus;
    30c6:	89 81       	ldd	r24, Y+1	; 0x01
}
    30c8:	27 96       	adiw	r28, 0x07	; 7
    30ca:	0f b6       	in	r0, 0x3f	; 63
    30cc:	f8 94       	cli
    30ce:	de bf       	out	0x3e, r29	; 62
    30d0:	0f be       	out	0x3f, r0	; 63
    30d2:	cd bf       	out	0x3d, r28	; 61
    30d4:	cf 91       	pop	r28
    30d6:	df 91       	pop	r29
    30d8:	08 95       	ret

000030da <SW_ICU_voidGetGlobalVals>:
#include "TIMER0_int.h"
#include "SW_ICU.h"
u8 Global_u8TON=0;
u8 Global_u8TOFF=0;
void SW_ICU_voidGetGlobalVals(void)
{
    30da:	df 93       	push	r29
    30dc:	cf 93       	push	r28
    30de:	cd b7       	in	r28, 0x3d	; 61
    30e0:	de b7       	in	r29, 0x3e	; 62
	static u8 Local_u8Flag = 0;
	if(Local_u8Flag == 0)
    30e2:	80 91 84 01 	lds	r24, 0x0184
    30e6:	88 23       	and	r24, r24
    30e8:	59 f4       	brne	.+22     	; 0x3100 <SW_ICU_voidGetGlobalVals+0x26>
	{
		EXTI_voidSetSignal(EXTI0,FALLING_EDGE);
    30ea:	80 e0       	ldi	r24, 0x00	; 0
    30ec:	62 e0       	ldi	r22, 0x02	; 2
    30ee:	0e 94 61 0b 	call	0x16c2	; 0x16c2 <EXTI_voidSetSignal>
		TIMER0_voidSetTimerTicks(0);
    30f2:	80 e0       	ldi	r24, 0x00	; 0
    30f4:	0e 94 88 1a 	call	0x3510	; 0x3510 <TIMER0_voidSetTimerTicks>
		Local_u8Flag = 1;
    30f8:	81 e0       	ldi	r24, 0x01	; 1
    30fa:	80 93 84 01 	sts	0x0184, r24
    30fe:	20 c0       	rjmp	.+64     	; 0x3140 <SW_ICU_voidGetGlobalVals+0x66>

	}
	else if(Local_u8Flag == 1)
    3100:	80 91 84 01 	lds	r24, 0x0184
    3104:	81 30       	cpi	r24, 0x01	; 1
    3106:	79 f4       	brne	.+30     	; 0x3126 <SW_ICU_voidGetGlobalVals+0x4c>
	{
		EXTI_voidSetSignal(EXTI0,RISING_EDGE);
    3108:	80 e0       	ldi	r24, 0x00	; 0
    310a:	63 e0       	ldi	r22, 0x03	; 3
    310c:	0e 94 61 0b 	call	0x16c2	; 0x16c2 <EXTI_voidSetSignal>
		Global_u8TON = TIMER0_voidGetTimerTicks();
    3110:	0e 94 96 1a 	call	0x352c	; 0x352c <TIMER0_voidGetTimerTicks>
    3114:	80 93 82 01 	sts	0x0182, r24
		TIMER0_voidSetTimerTicks(0);
    3118:	80 e0       	ldi	r24, 0x00	; 0
    311a:	0e 94 88 1a 	call	0x3510	; 0x3510 <TIMER0_voidSetTimerTicks>
		Local_u8Flag = 2;
    311e:	82 e0       	ldi	r24, 0x02	; 2
    3120:	80 93 84 01 	sts	0x0184, r24
    3124:	0d c0       	rjmp	.+26     	; 0x3140 <SW_ICU_voidGetGlobalVals+0x66>
	}
	else if(Local_u8Flag == 2)
    3126:	80 91 84 01 	lds	r24, 0x0184
    312a:	82 30       	cpi	r24, 0x02	; 2
    312c:	49 f4       	brne	.+18     	; 0x3140 <SW_ICU_voidGetGlobalVals+0x66>
	{
		Global_u8TOFF = TIMER0_voidGetTimerTicks();
    312e:	0e 94 96 1a 	call	0x352c	; 0x352c <TIMER0_voidGetTimerTicks>
    3132:	80 93 83 01 	sts	0x0183, r24
		TIMER0_voidSetTimerTicks(0);
    3136:	80 e0       	ldi	r24, 0x00	; 0
    3138:	0e 94 88 1a 	call	0x3510	; 0x3510 <TIMER0_voidSetTimerTicks>
		Local_u8Flag = 0;
    313c:	10 92 84 01 	sts	0x0184, r1
	}
}
    3140:	cf 91       	pop	r28
    3142:	df 91       	pop	r29
    3144:	08 95       	ret

00003146 <SW_ICU_voidInit>:
void SW_ICU_voidInit(void)
{
    3146:	df 93       	push	r29
    3148:	cf 93       	push	r28
    314a:	cd b7       	in	r28, 0x3d	; 61
    314c:	de b7       	in	r29, 0x3e	; 62
	PORT_enumSET_PINDirection(PORT_u8PORTDPIN2, PORT_u8PINDIR_INPUT);
    314e:	8a e1       	ldi	r24, 0x1A	; 26
    3150:	60 e0       	ldi	r22, 0x00	; 0
    3152:	0e 94 3f 16 	call	0x2c7e	; 0x2c7e <PORT_enumSET_PINDirection>
	PORT_enumSET_PINMODE(PORT_u8PORTDPIN2, PORT_u8PINMODE_INPUT_FLOATING);
    3156:	8a e1       	ldi	r24, 0x1A	; 26
    3158:	62 e0       	ldi	r22, 0x02	; 2
    315a:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <PORT_enumSET_PINMODE>
	EXTI_voidSetCallBack(EXTI0, SW_ICU_voidGetGlobalVals);
    315e:	2d e6       	ldi	r18, 0x6D	; 109
    3160:	38 e1       	ldi	r19, 0x18	; 24
    3162:	80 e0       	ldi	r24, 0x00	; 0
    3164:	b9 01       	movw	r22, r18
    3166:	0e 94 b4 0b 	call	0x1768	; 0x1768 <EXTI_voidSetCallBack>
	EXTI_voidInit();
    316a:	0e 94 e5 0a 	call	0x15ca	; 0x15ca <EXTI_voidInit>
	TIMER0_voidInit();
    316e:	0e 94 d7 18 	call	0x31ae	; 0x31ae <TIMER0_voidInit>
	
}
    3172:	cf 91       	pop	r28
    3174:	df 91       	pop	r29
    3176:	08 95       	ret

00003178 <SW_ICU_voidGetTON_TOFFVals>:
void SW_ICU_voidGetTON_TOFFVals(u8 *Ptr_u8TON, u8 *Ptr_u8TOFF)
{
    3178:	df 93       	push	r29
    317a:	cf 93       	push	r28
    317c:	00 d0       	rcall	.+0      	; 0x317e <SW_ICU_voidGetTON_TOFFVals+0x6>
    317e:	00 d0       	rcall	.+0      	; 0x3180 <SW_ICU_voidGetTON_TOFFVals+0x8>
    3180:	cd b7       	in	r28, 0x3d	; 61
    3182:	de b7       	in	r29, 0x3e	; 62
    3184:	9a 83       	std	Y+2, r25	; 0x02
    3186:	89 83       	std	Y+1, r24	; 0x01
    3188:	7c 83       	std	Y+4, r23	; 0x04
    318a:	6b 83       	std	Y+3, r22	; 0x03
	*Ptr_u8TON = Global_u8TON;
    318c:	80 91 82 01 	lds	r24, 0x0182
    3190:	e9 81       	ldd	r30, Y+1	; 0x01
    3192:	fa 81       	ldd	r31, Y+2	; 0x02
    3194:	80 83       	st	Z, r24
	*Ptr_u8TOFF = Global_u8TOFF;
    3196:	80 91 83 01 	lds	r24, 0x0183
    319a:	eb 81       	ldd	r30, Y+3	; 0x03
    319c:	fc 81       	ldd	r31, Y+4	; 0x04
    319e:	80 83       	st	Z, r24
}
    31a0:	0f 90       	pop	r0
    31a2:	0f 90       	pop	r0
    31a4:	0f 90       	pop	r0
    31a6:	0f 90       	pop	r0
    31a8:	cf 91       	pop	r28
    31aa:	df 91       	pop	r29
    31ac:	08 95       	ret

000031ae <TIMER0_voidInit>:
volatile u32 Global_u32NumOfTicKs = 0; 
volatile u32 Global_u32NumOfOVs   = 0;
volatile u32 Global_u32TempOfOVs  = 0;
void (*Global_voidPtrToFunc)(void)=NULL;
void TIMER0_voidInit(void)
{
    31ae:	df 93       	push	r29
    31b0:	cf 93       	push	r28
    31b2:	cd b7       	in	r28, 0x3d	; 61
    31b4:	de b7       	in	r29, 0x3e	; 62
	#if   TIMER0_MODE == Normal_MODE
	CLR_BIT(TCCR0,WGM00);
    31b6:	a3 e5       	ldi	r26, 0x53	; 83
    31b8:	b0 e0       	ldi	r27, 0x00	; 0
    31ba:	e3 e5       	ldi	r30, 0x53	; 83
    31bc:	f0 e0       	ldi	r31, 0x00	; 0
    31be:	80 81       	ld	r24, Z
    31c0:	8f 7b       	andi	r24, 0xBF	; 191
    31c2:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,WGM01);
    31c4:	a3 e5       	ldi	r26, 0x53	; 83
    31c6:	b0 e0       	ldi	r27, 0x00	; 0
    31c8:	e3 e5       	ldi	r30, 0x53	; 83
    31ca:	f0 e0       	ldi	r31, 0x00	; 0
    31cc:	80 81       	ld	r24, Z
    31ce:	87 7f       	andi	r24, 0xF7	; 247
    31d0:	8c 93       	st	X, r24
	#elif TIMER0_MODE == FastPWM_MODE
	SET_BIT(TCCR0,WGM00);
	SET_BIT(TCCR0,WGM01);
	#endif
	
	TCCR0 = (TCCR0&0b11001111)|CTC_PWMOUTMODE;
    31d2:	a3 e5       	ldi	r26, 0x53	; 83
    31d4:	b0 e0       	ldi	r27, 0x00	; 0
    31d6:	e3 e5       	ldi	r30, 0x53	; 83
    31d8:	f0 e0       	ldi	r31, 0x00	; 0
    31da:	80 81       	ld	r24, Z
    31dc:	8f 7c       	andi	r24, 0xCF	; 207
    31de:	8c 93       	st	X, r24
	TCCR0 = (TCCR0&0b11111000)|Clock_PRESCALLER;
    31e0:	a3 e5       	ldi	r26, 0x53	; 83
    31e2:	b0 e0       	ldi	r27, 0x00	; 0
    31e4:	e3 e5       	ldi	r30, 0x53	; 83
    31e6:	f0 e0       	ldi	r31, 0x00	; 0
    31e8:	80 81       	ld	r24, Z
    31ea:	88 7f       	andi	r24, 0xF8	; 248
    31ec:	82 60       	ori	r24, 0x02	; 2
    31ee:	8c 93       	st	X, r24
	
}
    31f0:	cf 91       	pop	r28
    31f2:	df 91       	pop	r29
    31f4:	08 95       	ret

000031f6 <TIMER0_voidSetCallBack>:
void TIMER0_voidSetCallBack(void(*Ptr_voidCallBackFunc)(void))
{
    31f6:	df 93       	push	r29
    31f8:	cf 93       	push	r28
    31fa:	00 d0       	rcall	.+0      	; 0x31fc <TIMER0_voidSetCallBack+0x6>
    31fc:	cd b7       	in	r28, 0x3d	; 61
    31fe:	de b7       	in	r29, 0x3e	; 62
    3200:	9a 83       	std	Y+2, r25	; 0x02
    3202:	89 83       	std	Y+1, r24	; 0x01
	Global_voidPtrToFunc = Ptr_voidCallBackFunc;
    3204:	89 81       	ldd	r24, Y+1	; 0x01
    3206:	9a 81       	ldd	r25, Y+2	; 0x02
    3208:	90 93 92 01 	sts	0x0192, r25
    320c:	80 93 91 01 	sts	0x0191, r24
}
    3210:	0f 90       	pop	r0
    3212:	0f 90       	pop	r0
    3214:	cf 91       	pop	r28
    3216:	df 91       	pop	r29
    3218:	08 95       	ret

0000321a <TIMER0_voidInterruptEnable>:
void TIMER0_voidInterruptEnable(u8 Copy_u8InterruptType)
{
    321a:	df 93       	push	r29
    321c:	cf 93       	push	r28
    321e:	0f 92       	push	r0
    3220:	cd b7       	in	r28, 0x3d	; 61
    3222:	de b7       	in	r29, 0x3e	; 62
    3224:	89 83       	std	Y+1, r24	; 0x01
	TIMSK = (TIMSK&0b11111100)|Copy_u8InterruptType;
    3226:	a9 e5       	ldi	r26, 0x59	; 89
    3228:	b0 e0       	ldi	r27, 0x00	; 0
    322a:	e9 e5       	ldi	r30, 0x59	; 89
    322c:	f0 e0       	ldi	r31, 0x00	; 0
    322e:	80 81       	ld	r24, Z
    3230:	98 2f       	mov	r25, r24
    3232:	9c 7f       	andi	r25, 0xFC	; 252
    3234:	89 81       	ldd	r24, Y+1	; 0x01
    3236:	89 2b       	or	r24, r25
    3238:	8c 93       	st	X, r24
}
    323a:	0f 90       	pop	r0
    323c:	cf 91       	pop	r28
    323e:	df 91       	pop	r29
    3240:	08 95       	ret

00003242 <TIMER0_voidSetTimeOnNormalMode>:
void TIMER0_voidSetTimeOnNormalMode(u32 Copy_u32MicroS,u32 prescaller)
{
    3242:	df 93       	push	r29
    3244:	cf 93       	push	r28
    3246:	cd b7       	in	r28, 0x3d	; 61
    3248:	de b7       	in	r29, 0x3e	; 62
    324a:	60 97       	sbiw	r28, 0x10	; 16
    324c:	0f b6       	in	r0, 0x3f	; 63
    324e:	f8 94       	cli
    3250:	de bf       	out	0x3e, r29	; 62
    3252:	0f be       	out	0x3f, r0	; 63
    3254:	cd bf       	out	0x3d, r28	; 61
    3256:	69 87       	std	Y+9, r22	; 0x09
    3258:	7a 87       	std	Y+10, r23	; 0x0a
    325a:	8b 87       	std	Y+11, r24	; 0x0b
    325c:	9c 87       	std	Y+12, r25	; 0x0c
    325e:	2d 87       	std	Y+13, r18	; 0x0d
    3260:	3e 87       	std	Y+14, r19	; 0x0e
    3262:	4f 87       	std	Y+15, r20	; 0x0f
    3264:	58 8b       	std	Y+16, r21	; 0x10
	f32 Local_f32TimFreq   = (f32)AVR_CLOCK/ prescaller;
    3266:	6d 85       	ldd	r22, Y+13	; 0x0d
    3268:	7e 85       	ldd	r23, Y+14	; 0x0e
    326a:	8f 85       	ldd	r24, Y+15	; 0x0f
    326c:	98 89       	ldd	r25, Y+16	; 0x10
    326e:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    3272:	9b 01       	movw	r18, r22
    3274:	ac 01       	movw	r20, r24
    3276:	60 e0       	ldi	r22, 0x00	; 0
    3278:	70 e0       	ldi	r23, 0x00	; 0
    327a:	80 e0       	ldi	r24, 0x00	; 0
    327c:	91 e4       	ldi	r25, 0x41	; 65
    327e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3282:	dc 01       	movw	r26, r24
    3284:	cb 01       	movw	r24, r22
    3286:	8d 83       	std	Y+5, r24	; 0x05
    3288:	9e 83       	std	Y+6, r25	; 0x06
    328a:	af 83       	std	Y+7, r26	; 0x07
    328c:	b8 87       	std	Y+8, r27	; 0x08
	u32 Local_u32TimTicks  = (u32)(Copy_u32MicroS * Local_f32TimFreq);
    328e:	69 85       	ldd	r22, Y+9	; 0x09
    3290:	7a 85       	ldd	r23, Y+10	; 0x0a
    3292:	8b 85       	ldd	r24, Y+11	; 0x0b
    3294:	9c 85       	ldd	r25, Y+12	; 0x0c
    3296:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    329a:	dc 01       	movw	r26, r24
    329c:	cb 01       	movw	r24, r22
    329e:	bc 01       	movw	r22, r24
    32a0:	cd 01       	movw	r24, r26
    32a2:	2d 81       	ldd	r18, Y+5	; 0x05
    32a4:	3e 81       	ldd	r19, Y+6	; 0x06
    32a6:	4f 81       	ldd	r20, Y+7	; 0x07
    32a8:	58 85       	ldd	r21, Y+8	; 0x08
    32aa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32ae:	dc 01       	movw	r26, r24
    32b0:	cb 01       	movw	r24, r22
    32b2:	bc 01       	movw	r22, r24
    32b4:	cd 01       	movw	r24, r26
    32b6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32ba:	dc 01       	movw	r26, r24
    32bc:	cb 01       	movw	r24, r22
    32be:	89 83       	std	Y+1, r24	; 0x01
    32c0:	9a 83       	std	Y+2, r25	; 0x02
    32c2:	ab 83       	std	Y+3, r26	; 0x03
    32c4:	bc 83       	std	Y+4, r27	; 0x04
	Global_u32NumOfTicKs   = Local_u32TimTicks % 256;
    32c6:	89 81       	ldd	r24, Y+1	; 0x01
    32c8:	9a 81       	ldd	r25, Y+2	; 0x02
    32ca:	ab 81       	ldd	r26, Y+3	; 0x03
    32cc:	bc 81       	ldd	r27, Y+4	; 0x04
    32ce:	90 70       	andi	r25, 0x00	; 0
    32d0:	a0 70       	andi	r26, 0x00	; 0
    32d2:	b0 70       	andi	r27, 0x00	; 0
    32d4:	80 93 85 01 	sts	0x0185, r24
    32d8:	90 93 86 01 	sts	0x0186, r25
    32dc:	a0 93 87 01 	sts	0x0187, r26
    32e0:	b0 93 88 01 	sts	0x0188, r27
	Global_u32NumOfOVs     = Local_u32TimTicks / 256;
    32e4:	89 81       	ldd	r24, Y+1	; 0x01
    32e6:	9a 81       	ldd	r25, Y+2	; 0x02
    32e8:	ab 81       	ldd	r26, Y+3	; 0x03
    32ea:	bc 81       	ldd	r27, Y+4	; 0x04
    32ec:	89 2f       	mov	r24, r25
    32ee:	9a 2f       	mov	r25, r26
    32f0:	ab 2f       	mov	r26, r27
    32f2:	bb 27       	eor	r27, r27
    32f4:	80 93 89 01 	sts	0x0189, r24
    32f8:	90 93 8a 01 	sts	0x018A, r25
    32fc:	a0 93 8b 01 	sts	0x018B, r26
    3300:	b0 93 8c 01 	sts	0x018C, r27
	Global_u32TempOfOVs    = Global_u32NumOfOVs;
    3304:	80 91 89 01 	lds	r24, 0x0189
    3308:	90 91 8a 01 	lds	r25, 0x018A
    330c:	a0 91 8b 01 	lds	r26, 0x018B
    3310:	b0 91 8c 01 	lds	r27, 0x018C
    3314:	80 93 8d 01 	sts	0x018D, r24
    3318:	90 93 8e 01 	sts	0x018E, r25
    331c:	a0 93 8f 01 	sts	0x018F, r26
    3320:	b0 93 90 01 	sts	0x0190, r27
	if (Global_u32NumOfOVs == 0)
    3324:	80 91 89 01 	lds	r24, 0x0189
    3328:	90 91 8a 01 	lds	r25, 0x018A
    332c:	a0 91 8b 01 	lds	r26, 0x018B
    3330:	b0 91 8c 01 	lds	r27, 0x018C
    3334:	00 97       	sbiw	r24, 0x00	; 0
    3336:	a1 05       	cpc	r26, r1
    3338:	b1 05       	cpc	r27, r1
    333a:	69 f4       	brne	.+26     	; 0x3356 <TIMER0_voidSetTimeOnNormalMode+0x114>
	{
		TCNT0 = 256 - Global_u32NumOfTicKs;
    333c:	e2 e5       	ldi	r30, 0x52	; 82
    333e:	f0 e0       	ldi	r31, 0x00	; 0
    3340:	80 91 85 01 	lds	r24, 0x0185
    3344:	90 91 86 01 	lds	r25, 0x0186
    3348:	a0 91 87 01 	lds	r26, 0x0187
    334c:	b0 91 88 01 	lds	r27, 0x0188
    3350:	81 95       	neg	r24
    3352:	80 83       	st	Z, r24
    3354:	0f c0       	rjmp	.+30     	; 0x3374 <TIMER0_voidSetTimeOnNormalMode+0x132>
	}
	else if(Global_u32NumOfOVs > 0)
    3356:	80 91 89 01 	lds	r24, 0x0189
    335a:	90 91 8a 01 	lds	r25, 0x018A
    335e:	a0 91 8b 01 	lds	r26, 0x018B
    3362:	b0 91 8c 01 	lds	r27, 0x018C
    3366:	00 97       	sbiw	r24, 0x00	; 0
    3368:	a1 05       	cpc	r26, r1
    336a:	b1 05       	cpc	r27, r1
    336c:	19 f0       	breq	.+6      	; 0x3374 <TIMER0_voidSetTimeOnNormalMode+0x132>
	{
		TCNT0 = 0;
    336e:	e2 e5       	ldi	r30, 0x52	; 82
    3370:	f0 e0       	ldi	r31, 0x00	; 0
    3372:	10 82       	st	Z, r1
	}

}
    3374:	60 96       	adiw	r28, 0x10	; 16
    3376:	0f b6       	in	r0, 0x3f	; 63
    3378:	f8 94       	cli
    337a:	de bf       	out	0x3e, r29	; 62
    337c:	0f be       	out	0x3f, r0	; 63
    337e:	cd bf       	out	0x3d, r28	; 61
    3380:	cf 91       	pop	r28
    3382:	df 91       	pop	r29
    3384:	08 95       	ret

00003386 <TIMER0_voidSetTimeOnCTCMode>:
void TIMER0_voidSetTimeOnCTCMode(u32 Copy_u32MicroS,u32 prescaller)
{
    3386:	df 93       	push	r29
    3388:	cf 93       	push	r28
    338a:	cd b7       	in	r28, 0x3d	; 61
    338c:	de b7       	in	r29, 0x3e	; 62
    338e:	60 97       	sbiw	r28, 0x10	; 16
    3390:	0f b6       	in	r0, 0x3f	; 63
    3392:	f8 94       	cli
    3394:	de bf       	out	0x3e, r29	; 62
    3396:	0f be       	out	0x3f, r0	; 63
    3398:	cd bf       	out	0x3d, r28	; 61
    339a:	69 87       	std	Y+9, r22	; 0x09
    339c:	7a 87       	std	Y+10, r23	; 0x0a
    339e:	8b 87       	std	Y+11, r24	; 0x0b
    33a0:	9c 87       	std	Y+12, r25	; 0x0c
    33a2:	2d 87       	std	Y+13, r18	; 0x0d
    33a4:	3e 87       	std	Y+14, r19	; 0x0e
    33a6:	4f 87       	std	Y+15, r20	; 0x0f
    33a8:	58 8b       	std	Y+16, r21	; 0x10
	f32 Local_f32TimFreq   = (f32)AVR_CLOCK /prescaller;
    33aa:	6d 85       	ldd	r22, Y+13	; 0x0d
    33ac:	7e 85       	ldd	r23, Y+14	; 0x0e
    33ae:	8f 85       	ldd	r24, Y+15	; 0x0f
    33b0:	98 89       	ldd	r25, Y+16	; 0x10
    33b2:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    33b6:	9b 01       	movw	r18, r22
    33b8:	ac 01       	movw	r20, r24
    33ba:	60 e0       	ldi	r22, 0x00	; 0
    33bc:	70 e0       	ldi	r23, 0x00	; 0
    33be:	80 e0       	ldi	r24, 0x00	; 0
    33c0:	91 e4       	ldi	r25, 0x41	; 65
    33c2:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    33c6:	dc 01       	movw	r26, r24
    33c8:	cb 01       	movw	r24, r22
    33ca:	8d 83       	std	Y+5, r24	; 0x05
    33cc:	9e 83       	std	Y+6, r25	; 0x06
    33ce:	af 83       	std	Y+7, r26	; 0x07
    33d0:	b8 87       	std	Y+8, r27	; 0x08
	u32 Local_u32TimTicks  = (u32)(Copy_u32MicroS * Local_f32TimFreq);
    33d2:	69 85       	ldd	r22, Y+9	; 0x09
    33d4:	7a 85       	ldd	r23, Y+10	; 0x0a
    33d6:	8b 85       	ldd	r24, Y+11	; 0x0b
    33d8:	9c 85       	ldd	r25, Y+12	; 0x0c
    33da:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    33de:	dc 01       	movw	r26, r24
    33e0:	cb 01       	movw	r24, r22
    33e2:	bc 01       	movw	r22, r24
    33e4:	cd 01       	movw	r24, r26
    33e6:	2d 81       	ldd	r18, Y+5	; 0x05
    33e8:	3e 81       	ldd	r19, Y+6	; 0x06
    33ea:	4f 81       	ldd	r20, Y+7	; 0x07
    33ec:	58 85       	ldd	r21, Y+8	; 0x08
    33ee:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33f2:	dc 01       	movw	r26, r24
    33f4:	cb 01       	movw	r24, r22
    33f6:	bc 01       	movw	r22, r24
    33f8:	cd 01       	movw	r24, r26
    33fa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33fe:	dc 01       	movw	r26, r24
    3400:	cb 01       	movw	r24, r22
    3402:	89 83       	std	Y+1, r24	; 0x01
    3404:	9a 83       	std	Y+2, r25	; 0x02
    3406:	ab 83       	std	Y+3, r26	; 0x03
    3408:	bc 83       	std	Y+4, r27	; 0x04
	Global_u32NumOfTicKs   = Local_u32TimTicks % 256;
    340a:	89 81       	ldd	r24, Y+1	; 0x01
    340c:	9a 81       	ldd	r25, Y+2	; 0x02
    340e:	ab 81       	ldd	r26, Y+3	; 0x03
    3410:	bc 81       	ldd	r27, Y+4	; 0x04
    3412:	90 70       	andi	r25, 0x00	; 0
    3414:	a0 70       	andi	r26, 0x00	; 0
    3416:	b0 70       	andi	r27, 0x00	; 0
    3418:	80 93 85 01 	sts	0x0185, r24
    341c:	90 93 86 01 	sts	0x0186, r25
    3420:	a0 93 87 01 	sts	0x0187, r26
    3424:	b0 93 88 01 	sts	0x0188, r27
	Global_u32NumOfTicKs   = Local_u32TimTicks % 256;
    3428:	89 81       	ldd	r24, Y+1	; 0x01
    342a:	9a 81       	ldd	r25, Y+2	; 0x02
    342c:	ab 81       	ldd	r26, Y+3	; 0x03
    342e:	bc 81       	ldd	r27, Y+4	; 0x04
    3430:	90 70       	andi	r25, 0x00	; 0
    3432:	a0 70       	andi	r26, 0x00	; 0
    3434:	b0 70       	andi	r27, 0x00	; 0
    3436:	80 93 85 01 	sts	0x0185, r24
    343a:	90 93 86 01 	sts	0x0186, r25
    343e:	a0 93 87 01 	sts	0x0187, r26
    3442:	b0 93 88 01 	sts	0x0188, r27
	Global_u32NumOfOVs     = Local_u32TimTicks / 256;
    3446:	89 81       	ldd	r24, Y+1	; 0x01
    3448:	9a 81       	ldd	r25, Y+2	; 0x02
    344a:	ab 81       	ldd	r26, Y+3	; 0x03
    344c:	bc 81       	ldd	r27, Y+4	; 0x04
    344e:	89 2f       	mov	r24, r25
    3450:	9a 2f       	mov	r25, r26
    3452:	ab 2f       	mov	r26, r27
    3454:	bb 27       	eor	r27, r27
    3456:	80 93 89 01 	sts	0x0189, r24
    345a:	90 93 8a 01 	sts	0x018A, r25
    345e:	a0 93 8b 01 	sts	0x018B, r26
    3462:	b0 93 8c 01 	sts	0x018C, r27
	Global_u32TempOfOVs    = Global_u32NumOfOVs;
    3466:	80 91 89 01 	lds	r24, 0x0189
    346a:	90 91 8a 01 	lds	r25, 0x018A
    346e:	a0 91 8b 01 	lds	r26, 0x018B
    3472:	b0 91 8c 01 	lds	r27, 0x018C
    3476:	80 93 8d 01 	sts	0x018D, r24
    347a:	90 93 8e 01 	sts	0x018E, r25
    347e:	a0 93 8f 01 	sts	0x018F, r26
    3482:	b0 93 90 01 	sts	0x0190, r27
	if (Global_u32NumOfOVs == 0)
    3486:	80 91 89 01 	lds	r24, 0x0189
    348a:	90 91 8a 01 	lds	r25, 0x018A
    348e:	a0 91 8b 01 	lds	r26, 0x018B
    3492:	b0 91 8c 01 	lds	r27, 0x018C
    3496:	00 97       	sbiw	r24, 0x00	; 0
    3498:	a1 05       	cpc	r26, r1
    349a:	b1 05       	cpc	r27, r1
    349c:	79 f4       	brne	.+30     	; 0x34bc <TIMER0_voidSetTimeOnCTCMode+0x136>
	{
		TCNT0 = 0;
    349e:	e2 e5       	ldi	r30, 0x52	; 82
    34a0:	f0 e0       	ldi	r31, 0x00	; 0
    34a2:	10 82       	st	Z, r1
		OCR0  =  Global_u32NumOfTicKs;
    34a4:	ec e5       	ldi	r30, 0x5C	; 92
    34a6:	f0 e0       	ldi	r31, 0x00	; 0
    34a8:	80 91 85 01 	lds	r24, 0x0185
    34ac:	90 91 86 01 	lds	r25, 0x0186
    34b0:	a0 91 87 01 	lds	r26, 0x0187
    34b4:	b0 91 88 01 	lds	r27, 0x0188
    34b8:	80 83       	st	Z, r24
    34ba:	13 c0       	rjmp	.+38     	; 0x34e2 <TIMER0_voidSetTimeOnCTCMode+0x15c>
	}
	else if(Global_u32NumOfOVs > 0)
    34bc:	80 91 89 01 	lds	r24, 0x0189
    34c0:	90 91 8a 01 	lds	r25, 0x018A
    34c4:	a0 91 8b 01 	lds	r26, 0x018B
    34c8:	b0 91 8c 01 	lds	r27, 0x018C
    34cc:	00 97       	sbiw	r24, 0x00	; 0
    34ce:	a1 05       	cpc	r26, r1
    34d0:	b1 05       	cpc	r27, r1
    34d2:	39 f0       	breq	.+14     	; 0x34e2 <TIMER0_voidSetTimeOnCTCMode+0x15c>
	{
		TCNT0 = 0;
    34d4:	e2 e5       	ldi	r30, 0x52	; 82
    34d6:	f0 e0       	ldi	r31, 0x00	; 0
    34d8:	10 82       	st	Z, r1
		OCR0  = 255;
    34da:	ec e5       	ldi	r30, 0x5C	; 92
    34dc:	f0 e0       	ldi	r31, 0x00	; 0
    34de:	8f ef       	ldi	r24, 0xFF	; 255
    34e0:	80 83       	st	Z, r24
	}	
}
    34e2:	60 96       	adiw	r28, 0x10	; 16
    34e4:	0f b6       	in	r0, 0x3f	; 63
    34e6:	f8 94       	cli
    34e8:	de bf       	out	0x3e, r29	; 62
    34ea:	0f be       	out	0x3f, r0	; 63
    34ec:	cd bf       	out	0x3d, r28	; 61
    34ee:	cf 91       	pop	r28
    34f0:	df 91       	pop	r29
    34f2:	08 95       	ret

000034f4 <TIMER0_voidSetPWM>:
void TIMER0_voidSetPWM(u8 Copy_u8PWMDutyperiod)
{
    34f4:	df 93       	push	r29
    34f6:	cf 93       	push	r28
    34f8:	0f 92       	push	r0
    34fa:	cd b7       	in	r28, 0x3d	; 61
    34fc:	de b7       	in	r29, 0x3e	; 62
    34fe:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = Copy_u8PWMDutyperiod;
    3500:	ec e5       	ldi	r30, 0x5C	; 92
    3502:	f0 e0       	ldi	r31, 0x00	; 0
    3504:	89 81       	ldd	r24, Y+1	; 0x01
    3506:	80 83       	st	Z, r24
}
    3508:	0f 90       	pop	r0
    350a:	cf 91       	pop	r28
    350c:	df 91       	pop	r29
    350e:	08 95       	ret

00003510 <TIMER0_voidSetTimerTicks>:
void TIMER0_voidSetTimerTicks(u8 Copy_u8TimerTicks)
{
    3510:	df 93       	push	r29
    3512:	cf 93       	push	r28
    3514:	0f 92       	push	r0
    3516:	cd b7       	in	r28, 0x3d	; 61
    3518:	de b7       	in	r29, 0x3e	; 62
    351a:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = Copy_u8TimerTicks;
    351c:	e2 e5       	ldi	r30, 0x52	; 82
    351e:	f0 e0       	ldi	r31, 0x00	; 0
    3520:	89 81       	ldd	r24, Y+1	; 0x01
    3522:	80 83       	st	Z, r24
}
    3524:	0f 90       	pop	r0
    3526:	cf 91       	pop	r28
    3528:	df 91       	pop	r29
    352a:	08 95       	ret

0000352c <TIMER0_voidGetTimerTicks>:
u8 TIMER0_voidGetTimerTicks(void)
{
    352c:	df 93       	push	r29
    352e:	cf 93       	push	r28
    3530:	cd b7       	in	r28, 0x3d	; 61
    3532:	de b7       	in	r29, 0x3e	; 62
	return TCNT0;
    3534:	e2 e5       	ldi	r30, 0x52	; 82
    3536:	f0 e0       	ldi	r31, 0x00	; 0
    3538:	80 81       	ld	r24, Z
}
    353a:	cf 91       	pop	r28
    353c:	df 91       	pop	r29
    353e:	08 95       	ret

00003540 <__vector_10>:
void __vector_10 (void)
{
    3540:	1f 92       	push	r1
    3542:	0f 92       	push	r0
    3544:	0f b6       	in	r0, 0x3f	; 63
    3546:	0f 92       	push	r0
    3548:	11 24       	eor	r1, r1
    354a:	df 93       	push	r29
    354c:	cf 93       	push	r28
    354e:	cd b7       	in	r28, 0x3d	; 61
    3550:	de b7       	in	r29, 0x3e	; 62
		OCR0  =  Global_u32NumOfTicKs;
		Global_u32NumOfOVs = Global_u32TempOfOVs;
		Flag = 2;
	}
	#endif
}
    3552:	cf 91       	pop	r28
    3554:	df 91       	pop	r29
    3556:	0f 90       	pop	r0
    3558:	0f be       	out	0x3f, r0	; 63
    355a:	0f 90       	pop	r0
    355c:	1f 90       	pop	r1
    355e:	18 95       	reti

00003560 <__vector_11>:
void __vector_11 (void)
{
    3560:	1f 92       	push	r1
    3562:	0f 92       	push	r0
    3564:	0f b6       	in	r0, 0x3f	; 63
    3566:	0f 92       	push	r0
    3568:	11 24       	eor	r1, r1
    356a:	2f 93       	push	r18
    356c:	3f 93       	push	r19
    356e:	4f 93       	push	r20
    3570:	5f 93       	push	r21
    3572:	6f 93       	push	r22
    3574:	7f 93       	push	r23
    3576:	8f 93       	push	r24
    3578:	9f 93       	push	r25
    357a:	af 93       	push	r26
    357c:	bf 93       	push	r27
    357e:	ef 93       	push	r30
    3580:	ff 93       	push	r31
    3582:	df 93       	push	r29
    3584:	cf 93       	push	r28
    3586:	cd b7       	in	r28, 0x3d	; 61
    3588:	de b7       	in	r29, 0x3e	; 62

	#if   TIMER0_interrupt == OVERFLOW_INT
	static volatile u8 Flag=1;
	if(Flag == 2)
    358a:	80 91 80 01 	lds	r24, 0x0180
    358e:	82 30       	cpi	r24, 0x02	; 2
    3590:	41 f4       	brne	.+16     	; 0x35a2 <__vector_11+0x42>
	{
		Global_voidPtrToFunc();
    3592:	e0 91 91 01 	lds	r30, 0x0191
    3596:	f0 91 92 01 	lds	r31, 0x0192
    359a:	09 95       	icall
		Flag=1;
    359c:	81 e0       	ldi	r24, 0x01	; 1
    359e:	80 93 80 01 	sts	0x0180, r24
	}
	if(Global_u32NumOfOVs>0)
    35a2:	80 91 89 01 	lds	r24, 0x0189
    35a6:	90 91 8a 01 	lds	r25, 0x018A
    35aa:	a0 91 8b 01 	lds	r26, 0x018B
    35ae:	b0 91 8c 01 	lds	r27, 0x018C
    35b2:	00 97       	sbiw	r24, 0x00	; 0
    35b4:	a1 05       	cpc	r26, r1
    35b6:	b1 05       	cpc	r27, r1
    35b8:	a1 f0       	breq	.+40     	; 0x35e2 <__vector_11+0x82>
	{
		//TCNT0 = 0;
		Global_u32NumOfOVs--;
    35ba:	80 91 89 01 	lds	r24, 0x0189
    35be:	90 91 8a 01 	lds	r25, 0x018A
    35c2:	a0 91 8b 01 	lds	r26, 0x018B
    35c6:	b0 91 8c 01 	lds	r27, 0x018C
    35ca:	01 97       	sbiw	r24, 0x01	; 1
    35cc:	a1 09       	sbc	r26, r1
    35ce:	b1 09       	sbc	r27, r1
    35d0:	80 93 89 01 	sts	0x0189, r24
    35d4:	90 93 8a 01 	sts	0x018A, r25
    35d8:	a0 93 8b 01 	sts	0x018B, r26
    35dc:	b0 93 8c 01 	sts	0x018C, r27
    35e0:	2b c0       	rjmp	.+86     	; 0x3638 <__vector_11+0xd8>
	}
	else if (Global_u32NumOfOVs == 0)
    35e2:	80 91 89 01 	lds	r24, 0x0189
    35e6:	90 91 8a 01 	lds	r25, 0x018A
    35ea:	a0 91 8b 01 	lds	r26, 0x018B
    35ee:	b0 91 8c 01 	lds	r27, 0x018C
    35f2:	00 97       	sbiw	r24, 0x00	; 0
    35f4:	a1 05       	cpc	r26, r1
    35f6:	b1 05       	cpc	r27, r1
    35f8:	f9 f4       	brne	.+62     	; 0x3638 <__vector_11+0xd8>
	{
		TCNT0 = 256 - Global_u32NumOfTicKs;
    35fa:	e2 e5       	ldi	r30, 0x52	; 82
    35fc:	f0 e0       	ldi	r31, 0x00	; 0
    35fe:	80 91 85 01 	lds	r24, 0x0185
    3602:	90 91 86 01 	lds	r25, 0x0186
    3606:	a0 91 87 01 	lds	r26, 0x0187
    360a:	b0 91 88 01 	lds	r27, 0x0188
    360e:	81 95       	neg	r24
    3610:	80 83       	st	Z, r24
		Global_u32NumOfOVs = Global_u32TempOfOVs;
    3612:	80 91 8d 01 	lds	r24, 0x018D
    3616:	90 91 8e 01 	lds	r25, 0x018E
    361a:	a0 91 8f 01 	lds	r26, 0x018F
    361e:	b0 91 90 01 	lds	r27, 0x0190
    3622:	80 93 89 01 	sts	0x0189, r24
    3626:	90 93 8a 01 	sts	0x018A, r25
    362a:	a0 93 8b 01 	sts	0x018B, r26
    362e:	b0 93 8c 01 	sts	0x018C, r27
		Flag = 2;
    3632:	82 e0       	ldi	r24, 0x02	; 2
    3634:	80 93 80 01 	sts	0x0180, r24
	}
	#endif	
}
    3638:	cf 91       	pop	r28
    363a:	df 91       	pop	r29
    363c:	ff 91       	pop	r31
    363e:	ef 91       	pop	r30
    3640:	bf 91       	pop	r27
    3642:	af 91       	pop	r26
    3644:	9f 91       	pop	r25
    3646:	8f 91       	pop	r24
    3648:	7f 91       	pop	r23
    364a:	6f 91       	pop	r22
    364c:	5f 91       	pop	r21
    364e:	4f 91       	pop	r20
    3650:	3f 91       	pop	r19
    3652:	2f 91       	pop	r18
    3654:	0f 90       	pop	r0
    3656:	0f be       	out	0x3f, r0	; 63
    3658:	0f 90       	pop	r0
    365a:	1f 90       	pop	r1
    365c:	18 95       	reti

0000365e <UART_init>:
#include "UART.h"
#include "UART_prv.h"
#include "UART_cfg.h"

void UART_init(void)
{
    365e:	0f 93       	push	r16
    3660:	df 93       	push	r29
    3662:	cf 93       	push	r28
    3664:	00 d0       	rcall	.+0      	; 0x3666 <UART_init+0x8>
    3666:	cd b7       	in	r28, 0x3d	; 61
    3668:	de b7       	in	r29, 0x3e	; 62
	/* Accessing UCRSC*/
	SET_BIT(UCSRC,URSLE);
    366a:	a0 e4       	ldi	r26, 0x40	; 64
    366c:	b0 e0       	ldi	r27, 0x00	; 0
    366e:	e0 e4       	ldi	r30, 0x40	; 64
    3670:	f0 e0       	ldi	r31, 0x00	; 0
    3672:	80 81       	ld	r24, Z
    3674:	80 68       	ori	r24, 0x80	; 128
    3676:	8c 93       	st	X, r24

	/* Set the UART MODE  ASYNC/SYNC*/
#if (UART_MODE == ASYNC)
	CLR_BIT(UCSRC,UMSEL);
    3678:	a0 e4       	ldi	r26, 0x40	; 64
    367a:	b0 e0       	ldi	r27, 0x00	; 0
    367c:	e0 e4       	ldi	r30, 0x40	; 64
    367e:	f0 e0       	ldi	r31, 0x00	; 0
    3680:	80 81       	ld	r24, Z
    3682:	8f 7b       	andi	r24, 0xBF	; 191
    3684:	8c 93       	st	X, r24
#elif (UART_MODE == SYNC)
	SET_BIT(UCSRC,UMSEL);
#endif
	/* Select the Parity mode*/
	UCSRC = (UCSRC & 0b11001111)|(Parity_MODES<<4);
    3686:	a0 e4       	ldi	r26, 0x40	; 64
    3688:	b0 e0       	ldi	r27, 0x00	; 0
    368a:	e0 e4       	ldi	r30, 0x40	; 64
    368c:	f0 e0       	ldi	r31, 0x00	; 0
    368e:	80 81       	ld	r24, Z
    3690:	8f 7c       	andi	r24, 0xCF	; 207
    3692:	8c 93       	st	X, r24
	/* Select the STOP mode*/
	UCSRC = (UCSRC & 0b11110111)|(STOP_MODE<<3);
    3694:	a0 e4       	ldi	r26, 0x40	; 64
    3696:	b0 e0       	ldi	r27, 0x00	; 0
    3698:	e0 e4       	ldi	r30, 0x40	; 64
    369a:	f0 e0       	ldi	r31, 0x00	; 0
    369c:	80 81       	ld	r24, Z
    369e:	87 7f       	andi	r24, 0xF7	; 247
    36a0:	8c 93       	st	X, r24
#if (Character_Size_MODE == Character_num9)
	SET_BIT(UCSRC,UCSZ0);
	SET_BIT(UCSRC,UCSZ1);
	SET_BIT(UCSRB,UCSZ2);
#else
	CLR_BIT(UCSRB,UCSZ2);
    36a2:	aa e2       	ldi	r26, 0x2A	; 42
    36a4:	b0 e0       	ldi	r27, 0x00	; 0
    36a6:	ea e2       	ldi	r30, 0x2A	; 42
    36a8:	f0 e0       	ldi	r31, 0x00	; 0
    36aa:	80 81       	ld	r24, Z
    36ac:	8b 7f       	andi	r24, 0xFB	; 251
    36ae:	8c 93       	st	X, r24
	UCSRC = (UCSRC & 0b11111001)|(Character_Size_MODE<<1);
    36b0:	a0 e4       	ldi	r26, 0x40	; 64
    36b2:	b0 e0       	ldi	r27, 0x00	; 0
    36b4:	e0 e4       	ldi	r30, 0x40	; 64
    36b6:	f0 e0       	ldi	r31, 0x00	; 0
    36b8:	80 81       	ld	r24, Z
    36ba:	86 60       	ori	r24, 0x06	; 6
    36bc:	8c 93       	st	X, r24
#endif


	/*UArt Polarity*/
	UCSRC = (UCSRC & 0b11111110)|(UART_Polarity);
    36be:	a0 e4       	ldi	r26, 0x40	; 64
    36c0:	b0 e0       	ldi	r27, 0x00	; 0
    36c2:	e0 e4       	ldi	r30, 0x40	; 64
    36c4:	f0 e0       	ldi	r31, 0x00	; 0
    36c6:	80 81       	ld	r24, Z
    36c8:	8e 7f       	andi	r24, 0xFE	; 254
    36ca:	8c 93       	st	X, r24

	/*Set the Baud Rate*/
	CLR_BIT(UCSRB,URSLE);
    36cc:	aa e2       	ldi	r26, 0x2A	; 42
    36ce:	b0 e0       	ldi	r27, 0x00	; 0
    36d0:	ea e2       	ldi	r30, 0x2A	; 42
    36d2:	f0 e0       	ldi	r31, 0x00	; 0
    36d4:	80 81       	ld	r24, Z
    36d6:	8f 77       	andi	r24, 0x7F	; 127
    36d8:	8c 93       	st	X, r24

	u16 registerVal ;
	registerVal = BUAD_RATE(UART_BaudRate,UART_FClock, UART_OperationMode);
    36da:	60 e8       	ldi	r22, 0x80	; 128
    36dc:	75 e2       	ldi	r23, 0x25	; 37
    36de:	80 e0       	ldi	r24, 0x00	; 0
    36e0:	90 e0       	ldi	r25, 0x00	; 0
    36e2:	20 e0       	ldi	r18, 0x00	; 0
    36e4:	32 e1       	ldi	r19, 0x12	; 18
    36e6:	4a e7       	ldi	r20, 0x7A	; 122
    36e8:	50 e0       	ldi	r21, 0x00	; 0
    36ea:	00 e0       	ldi	r16, 0x00	; 0
    36ec:	0e 94 9a 1b 	call	0x3734	; 0x3734 <BUAD_RATE>
    36f0:	9a 83       	std	Y+2, r25	; 0x02
    36f2:	89 83       	std	Y+1, r24	; 0x01

	UBRRL = (u8)registerVal;
    36f4:	e9 e2       	ldi	r30, 0x29	; 41
    36f6:	f0 e0       	ldi	r31, 0x00	; 0
    36f8:	89 81       	ldd	r24, Y+1	; 0x01
    36fa:	80 83       	st	Z, r24
	UBRRH = (u8)((registerVal>>8)&15); /* 1111 0011 0101 1010*/
    36fc:	e0 e4       	ldi	r30, 0x40	; 64
    36fe:	f0 e0       	ldi	r31, 0x00	; 0
    3700:	89 81       	ldd	r24, Y+1	; 0x01
    3702:	9a 81       	ldd	r25, Y+2	; 0x02
    3704:	89 2f       	mov	r24, r25
    3706:	99 27       	eor	r25, r25
    3708:	8f 70       	andi	r24, 0x0F	; 15
    370a:	80 83       	st	Z, r24
	/*  0000 0000 1111 0011*/
	//UBRRL = 51;
	//UBRRH = 0;
	SET_BIT(UCSRB,RXEN);
    370c:	aa e2       	ldi	r26, 0x2A	; 42
    370e:	b0 e0       	ldi	r27, 0x00	; 0
    3710:	ea e2       	ldi	r30, 0x2A	; 42
    3712:	f0 e0       	ldi	r31, 0x00	; 0
    3714:	80 81       	ld	r24, Z
    3716:	80 61       	ori	r24, 0x10	; 16
    3718:	8c 93       	st	X, r24
	SET_BIT(UCSRB,TXEN);
    371a:	aa e2       	ldi	r26, 0x2A	; 42
    371c:	b0 e0       	ldi	r27, 0x00	; 0
    371e:	ea e2       	ldi	r30, 0x2A	; 42
    3720:	f0 e0       	ldi	r31, 0x00	; 0
    3722:	80 81       	ld	r24, Z
    3724:	88 60       	ori	r24, 0x08	; 8
    3726:	8c 93       	st	X, r24

	/* Parity mode*/

}
    3728:	0f 90       	pop	r0
    372a:	0f 90       	pop	r0
    372c:	cf 91       	pop	r28
    372e:	df 91       	pop	r29
    3730:	0f 91       	pop	r16
    3732:	08 95       	ret

00003734 <BUAD_RATE>:

u16 BUAD_RATE(u32 BuadRate,u32 F_CLOCK,u8 Operating_mode)
{
    3734:	0f 93       	push	r16
    3736:	df 93       	push	r29
    3738:	cf 93       	push	r28
    373a:	cd b7       	in	r28, 0x3d	; 61
    373c:	de b7       	in	r29, 0x3e	; 62
    373e:	2d 97       	sbiw	r28, 0x0d	; 13
    3740:	0f b6       	in	r0, 0x3f	; 63
    3742:	f8 94       	cli
    3744:	de bf       	out	0x3e, r29	; 62
    3746:	0f be       	out	0x3f, r0	; 63
    3748:	cd bf       	out	0x3d, r28	; 61
    374a:	6b 83       	std	Y+3, r22	; 0x03
    374c:	7c 83       	std	Y+4, r23	; 0x04
    374e:	8d 83       	std	Y+5, r24	; 0x05
    3750:	9e 83       	std	Y+6, r25	; 0x06
    3752:	2f 83       	std	Y+7, r18	; 0x07
    3754:	38 87       	std	Y+8, r19	; 0x08
    3756:	49 87       	std	Y+9, r20	; 0x09
    3758:	5a 87       	std	Y+10, r21	; 0x0a
    375a:	0b 87       	std	Y+11, r16	; 0x0b
	u16 returnVal;
	switch(Operating_mode)
    375c:	8b 85       	ldd	r24, Y+11	; 0x0b
    375e:	28 2f       	mov	r18, r24
    3760:	30 e0       	ldi	r19, 0x00	; 0
    3762:	3d 87       	std	Y+13, r19	; 0x0d
    3764:	2c 87       	std	Y+12, r18	; 0x0c
    3766:	8c 85       	ldd	r24, Y+12	; 0x0c
    3768:	9d 85       	ldd	r25, Y+13	; 0x0d
    376a:	00 97       	sbiw	r24, 0x00	; 0
    376c:	31 f0       	breq	.+12     	; 0x377a <BUAD_RATE+0x46>
    376e:	2c 85       	ldd	r18, Y+12	; 0x0c
    3770:	3d 85       	ldd	r19, Y+13	; 0x0d
    3772:	21 30       	cpi	r18, 0x01	; 1
    3774:	31 05       	cpc	r19, r1
    3776:	61 f1       	breq	.+88     	; 0x37d0 <BUAD_RATE+0x9c>
    3778:	51 c0       	rjmp	.+162    	; 0x381c <BUAD_RATE+0xe8>
	{
	case Buad_Normal_MODE:
		CLR_BIT(UCSRA,U2X);
    377a:	ab e2       	ldi	r26, 0x2B	; 43
    377c:	b0 e0       	ldi	r27, 0x00	; 0
    377e:	eb e2       	ldi	r30, 0x2B	; 43
    3780:	f0 e0       	ldi	r31, 0x00	; 0
    3782:	80 81       	ld	r24, Z
    3784:	8d 7f       	andi	r24, 0xFD	; 253
    3786:	8c 93       	st	X, r24
		returnVal = (F_CLOCK/(16*BuadRate))-1;
    3788:	8b 81       	ldd	r24, Y+3	; 0x03
    378a:	9c 81       	ldd	r25, Y+4	; 0x04
    378c:	ad 81       	ldd	r26, Y+5	; 0x05
    378e:	be 81       	ldd	r27, Y+6	; 0x06
    3790:	88 0f       	add	r24, r24
    3792:	99 1f       	adc	r25, r25
    3794:	aa 1f       	adc	r26, r26
    3796:	bb 1f       	adc	r27, r27
    3798:	88 0f       	add	r24, r24
    379a:	99 1f       	adc	r25, r25
    379c:	aa 1f       	adc	r26, r26
    379e:	bb 1f       	adc	r27, r27
    37a0:	88 0f       	add	r24, r24
    37a2:	99 1f       	adc	r25, r25
    37a4:	aa 1f       	adc	r26, r26
    37a6:	bb 1f       	adc	r27, r27
    37a8:	88 0f       	add	r24, r24
    37aa:	99 1f       	adc	r25, r25
    37ac:	aa 1f       	adc	r26, r26
    37ae:	bb 1f       	adc	r27, r27
    37b0:	9c 01       	movw	r18, r24
    37b2:	ad 01       	movw	r20, r26
    37b4:	8f 81       	ldd	r24, Y+7	; 0x07
    37b6:	98 85       	ldd	r25, Y+8	; 0x08
    37b8:	a9 85       	ldd	r26, Y+9	; 0x09
    37ba:	ba 85       	ldd	r27, Y+10	; 0x0a
    37bc:	bc 01       	movw	r22, r24
    37be:	cd 01       	movw	r24, r26
    37c0:	0e 94 ca 1f 	call	0x3f94	; 0x3f94 <__udivmodsi4>
    37c4:	da 01       	movw	r26, r20
    37c6:	c9 01       	movw	r24, r18
    37c8:	01 97       	sbiw	r24, 0x01	; 1
    37ca:	9a 83       	std	Y+2, r25	; 0x02
    37cc:	89 83       	std	Y+1, r24	; 0x01
    37ce:	26 c0       	rjmp	.+76     	; 0x381c <BUAD_RATE+0xe8>
		break;
	case Buad_Double_Speed_mode:
		SET_BIT(UCSRA,U2X);
    37d0:	ab e2       	ldi	r26, 0x2B	; 43
    37d2:	b0 e0       	ldi	r27, 0x00	; 0
    37d4:	eb e2       	ldi	r30, 0x2B	; 43
    37d6:	f0 e0       	ldi	r31, 0x00	; 0
    37d8:	80 81       	ld	r24, Z
    37da:	82 60       	ori	r24, 0x02	; 2
    37dc:	8c 93       	st	X, r24
		returnVal = (u16)(F_CLOCK/(8*BuadRate))-1;
    37de:	8b 81       	ldd	r24, Y+3	; 0x03
    37e0:	9c 81       	ldd	r25, Y+4	; 0x04
    37e2:	ad 81       	ldd	r26, Y+5	; 0x05
    37e4:	be 81       	ldd	r27, Y+6	; 0x06
    37e6:	88 0f       	add	r24, r24
    37e8:	99 1f       	adc	r25, r25
    37ea:	aa 1f       	adc	r26, r26
    37ec:	bb 1f       	adc	r27, r27
    37ee:	88 0f       	add	r24, r24
    37f0:	99 1f       	adc	r25, r25
    37f2:	aa 1f       	adc	r26, r26
    37f4:	bb 1f       	adc	r27, r27
    37f6:	88 0f       	add	r24, r24
    37f8:	99 1f       	adc	r25, r25
    37fa:	aa 1f       	adc	r26, r26
    37fc:	bb 1f       	adc	r27, r27
    37fe:	9c 01       	movw	r18, r24
    3800:	ad 01       	movw	r20, r26
    3802:	8f 81       	ldd	r24, Y+7	; 0x07
    3804:	98 85       	ldd	r25, Y+8	; 0x08
    3806:	a9 85       	ldd	r26, Y+9	; 0x09
    3808:	ba 85       	ldd	r27, Y+10	; 0x0a
    380a:	bc 01       	movw	r22, r24
    380c:	cd 01       	movw	r24, r26
    380e:	0e 94 ca 1f 	call	0x3f94	; 0x3f94 <__udivmodsi4>
    3812:	da 01       	movw	r26, r20
    3814:	c9 01       	movw	r24, r18
    3816:	01 97       	sbiw	r24, 0x01	; 1
    3818:	9a 83       	std	Y+2, r25	; 0x02
    381a:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	return returnVal;
    381c:	89 81       	ldd	r24, Y+1	; 0x01
    381e:	9a 81       	ldd	r25, Y+2	; 0x02

}
    3820:	2d 96       	adiw	r28, 0x0d	; 13
    3822:	0f b6       	in	r0, 0x3f	; 63
    3824:	f8 94       	cli
    3826:	de bf       	out	0x3e, r29	; 62
    3828:	0f be       	out	0x3f, r0	; 63
    382a:	cd bf       	out	0x3d, r28	; 61
    382c:	cf 91       	pop	r28
    382e:	df 91       	pop	r29
    3830:	0f 91       	pop	r16
    3832:	08 95       	ret

00003834 <UART_SendCharacter>:


void UART_SendCharacter(u8 Character)
{
    3834:	df 93       	push	r29
    3836:	cf 93       	push	r28
    3838:	00 d0       	rcall	.+0      	; 0x383a <UART_SendCharacter+0x6>
    383a:	cd b7       	in	r28, 0x3d	; 61
    383c:	de b7       	in	r29, 0x3e	; 62
    383e:	8a 83       	std	Y+2, r24	; 0x02
	u8 Loc_Charcter = Character ;
    3840:	8a 81       	ldd	r24, Y+2	; 0x02
    3842:	89 83       	std	Y+1, r24	; 0x01
	while(GET_BIT(UCSRA,UDRE) == 0);
    3844:	eb e2       	ldi	r30, 0x2B	; 43
    3846:	f0 e0       	ldi	r31, 0x00	; 0
    3848:	80 81       	ld	r24, Z
    384a:	82 95       	swap	r24
    384c:	86 95       	lsr	r24
    384e:	87 70       	andi	r24, 0x07	; 7
    3850:	88 2f       	mov	r24, r24
    3852:	90 e0       	ldi	r25, 0x00	; 0
    3854:	81 70       	andi	r24, 0x01	; 1
    3856:	90 70       	andi	r25, 0x00	; 0
    3858:	00 97       	sbiw	r24, 0x00	; 0
    385a:	a1 f3       	breq	.-24     	; 0x3844 <UART_SendCharacter+0x10>
	UDR = Loc_Charcter;
    385c:	ec e2       	ldi	r30, 0x2C	; 44
    385e:	f0 e0       	ldi	r31, 0x00	; 0
    3860:	89 81       	ldd	r24, Y+1	; 0x01
    3862:	80 83       	st	Z, r24
}
    3864:	0f 90       	pop	r0
    3866:	0f 90       	pop	r0
    3868:	cf 91       	pop	r28
    386a:	df 91       	pop	r29
    386c:	08 95       	ret

0000386e <UART_ReceveCharacter>:
void UART_ReceveCharacter(u8 *Character)
{
    386e:	df 93       	push	r29
    3870:	cf 93       	push	r28
    3872:	00 d0       	rcall	.+0      	; 0x3874 <UART_ReceveCharacter+0x6>
    3874:	0f 92       	push	r0
    3876:	cd b7       	in	r28, 0x3d	; 61
    3878:	de b7       	in	r29, 0x3e	; 62
    387a:	9b 83       	std	Y+3, r25	; 0x03
    387c:	8a 83       	std	Y+2, r24	; 0x02
	u8 Loc_Charcter = Character ;
    387e:	8a 81       	ldd	r24, Y+2	; 0x02
    3880:	9b 81       	ldd	r25, Y+3	; 0x03
    3882:	89 83       	std	Y+1, r24	; 0x01
	while(GET_BIT(UCSRA,RXC) == 0);
    3884:	eb e2       	ldi	r30, 0x2B	; 43
    3886:	f0 e0       	ldi	r31, 0x00	; 0
    3888:	80 81       	ld	r24, Z
    388a:	88 23       	and	r24, r24
    388c:	dc f7       	brge	.-10     	; 0x3884 <UART_ReceveCharacter+0x16>
	Loc_Charcter = UDR;
    388e:	ec e2       	ldi	r30, 0x2C	; 44
    3890:	f0 e0       	ldi	r31, 0x00	; 0
    3892:	80 81       	ld	r24, Z
    3894:	89 83       	std	Y+1, r24	; 0x01
	*Character = Loc_Charcter;
    3896:	ea 81       	ldd	r30, Y+2	; 0x02
    3898:	fb 81       	ldd	r31, Y+3	; 0x03
    389a:	89 81       	ldd	r24, Y+1	; 0x01
    389c:	80 83       	st	Z, r24
}
    389e:	0f 90       	pop	r0
    38a0:	0f 90       	pop	r0
    38a2:	0f 90       	pop	r0
    38a4:	cf 91       	pop	r28
    38a6:	df 91       	pop	r29
    38a8:	08 95       	ret

000038aa <WDT_voidEnablePeripheral>:

#include "WDT.h"
#include "WDT_private.h"

void WDT_voidEnablePeripheral(u8 Copy_u8WDT_Prescaller)
{
    38aa:	df 93       	push	r29
    38ac:	cf 93       	push	r28
    38ae:	00 d0       	rcall	.+0      	; 0x38b0 <WDT_voidEnablePeripheral+0x6>
    38b0:	cd b7       	in	r28, 0x3d	; 61
    38b2:	de b7       	in	r29, 0x3e	; 62
    38b4:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_WDTBitWise = 0b00001000;
    38b6:	88 e0       	ldi	r24, 0x08	; 8
    38b8:	89 83       	std	Y+1, r24	; 0x01
	Local_WDTBitWise = Local_WDTBitWise | Copy_u8WDT_Prescaller;
    38ba:	99 81       	ldd	r25, Y+1	; 0x01
    38bc:	8a 81       	ldd	r24, Y+2	; 0x02
    38be:	89 2b       	or	r24, r25
    38c0:	89 83       	std	Y+1, r24	; 0x01
	WDTCR = Local_WDTBitWise;
    38c2:	e1 e4       	ldi	r30, 0x41	; 65
    38c4:	f0 e0       	ldi	r31, 0x00	; 0
    38c6:	89 81       	ldd	r24, Y+1	; 0x01
    38c8:	80 83       	st	Z, r24
}
    38ca:	0f 90       	pop	r0
    38cc:	0f 90       	pop	r0
    38ce:	cf 91       	pop	r28
    38d0:	df 91       	pop	r29
    38d2:	08 95       	ret

000038d4 <WDT_voidDisablePeripheral>:
void WDT_voidDisablePeripheral(void)
{
    38d4:	df 93       	push	r29
    38d6:	cf 93       	push	r28
    38d8:	cd b7       	in	r28, 0x3d	; 61
    38da:	de b7       	in	r29, 0x3e	; 62
	WDTCR = (1<<WDTOE) | (1<<WDE);
    38dc:	e1 e4       	ldi	r30, 0x41	; 65
    38de:	f0 e0       	ldi	r31, 0x00	; 0
    38e0:	88 e1       	ldi	r24, 0x18	; 24
    38e2:	80 83       	st	Z, r24
	WDTCR = 0x00;
    38e4:	e1 e4       	ldi	r30, 0x41	; 65
    38e6:	f0 e0       	ldi	r31, 0x00	; 0
    38e8:	10 82       	st	Z, r1
    38ea:	cf 91       	pop	r28
    38ec:	df 91       	pop	r29
    38ee:	08 95       	ret

000038f0 <main>:
#include"I2C.h"
#include"EEPROM.h"
#include <util/delay.h>

int main(void)
{
    38f0:	0f 93       	push	r16
    38f2:	1f 93       	push	r17
    38f4:	df 93       	push	r29
    38f6:	cf 93       	push	r28
    38f8:	cd b7       	in	r28, 0x3d	; 61
    38fa:	de b7       	in	r29, 0x3e	; 62
    38fc:	c6 55       	subi	r28, 0x56	; 86
    38fe:	d0 40       	sbci	r29, 0x00	; 0
    3900:	0f b6       	in	r0, 0x3f	; 63
    3902:	f8 94       	cli
    3904:	de bf       	out	0x3e, r29	; 62
    3906:	0f be       	out	0x3f, r0	; 63
    3908:	cd bf       	out	0x3d, r28	; 61
	LCD_voidInit();
    390a:	0e 94 0d 0e 	call	0x1c1a	; 0x1c1a <LCD_voidInit>
	PORT_voidInit();
    390e:	0e 94 1c 16 	call	0x2c38	; 0x2c38 <PORT_voidInit>
	I2C_voidInit();
    3912:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <I2C_voidInit>
	//DIO_enum_WriteChannel(DIO_u8PORTAPIN0, DIO_u8High);


	EEPROM_voidWriteByte('B',0);
    3916:	82 e4       	ldi	r24, 0x42	; 66
    3918:	60 e0       	ldi	r22, 0x00	; 0
    391a:	0e 94 a7 0a 	call	0x154e	; 0x154e <EEPROM_voidWriteByte>
    391e:	fe 01       	movw	r30, r28
    3920:	ef 5a       	subi	r30, 0xAF	; 175
    3922:	ff 4f       	sbci	r31, 0xFF	; 255
    3924:	80 e0       	ldi	r24, 0x00	; 0
    3926:	90 e0       	ldi	r25, 0x00	; 0
    3928:	aa ef       	ldi	r26, 0xFA	; 250
    392a:	b4 e4       	ldi	r27, 0x44	; 68
    392c:	80 83       	st	Z, r24
    392e:	91 83       	std	Z+1, r25	; 0x01
    3930:	a2 83       	std	Z+2, r26	; 0x02
    3932:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3934:	8e 01       	movw	r16, r28
    3936:	03 5b       	subi	r16, 0xB3	; 179
    3938:	1f 4f       	sbci	r17, 0xFF	; 255
    393a:	fe 01       	movw	r30, r28
    393c:	ef 5a       	subi	r30, 0xAF	; 175
    393e:	ff 4f       	sbci	r31, 0xFF	; 255
    3940:	60 81       	ld	r22, Z
    3942:	71 81       	ldd	r23, Z+1	; 0x01
    3944:	82 81       	ldd	r24, Z+2	; 0x02
    3946:	93 81       	ldd	r25, Z+3	; 0x03
    3948:	20 e0       	ldi	r18, 0x00	; 0
    394a:	30 e0       	ldi	r19, 0x00	; 0
    394c:	4a ef       	ldi	r20, 0xFA	; 250
    394e:	54 e4       	ldi	r21, 0x44	; 68
    3950:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3954:	dc 01       	movw	r26, r24
    3956:	cb 01       	movw	r24, r22
    3958:	f8 01       	movw	r30, r16
    395a:	80 83       	st	Z, r24
    395c:	91 83       	std	Z+1, r25	; 0x01
    395e:	a2 83       	std	Z+2, r26	; 0x02
    3960:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3962:	fe 01       	movw	r30, r28
    3964:	e3 5b       	subi	r30, 0xB3	; 179
    3966:	ff 4f       	sbci	r31, 0xFF	; 255
    3968:	60 81       	ld	r22, Z
    396a:	71 81       	ldd	r23, Z+1	; 0x01
    396c:	82 81       	ldd	r24, Z+2	; 0x02
    396e:	93 81       	ldd	r25, Z+3	; 0x03
    3970:	20 e0       	ldi	r18, 0x00	; 0
    3972:	30 e0       	ldi	r19, 0x00	; 0
    3974:	40 e8       	ldi	r20, 0x80	; 128
    3976:	5f e3       	ldi	r21, 0x3F	; 63
    3978:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    397c:	88 23       	and	r24, r24
    397e:	44 f4       	brge	.+16     	; 0x3990 <main+0xa0>
		__ticks = 1;
    3980:	fe 01       	movw	r30, r28
    3982:	e5 5b       	subi	r30, 0xB5	; 181
    3984:	ff 4f       	sbci	r31, 0xFF	; 255
    3986:	81 e0       	ldi	r24, 0x01	; 1
    3988:	90 e0       	ldi	r25, 0x00	; 0
    398a:	91 83       	std	Z+1, r25	; 0x01
    398c:	80 83       	st	Z, r24
    398e:	64 c0       	rjmp	.+200    	; 0x3a58 <main+0x168>
	else if (__tmp > 65535)
    3990:	fe 01       	movw	r30, r28
    3992:	e3 5b       	subi	r30, 0xB3	; 179
    3994:	ff 4f       	sbci	r31, 0xFF	; 255
    3996:	60 81       	ld	r22, Z
    3998:	71 81       	ldd	r23, Z+1	; 0x01
    399a:	82 81       	ldd	r24, Z+2	; 0x02
    399c:	93 81       	ldd	r25, Z+3	; 0x03
    399e:	20 e0       	ldi	r18, 0x00	; 0
    39a0:	3f ef       	ldi	r19, 0xFF	; 255
    39a2:	4f e7       	ldi	r20, 0x7F	; 127
    39a4:	57 e4       	ldi	r21, 0x47	; 71
    39a6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    39aa:	18 16       	cp	r1, r24
    39ac:	0c f0       	brlt	.+2      	; 0x39b0 <main+0xc0>
    39ae:	43 c0       	rjmp	.+134    	; 0x3a36 <main+0x146>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    39b0:	fe 01       	movw	r30, r28
    39b2:	ef 5a       	subi	r30, 0xAF	; 175
    39b4:	ff 4f       	sbci	r31, 0xFF	; 255
    39b6:	60 81       	ld	r22, Z
    39b8:	71 81       	ldd	r23, Z+1	; 0x01
    39ba:	82 81       	ldd	r24, Z+2	; 0x02
    39bc:	93 81       	ldd	r25, Z+3	; 0x03
    39be:	20 e0       	ldi	r18, 0x00	; 0
    39c0:	30 e0       	ldi	r19, 0x00	; 0
    39c2:	40 e2       	ldi	r20, 0x20	; 32
    39c4:	51 e4       	ldi	r21, 0x41	; 65
    39c6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    39ca:	dc 01       	movw	r26, r24
    39cc:	cb 01       	movw	r24, r22
    39ce:	8e 01       	movw	r16, r28
    39d0:	05 5b       	subi	r16, 0xB5	; 181
    39d2:	1f 4f       	sbci	r17, 0xFF	; 255
    39d4:	bc 01       	movw	r22, r24
    39d6:	cd 01       	movw	r24, r26
    39d8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    39dc:	dc 01       	movw	r26, r24
    39de:	cb 01       	movw	r24, r22
    39e0:	f8 01       	movw	r30, r16
    39e2:	91 83       	std	Z+1, r25	; 0x01
    39e4:	80 83       	st	Z, r24
    39e6:	1f c0       	rjmp	.+62     	; 0x3a26 <main+0x136>
    39e8:	fe 01       	movw	r30, r28
    39ea:	e7 5b       	subi	r30, 0xB7	; 183
    39ec:	ff 4f       	sbci	r31, 0xFF	; 255
    39ee:	88 ec       	ldi	r24, 0xC8	; 200
    39f0:	90 e0       	ldi	r25, 0x00	; 0
    39f2:	91 83       	std	Z+1, r25	; 0x01
    39f4:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    39f6:	fe 01       	movw	r30, r28
    39f8:	e7 5b       	subi	r30, 0xB7	; 183
    39fa:	ff 4f       	sbci	r31, 0xFF	; 255
    39fc:	80 81       	ld	r24, Z
    39fe:	91 81       	ldd	r25, Z+1	; 0x01
    3a00:	01 97       	sbiw	r24, 0x01	; 1
    3a02:	f1 f7       	brne	.-4      	; 0x3a00 <main+0x110>
    3a04:	fe 01       	movw	r30, r28
    3a06:	e7 5b       	subi	r30, 0xB7	; 183
    3a08:	ff 4f       	sbci	r31, 0xFF	; 255
    3a0a:	91 83       	std	Z+1, r25	; 0x01
    3a0c:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3a0e:	de 01       	movw	r26, r28
    3a10:	a5 5b       	subi	r26, 0xB5	; 181
    3a12:	bf 4f       	sbci	r27, 0xFF	; 255
    3a14:	fe 01       	movw	r30, r28
    3a16:	e5 5b       	subi	r30, 0xB5	; 181
    3a18:	ff 4f       	sbci	r31, 0xFF	; 255
    3a1a:	80 81       	ld	r24, Z
    3a1c:	91 81       	ldd	r25, Z+1	; 0x01
    3a1e:	01 97       	sbiw	r24, 0x01	; 1
    3a20:	11 96       	adiw	r26, 0x01	; 1
    3a22:	9c 93       	st	X, r25
    3a24:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3a26:	fe 01       	movw	r30, r28
    3a28:	e5 5b       	subi	r30, 0xB5	; 181
    3a2a:	ff 4f       	sbci	r31, 0xFF	; 255
    3a2c:	80 81       	ld	r24, Z
    3a2e:	91 81       	ldd	r25, Z+1	; 0x01
    3a30:	00 97       	sbiw	r24, 0x00	; 0
    3a32:	d1 f6       	brne	.-76     	; 0x39e8 <main+0xf8>
    3a34:	27 c0       	rjmp	.+78     	; 0x3a84 <main+0x194>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3a36:	8e 01       	movw	r16, r28
    3a38:	05 5b       	subi	r16, 0xB5	; 181
    3a3a:	1f 4f       	sbci	r17, 0xFF	; 255
    3a3c:	fe 01       	movw	r30, r28
    3a3e:	e3 5b       	subi	r30, 0xB3	; 179
    3a40:	ff 4f       	sbci	r31, 0xFF	; 255
    3a42:	60 81       	ld	r22, Z
    3a44:	71 81       	ldd	r23, Z+1	; 0x01
    3a46:	82 81       	ldd	r24, Z+2	; 0x02
    3a48:	93 81       	ldd	r25, Z+3	; 0x03
    3a4a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3a4e:	dc 01       	movw	r26, r24
    3a50:	cb 01       	movw	r24, r22
    3a52:	f8 01       	movw	r30, r16
    3a54:	91 83       	std	Z+1, r25	; 0x01
    3a56:	80 83       	st	Z, r24
    3a58:	de 01       	movw	r26, r28
    3a5a:	a9 5b       	subi	r26, 0xB9	; 185
    3a5c:	bf 4f       	sbci	r27, 0xFF	; 255
    3a5e:	fe 01       	movw	r30, r28
    3a60:	e5 5b       	subi	r30, 0xB5	; 181
    3a62:	ff 4f       	sbci	r31, 0xFF	; 255
    3a64:	80 81       	ld	r24, Z
    3a66:	91 81       	ldd	r25, Z+1	; 0x01
    3a68:	8d 93       	st	X+, r24
    3a6a:	9c 93       	st	X, r25
    3a6c:	fe 01       	movw	r30, r28
    3a6e:	e9 5b       	subi	r30, 0xB9	; 185
    3a70:	ff 4f       	sbci	r31, 0xFF	; 255
    3a72:	80 81       	ld	r24, Z
    3a74:	91 81       	ldd	r25, Z+1	; 0x01
    3a76:	01 97       	sbiw	r24, 0x01	; 1
    3a78:	f1 f7       	brne	.-4      	; 0x3a76 <main+0x186>
    3a7a:	fe 01       	movw	r30, r28
    3a7c:	e9 5b       	subi	r30, 0xB9	; 185
    3a7e:	ff 4f       	sbci	r31, 0xFF	; 255
    3a80:	91 83       	std	Z+1, r25	; 0x01
    3a82:	80 83       	st	Z, r24
	_delay_ms(2000);
	EEPROM_voidWriteByte('E',1);
    3a84:	85 e4       	ldi	r24, 0x45	; 69
    3a86:	61 e0       	ldi	r22, 0x01	; 1
    3a88:	0e 94 a7 0a 	call	0x154e	; 0x154e <EEPROM_voidWriteByte>
    3a8c:	fe 01       	movw	r30, r28
    3a8e:	ed 5b       	subi	r30, 0xBD	; 189
    3a90:	ff 4f       	sbci	r31, 0xFF	; 255
    3a92:	80 e0       	ldi	r24, 0x00	; 0
    3a94:	90 e0       	ldi	r25, 0x00	; 0
    3a96:	aa ef       	ldi	r26, 0xFA	; 250
    3a98:	b4 e4       	ldi	r27, 0x44	; 68
    3a9a:	80 83       	st	Z, r24
    3a9c:	91 83       	std	Z+1, r25	; 0x01
    3a9e:	a2 83       	std	Z+2, r26	; 0x02
    3aa0:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3aa2:	8e 01       	movw	r16, r28
    3aa4:	01 5c       	subi	r16, 0xC1	; 193
    3aa6:	1f 4f       	sbci	r17, 0xFF	; 255
    3aa8:	fe 01       	movw	r30, r28
    3aaa:	ed 5b       	subi	r30, 0xBD	; 189
    3aac:	ff 4f       	sbci	r31, 0xFF	; 255
    3aae:	60 81       	ld	r22, Z
    3ab0:	71 81       	ldd	r23, Z+1	; 0x01
    3ab2:	82 81       	ldd	r24, Z+2	; 0x02
    3ab4:	93 81       	ldd	r25, Z+3	; 0x03
    3ab6:	20 e0       	ldi	r18, 0x00	; 0
    3ab8:	30 e0       	ldi	r19, 0x00	; 0
    3aba:	4a ef       	ldi	r20, 0xFA	; 250
    3abc:	54 e4       	ldi	r21, 0x44	; 68
    3abe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3ac2:	dc 01       	movw	r26, r24
    3ac4:	cb 01       	movw	r24, r22
    3ac6:	f8 01       	movw	r30, r16
    3ac8:	80 83       	st	Z, r24
    3aca:	91 83       	std	Z+1, r25	; 0x01
    3acc:	a2 83       	std	Z+2, r26	; 0x02
    3ace:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3ad0:	fe 01       	movw	r30, r28
    3ad2:	ff 96       	adiw	r30, 0x3f	; 63
    3ad4:	60 81       	ld	r22, Z
    3ad6:	71 81       	ldd	r23, Z+1	; 0x01
    3ad8:	82 81       	ldd	r24, Z+2	; 0x02
    3ada:	93 81       	ldd	r25, Z+3	; 0x03
    3adc:	20 e0       	ldi	r18, 0x00	; 0
    3ade:	30 e0       	ldi	r19, 0x00	; 0
    3ae0:	40 e8       	ldi	r20, 0x80	; 128
    3ae2:	5f e3       	ldi	r21, 0x3F	; 63
    3ae4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3ae8:	88 23       	and	r24, r24
    3aea:	2c f4       	brge	.+10     	; 0x3af6 <main+0x206>
		__ticks = 1;
    3aec:	81 e0       	ldi	r24, 0x01	; 1
    3aee:	90 e0       	ldi	r25, 0x00	; 0
    3af0:	9e af       	std	Y+62, r25	; 0x3e
    3af2:	8d af       	std	Y+61, r24	; 0x3d
    3af4:	46 c0       	rjmp	.+140    	; 0x3b82 <main+0x292>
	else if (__tmp > 65535)
    3af6:	fe 01       	movw	r30, r28
    3af8:	ff 96       	adiw	r30, 0x3f	; 63
    3afa:	60 81       	ld	r22, Z
    3afc:	71 81       	ldd	r23, Z+1	; 0x01
    3afe:	82 81       	ldd	r24, Z+2	; 0x02
    3b00:	93 81       	ldd	r25, Z+3	; 0x03
    3b02:	20 e0       	ldi	r18, 0x00	; 0
    3b04:	3f ef       	ldi	r19, 0xFF	; 255
    3b06:	4f e7       	ldi	r20, 0x7F	; 127
    3b08:	57 e4       	ldi	r21, 0x47	; 71
    3b0a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3b0e:	18 16       	cp	r1, r24
    3b10:	64 f5       	brge	.+88     	; 0x3b6a <main+0x27a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3b12:	fe 01       	movw	r30, r28
    3b14:	ed 5b       	subi	r30, 0xBD	; 189
    3b16:	ff 4f       	sbci	r31, 0xFF	; 255
    3b18:	60 81       	ld	r22, Z
    3b1a:	71 81       	ldd	r23, Z+1	; 0x01
    3b1c:	82 81       	ldd	r24, Z+2	; 0x02
    3b1e:	93 81       	ldd	r25, Z+3	; 0x03
    3b20:	20 e0       	ldi	r18, 0x00	; 0
    3b22:	30 e0       	ldi	r19, 0x00	; 0
    3b24:	40 e2       	ldi	r20, 0x20	; 32
    3b26:	51 e4       	ldi	r21, 0x41	; 65
    3b28:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3b2c:	dc 01       	movw	r26, r24
    3b2e:	cb 01       	movw	r24, r22
    3b30:	bc 01       	movw	r22, r24
    3b32:	cd 01       	movw	r24, r26
    3b34:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b38:	dc 01       	movw	r26, r24
    3b3a:	cb 01       	movw	r24, r22
    3b3c:	9e af       	std	Y+62, r25	; 0x3e
    3b3e:	8d af       	std	Y+61, r24	; 0x3d
    3b40:	0f c0       	rjmp	.+30     	; 0x3b60 <main+0x270>
    3b42:	88 ec       	ldi	r24, 0xC8	; 200
    3b44:	90 e0       	ldi	r25, 0x00	; 0
    3b46:	9c af       	std	Y+60, r25	; 0x3c
    3b48:	8b af       	std	Y+59, r24	; 0x3b
    3b4a:	8b ad       	ldd	r24, Y+59	; 0x3b
    3b4c:	9c ad       	ldd	r25, Y+60	; 0x3c
    3b4e:	01 97       	sbiw	r24, 0x01	; 1
    3b50:	f1 f7       	brne	.-4      	; 0x3b4e <main+0x25e>
    3b52:	9c af       	std	Y+60, r25	; 0x3c
    3b54:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3b56:	8d ad       	ldd	r24, Y+61	; 0x3d
    3b58:	9e ad       	ldd	r25, Y+62	; 0x3e
    3b5a:	01 97       	sbiw	r24, 0x01	; 1
    3b5c:	9e af       	std	Y+62, r25	; 0x3e
    3b5e:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3b60:	8d ad       	ldd	r24, Y+61	; 0x3d
    3b62:	9e ad       	ldd	r25, Y+62	; 0x3e
    3b64:	00 97       	sbiw	r24, 0x00	; 0
    3b66:	69 f7       	brne	.-38     	; 0x3b42 <main+0x252>
    3b68:	16 c0       	rjmp	.+44     	; 0x3b96 <main+0x2a6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3b6a:	fe 01       	movw	r30, r28
    3b6c:	ff 96       	adiw	r30, 0x3f	; 63
    3b6e:	60 81       	ld	r22, Z
    3b70:	71 81       	ldd	r23, Z+1	; 0x01
    3b72:	82 81       	ldd	r24, Z+2	; 0x02
    3b74:	93 81       	ldd	r25, Z+3	; 0x03
    3b76:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b7a:	dc 01       	movw	r26, r24
    3b7c:	cb 01       	movw	r24, r22
    3b7e:	9e af       	std	Y+62, r25	; 0x3e
    3b80:	8d af       	std	Y+61, r24	; 0x3d
    3b82:	8d ad       	ldd	r24, Y+61	; 0x3d
    3b84:	9e ad       	ldd	r25, Y+62	; 0x3e
    3b86:	9a af       	std	Y+58, r25	; 0x3a
    3b88:	89 af       	std	Y+57, r24	; 0x39
    3b8a:	89 ad       	ldd	r24, Y+57	; 0x39
    3b8c:	9a ad       	ldd	r25, Y+58	; 0x3a
    3b8e:	01 97       	sbiw	r24, 0x01	; 1
    3b90:	f1 f7       	brne	.-4      	; 0x3b8e <main+0x29e>
    3b92:	9a af       	std	Y+58, r25	; 0x3a
    3b94:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(2000);
	EEPROM_voidWriteByte('S',2);
    3b96:	83 e5       	ldi	r24, 0x53	; 83
    3b98:	62 e0       	ldi	r22, 0x02	; 2
    3b9a:	0e 94 a7 0a 	call	0x154e	; 0x154e <EEPROM_voidWriteByte>
    3b9e:	80 e0       	ldi	r24, 0x00	; 0
    3ba0:	90 e0       	ldi	r25, 0x00	; 0
    3ba2:	aa ef       	ldi	r26, 0xFA	; 250
    3ba4:	b4 e4       	ldi	r27, 0x44	; 68
    3ba6:	8d ab       	std	Y+53, r24	; 0x35
    3ba8:	9e ab       	std	Y+54, r25	; 0x36
    3baa:	af ab       	std	Y+55, r26	; 0x37
    3bac:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3bae:	6d a9       	ldd	r22, Y+53	; 0x35
    3bb0:	7e a9       	ldd	r23, Y+54	; 0x36
    3bb2:	8f a9       	ldd	r24, Y+55	; 0x37
    3bb4:	98 ad       	ldd	r25, Y+56	; 0x38
    3bb6:	20 e0       	ldi	r18, 0x00	; 0
    3bb8:	30 e0       	ldi	r19, 0x00	; 0
    3bba:	4a ef       	ldi	r20, 0xFA	; 250
    3bbc:	54 e4       	ldi	r21, 0x44	; 68
    3bbe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3bc2:	dc 01       	movw	r26, r24
    3bc4:	cb 01       	movw	r24, r22
    3bc6:	89 ab       	std	Y+49, r24	; 0x31
    3bc8:	9a ab       	std	Y+50, r25	; 0x32
    3bca:	ab ab       	std	Y+51, r26	; 0x33
    3bcc:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3bce:	69 a9       	ldd	r22, Y+49	; 0x31
    3bd0:	7a a9       	ldd	r23, Y+50	; 0x32
    3bd2:	8b a9       	ldd	r24, Y+51	; 0x33
    3bd4:	9c a9       	ldd	r25, Y+52	; 0x34
    3bd6:	20 e0       	ldi	r18, 0x00	; 0
    3bd8:	30 e0       	ldi	r19, 0x00	; 0
    3bda:	40 e8       	ldi	r20, 0x80	; 128
    3bdc:	5f e3       	ldi	r21, 0x3F	; 63
    3bde:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3be2:	88 23       	and	r24, r24
    3be4:	2c f4       	brge	.+10     	; 0x3bf0 <main+0x300>
		__ticks = 1;
    3be6:	81 e0       	ldi	r24, 0x01	; 1
    3be8:	90 e0       	ldi	r25, 0x00	; 0
    3bea:	98 ab       	std	Y+48, r25	; 0x30
    3bec:	8f a7       	std	Y+47, r24	; 0x2f
    3bee:	3f c0       	rjmp	.+126    	; 0x3c6e <main+0x37e>
	else if (__tmp > 65535)
    3bf0:	69 a9       	ldd	r22, Y+49	; 0x31
    3bf2:	7a a9       	ldd	r23, Y+50	; 0x32
    3bf4:	8b a9       	ldd	r24, Y+51	; 0x33
    3bf6:	9c a9       	ldd	r25, Y+52	; 0x34
    3bf8:	20 e0       	ldi	r18, 0x00	; 0
    3bfa:	3f ef       	ldi	r19, 0xFF	; 255
    3bfc:	4f e7       	ldi	r20, 0x7F	; 127
    3bfe:	57 e4       	ldi	r21, 0x47	; 71
    3c00:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3c04:	18 16       	cp	r1, r24
    3c06:	4c f5       	brge	.+82     	; 0x3c5a <main+0x36a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3c08:	6d a9       	ldd	r22, Y+53	; 0x35
    3c0a:	7e a9       	ldd	r23, Y+54	; 0x36
    3c0c:	8f a9       	ldd	r24, Y+55	; 0x37
    3c0e:	98 ad       	ldd	r25, Y+56	; 0x38
    3c10:	20 e0       	ldi	r18, 0x00	; 0
    3c12:	30 e0       	ldi	r19, 0x00	; 0
    3c14:	40 e2       	ldi	r20, 0x20	; 32
    3c16:	51 e4       	ldi	r21, 0x41	; 65
    3c18:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c1c:	dc 01       	movw	r26, r24
    3c1e:	cb 01       	movw	r24, r22
    3c20:	bc 01       	movw	r22, r24
    3c22:	cd 01       	movw	r24, r26
    3c24:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c28:	dc 01       	movw	r26, r24
    3c2a:	cb 01       	movw	r24, r22
    3c2c:	98 ab       	std	Y+48, r25	; 0x30
    3c2e:	8f a7       	std	Y+47, r24	; 0x2f
    3c30:	0f c0       	rjmp	.+30     	; 0x3c50 <main+0x360>
    3c32:	88 ec       	ldi	r24, 0xC8	; 200
    3c34:	90 e0       	ldi	r25, 0x00	; 0
    3c36:	9e a7       	std	Y+46, r25	; 0x2e
    3c38:	8d a7       	std	Y+45, r24	; 0x2d
    3c3a:	8d a5       	ldd	r24, Y+45	; 0x2d
    3c3c:	9e a5       	ldd	r25, Y+46	; 0x2e
    3c3e:	01 97       	sbiw	r24, 0x01	; 1
    3c40:	f1 f7       	brne	.-4      	; 0x3c3e <main+0x34e>
    3c42:	9e a7       	std	Y+46, r25	; 0x2e
    3c44:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3c46:	8f a5       	ldd	r24, Y+47	; 0x2f
    3c48:	98 a9       	ldd	r25, Y+48	; 0x30
    3c4a:	01 97       	sbiw	r24, 0x01	; 1
    3c4c:	98 ab       	std	Y+48, r25	; 0x30
    3c4e:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3c50:	8f a5       	ldd	r24, Y+47	; 0x2f
    3c52:	98 a9       	ldd	r25, Y+48	; 0x30
    3c54:	00 97       	sbiw	r24, 0x00	; 0
    3c56:	69 f7       	brne	.-38     	; 0x3c32 <main+0x342>
    3c58:	14 c0       	rjmp	.+40     	; 0x3c82 <main+0x392>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3c5a:	69 a9       	ldd	r22, Y+49	; 0x31
    3c5c:	7a a9       	ldd	r23, Y+50	; 0x32
    3c5e:	8b a9       	ldd	r24, Y+51	; 0x33
    3c60:	9c a9       	ldd	r25, Y+52	; 0x34
    3c62:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c66:	dc 01       	movw	r26, r24
    3c68:	cb 01       	movw	r24, r22
    3c6a:	98 ab       	std	Y+48, r25	; 0x30
    3c6c:	8f a7       	std	Y+47, r24	; 0x2f
    3c6e:	8f a5       	ldd	r24, Y+47	; 0x2f
    3c70:	98 a9       	ldd	r25, Y+48	; 0x30
    3c72:	9c a7       	std	Y+44, r25	; 0x2c
    3c74:	8b a7       	std	Y+43, r24	; 0x2b
    3c76:	8b a5       	ldd	r24, Y+43	; 0x2b
    3c78:	9c a5       	ldd	r25, Y+44	; 0x2c
    3c7a:	01 97       	sbiw	r24, 0x01	; 1
    3c7c:	f1 f7       	brne	.-4      	; 0x3c7a <main+0x38a>
    3c7e:	9c a7       	std	Y+44, r25	; 0x2c
    3c80:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(2000);
	EEPROM_voidWriteByte('H',3);
    3c82:	88 e4       	ldi	r24, 0x48	; 72
    3c84:	63 e0       	ldi	r22, 0x03	; 3
    3c86:	0e 94 a7 0a 	call	0x154e	; 0x154e <EEPROM_voidWriteByte>
    3c8a:	80 e0       	ldi	r24, 0x00	; 0
    3c8c:	90 e0       	ldi	r25, 0x00	; 0
    3c8e:	aa ef       	ldi	r26, 0xFA	; 250
    3c90:	b4 e4       	ldi	r27, 0x44	; 68
    3c92:	8f a3       	std	Y+39, r24	; 0x27
    3c94:	98 a7       	std	Y+40, r25	; 0x28
    3c96:	a9 a7       	std	Y+41, r26	; 0x29
    3c98:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3c9a:	6f a1       	ldd	r22, Y+39	; 0x27
    3c9c:	78 a5       	ldd	r23, Y+40	; 0x28
    3c9e:	89 a5       	ldd	r24, Y+41	; 0x29
    3ca0:	9a a5       	ldd	r25, Y+42	; 0x2a
    3ca2:	20 e0       	ldi	r18, 0x00	; 0
    3ca4:	30 e0       	ldi	r19, 0x00	; 0
    3ca6:	4a ef       	ldi	r20, 0xFA	; 250
    3ca8:	54 e4       	ldi	r21, 0x44	; 68
    3caa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3cae:	dc 01       	movw	r26, r24
    3cb0:	cb 01       	movw	r24, r22
    3cb2:	8b a3       	std	Y+35, r24	; 0x23
    3cb4:	9c a3       	std	Y+36, r25	; 0x24
    3cb6:	ad a3       	std	Y+37, r26	; 0x25
    3cb8:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    3cba:	6b a1       	ldd	r22, Y+35	; 0x23
    3cbc:	7c a1       	ldd	r23, Y+36	; 0x24
    3cbe:	8d a1       	ldd	r24, Y+37	; 0x25
    3cc0:	9e a1       	ldd	r25, Y+38	; 0x26
    3cc2:	20 e0       	ldi	r18, 0x00	; 0
    3cc4:	30 e0       	ldi	r19, 0x00	; 0
    3cc6:	40 e8       	ldi	r20, 0x80	; 128
    3cc8:	5f e3       	ldi	r21, 0x3F	; 63
    3cca:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3cce:	88 23       	and	r24, r24
    3cd0:	2c f4       	brge	.+10     	; 0x3cdc <main+0x3ec>
		__ticks = 1;
    3cd2:	81 e0       	ldi	r24, 0x01	; 1
    3cd4:	90 e0       	ldi	r25, 0x00	; 0
    3cd6:	9a a3       	std	Y+34, r25	; 0x22
    3cd8:	89 a3       	std	Y+33, r24	; 0x21
    3cda:	3f c0       	rjmp	.+126    	; 0x3d5a <main+0x46a>
	else if (__tmp > 65535)
    3cdc:	6b a1       	ldd	r22, Y+35	; 0x23
    3cde:	7c a1       	ldd	r23, Y+36	; 0x24
    3ce0:	8d a1       	ldd	r24, Y+37	; 0x25
    3ce2:	9e a1       	ldd	r25, Y+38	; 0x26
    3ce4:	20 e0       	ldi	r18, 0x00	; 0
    3ce6:	3f ef       	ldi	r19, 0xFF	; 255
    3ce8:	4f e7       	ldi	r20, 0x7F	; 127
    3cea:	57 e4       	ldi	r21, 0x47	; 71
    3cec:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3cf0:	18 16       	cp	r1, r24
    3cf2:	4c f5       	brge	.+82     	; 0x3d46 <main+0x456>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3cf4:	6f a1       	ldd	r22, Y+39	; 0x27
    3cf6:	78 a5       	ldd	r23, Y+40	; 0x28
    3cf8:	89 a5       	ldd	r24, Y+41	; 0x29
    3cfa:	9a a5       	ldd	r25, Y+42	; 0x2a
    3cfc:	20 e0       	ldi	r18, 0x00	; 0
    3cfe:	30 e0       	ldi	r19, 0x00	; 0
    3d00:	40 e2       	ldi	r20, 0x20	; 32
    3d02:	51 e4       	ldi	r21, 0x41	; 65
    3d04:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3d08:	dc 01       	movw	r26, r24
    3d0a:	cb 01       	movw	r24, r22
    3d0c:	bc 01       	movw	r22, r24
    3d0e:	cd 01       	movw	r24, r26
    3d10:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3d14:	dc 01       	movw	r26, r24
    3d16:	cb 01       	movw	r24, r22
    3d18:	9a a3       	std	Y+34, r25	; 0x22
    3d1a:	89 a3       	std	Y+33, r24	; 0x21
    3d1c:	0f c0       	rjmp	.+30     	; 0x3d3c <main+0x44c>
    3d1e:	88 ec       	ldi	r24, 0xC8	; 200
    3d20:	90 e0       	ldi	r25, 0x00	; 0
    3d22:	98 a3       	std	Y+32, r25	; 0x20
    3d24:	8f 8f       	std	Y+31, r24	; 0x1f
    3d26:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3d28:	98 a1       	ldd	r25, Y+32	; 0x20
    3d2a:	01 97       	sbiw	r24, 0x01	; 1
    3d2c:	f1 f7       	brne	.-4      	; 0x3d2a <main+0x43a>
    3d2e:	98 a3       	std	Y+32, r25	; 0x20
    3d30:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3d32:	89 a1       	ldd	r24, Y+33	; 0x21
    3d34:	9a a1       	ldd	r25, Y+34	; 0x22
    3d36:	01 97       	sbiw	r24, 0x01	; 1
    3d38:	9a a3       	std	Y+34, r25	; 0x22
    3d3a:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3d3c:	89 a1       	ldd	r24, Y+33	; 0x21
    3d3e:	9a a1       	ldd	r25, Y+34	; 0x22
    3d40:	00 97       	sbiw	r24, 0x00	; 0
    3d42:	69 f7       	brne	.-38     	; 0x3d1e <main+0x42e>
    3d44:	14 c0       	rjmp	.+40     	; 0x3d6e <main+0x47e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3d46:	6b a1       	ldd	r22, Y+35	; 0x23
    3d48:	7c a1       	ldd	r23, Y+36	; 0x24
    3d4a:	8d a1       	ldd	r24, Y+37	; 0x25
    3d4c:	9e a1       	ldd	r25, Y+38	; 0x26
    3d4e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3d52:	dc 01       	movw	r26, r24
    3d54:	cb 01       	movw	r24, r22
    3d56:	9a a3       	std	Y+34, r25	; 0x22
    3d58:	89 a3       	std	Y+33, r24	; 0x21
    3d5a:	89 a1       	ldd	r24, Y+33	; 0x21
    3d5c:	9a a1       	ldd	r25, Y+34	; 0x22
    3d5e:	9e 8f       	std	Y+30, r25	; 0x1e
    3d60:	8d 8f       	std	Y+29, r24	; 0x1d
    3d62:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3d64:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3d66:	01 97       	sbiw	r24, 0x01	; 1
    3d68:	f1 f7       	brne	.-4      	; 0x3d66 <main+0x476>
    3d6a:	9e 8f       	std	Y+30, r25	; 0x1e
    3d6c:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(2000);
	EEPROM_voidWriteByte('O',4);
    3d6e:	8f e4       	ldi	r24, 0x4F	; 79
    3d70:	64 e0       	ldi	r22, 0x04	; 4
    3d72:	0e 94 a7 0a 	call	0x154e	; 0x154e <EEPROM_voidWriteByte>
    3d76:	80 e0       	ldi	r24, 0x00	; 0
    3d78:	90 e0       	ldi	r25, 0x00	; 0
    3d7a:	aa ef       	ldi	r26, 0xFA	; 250
    3d7c:	b4 e4       	ldi	r27, 0x44	; 68
    3d7e:	89 8f       	std	Y+25, r24	; 0x19
    3d80:	9a 8f       	std	Y+26, r25	; 0x1a
    3d82:	ab 8f       	std	Y+27, r26	; 0x1b
    3d84:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3d86:	69 8d       	ldd	r22, Y+25	; 0x19
    3d88:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3d8a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3d8c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3d8e:	20 e0       	ldi	r18, 0x00	; 0
    3d90:	30 e0       	ldi	r19, 0x00	; 0
    3d92:	4a ef       	ldi	r20, 0xFA	; 250
    3d94:	54 e4       	ldi	r21, 0x44	; 68
    3d96:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3d9a:	dc 01       	movw	r26, r24
    3d9c:	cb 01       	movw	r24, r22
    3d9e:	8d 8b       	std	Y+21, r24	; 0x15
    3da0:	9e 8b       	std	Y+22, r25	; 0x16
    3da2:	af 8b       	std	Y+23, r26	; 0x17
    3da4:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3da6:	6d 89       	ldd	r22, Y+21	; 0x15
    3da8:	7e 89       	ldd	r23, Y+22	; 0x16
    3daa:	8f 89       	ldd	r24, Y+23	; 0x17
    3dac:	98 8d       	ldd	r25, Y+24	; 0x18
    3dae:	20 e0       	ldi	r18, 0x00	; 0
    3db0:	30 e0       	ldi	r19, 0x00	; 0
    3db2:	40 e8       	ldi	r20, 0x80	; 128
    3db4:	5f e3       	ldi	r21, 0x3F	; 63
    3db6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3dba:	88 23       	and	r24, r24
    3dbc:	2c f4       	brge	.+10     	; 0x3dc8 <main+0x4d8>
		__ticks = 1;
    3dbe:	81 e0       	ldi	r24, 0x01	; 1
    3dc0:	90 e0       	ldi	r25, 0x00	; 0
    3dc2:	9c 8b       	std	Y+20, r25	; 0x14
    3dc4:	8b 8b       	std	Y+19, r24	; 0x13
    3dc6:	3f c0       	rjmp	.+126    	; 0x3e46 <main+0x556>
	else if (__tmp > 65535)
    3dc8:	6d 89       	ldd	r22, Y+21	; 0x15
    3dca:	7e 89       	ldd	r23, Y+22	; 0x16
    3dcc:	8f 89       	ldd	r24, Y+23	; 0x17
    3dce:	98 8d       	ldd	r25, Y+24	; 0x18
    3dd0:	20 e0       	ldi	r18, 0x00	; 0
    3dd2:	3f ef       	ldi	r19, 0xFF	; 255
    3dd4:	4f e7       	ldi	r20, 0x7F	; 127
    3dd6:	57 e4       	ldi	r21, 0x47	; 71
    3dd8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3ddc:	18 16       	cp	r1, r24
    3dde:	4c f5       	brge	.+82     	; 0x3e32 <main+0x542>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3de0:	69 8d       	ldd	r22, Y+25	; 0x19
    3de2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3de4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3de6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3de8:	20 e0       	ldi	r18, 0x00	; 0
    3dea:	30 e0       	ldi	r19, 0x00	; 0
    3dec:	40 e2       	ldi	r20, 0x20	; 32
    3dee:	51 e4       	ldi	r21, 0x41	; 65
    3df0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3df4:	dc 01       	movw	r26, r24
    3df6:	cb 01       	movw	r24, r22
    3df8:	bc 01       	movw	r22, r24
    3dfa:	cd 01       	movw	r24, r26
    3dfc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e00:	dc 01       	movw	r26, r24
    3e02:	cb 01       	movw	r24, r22
    3e04:	9c 8b       	std	Y+20, r25	; 0x14
    3e06:	8b 8b       	std	Y+19, r24	; 0x13
    3e08:	0f c0       	rjmp	.+30     	; 0x3e28 <main+0x538>
    3e0a:	88 ec       	ldi	r24, 0xC8	; 200
    3e0c:	90 e0       	ldi	r25, 0x00	; 0
    3e0e:	9a 8b       	std	Y+18, r25	; 0x12
    3e10:	89 8b       	std	Y+17, r24	; 0x11
    3e12:	89 89       	ldd	r24, Y+17	; 0x11
    3e14:	9a 89       	ldd	r25, Y+18	; 0x12
    3e16:	01 97       	sbiw	r24, 0x01	; 1
    3e18:	f1 f7       	brne	.-4      	; 0x3e16 <main+0x526>
    3e1a:	9a 8b       	std	Y+18, r25	; 0x12
    3e1c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3e1e:	8b 89       	ldd	r24, Y+19	; 0x13
    3e20:	9c 89       	ldd	r25, Y+20	; 0x14
    3e22:	01 97       	sbiw	r24, 0x01	; 1
    3e24:	9c 8b       	std	Y+20, r25	; 0x14
    3e26:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3e28:	8b 89       	ldd	r24, Y+19	; 0x13
    3e2a:	9c 89       	ldd	r25, Y+20	; 0x14
    3e2c:	00 97       	sbiw	r24, 0x00	; 0
    3e2e:	69 f7       	brne	.-38     	; 0x3e0a <main+0x51a>
    3e30:	14 c0       	rjmp	.+40     	; 0x3e5a <main+0x56a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3e32:	6d 89       	ldd	r22, Y+21	; 0x15
    3e34:	7e 89       	ldd	r23, Y+22	; 0x16
    3e36:	8f 89       	ldd	r24, Y+23	; 0x17
    3e38:	98 8d       	ldd	r25, Y+24	; 0x18
    3e3a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e3e:	dc 01       	movw	r26, r24
    3e40:	cb 01       	movw	r24, r22
    3e42:	9c 8b       	std	Y+20, r25	; 0x14
    3e44:	8b 8b       	std	Y+19, r24	; 0x13
    3e46:	8b 89       	ldd	r24, Y+19	; 0x13
    3e48:	9c 89       	ldd	r25, Y+20	; 0x14
    3e4a:	98 8b       	std	Y+16, r25	; 0x10
    3e4c:	8f 87       	std	Y+15, r24	; 0x0f
    3e4e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3e50:	98 89       	ldd	r25, Y+16	; 0x10
    3e52:	01 97       	sbiw	r24, 0x01	; 1
    3e54:	f1 f7       	brne	.-4      	; 0x3e52 <main+0x562>
    3e56:	98 8b       	std	Y+16, r25	; 0x10
    3e58:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2000);
	//DIO_enum_WriteChannel(DIO_u8PORTAPIN0, DIO_u8High);

	u8 data;
	LCD_voidInit();
    3e5a:	0e 94 0d 0e 	call	0x1c1a	; 0x1c1a <LCD_voidInit>
	while(1)
	{
		//LCD_voidInit();
		LCD_voidSetCursorToX_y(0,0);
    3e5e:	80 e0       	ldi	r24, 0x00	; 0
    3e60:	60 e0       	ldi	r22, 0x00	; 0
    3e62:	0e 94 b4 15 	call	0x2b68	; 0x2b68 <LCD_voidSetCursorToX_y>
		for(u8 i=0;i<5;i++)
    3e66:	fe 01       	movw	r30, r28
    3e68:	eb 5a       	subi	r30, 0xAB	; 171
    3e6a:	ff 4f       	sbci	r31, 0xFF	; 255
    3e6c:	10 82       	st	Z, r1
    3e6e:	8a c0       	rjmp	.+276    	; 0x3f84 <main+0x694>
		{

			EEPROM_voidReadByte(&data,i);
    3e70:	ce 01       	movw	r24, r28
    3e72:	8a 5a       	subi	r24, 0xAA	; 170
    3e74:	9f 4f       	sbci	r25, 0xFF	; 255
    3e76:	fe 01       	movw	r30, r28
    3e78:	eb 5a       	subi	r30, 0xAB	; 171
    3e7a:	ff 4f       	sbci	r31, 0xFF	; 255
    3e7c:	60 81       	ld	r22, Z
    3e7e:	0e 94 c1 0a 	call	0x1582	; 0x1582 <EEPROM_voidReadByte>
			LCD_voidWriteChar(data);
    3e82:	fe 01       	movw	r30, r28
    3e84:	ea 5a       	subi	r30, 0xAA	; 170
    3e86:	ff 4f       	sbci	r31, 0xFF	; 255
    3e88:	80 81       	ld	r24, Z
    3e8a:	0e 94 70 13 	call	0x26e0	; 0x26e0 <LCD_voidWriteChar>
    3e8e:	80 e0       	ldi	r24, 0x00	; 0
    3e90:	90 e0       	ldi	r25, 0x00	; 0
    3e92:	aa ef       	ldi	r26, 0xFA	; 250
    3e94:	b4 e4       	ldi	r27, 0x44	; 68
    3e96:	8b 87       	std	Y+11, r24	; 0x0b
    3e98:	9c 87       	std	Y+12, r25	; 0x0c
    3e9a:	ad 87       	std	Y+13, r26	; 0x0d
    3e9c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3e9e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3ea0:	7c 85       	ldd	r23, Y+12	; 0x0c
    3ea2:	8d 85       	ldd	r24, Y+13	; 0x0d
    3ea4:	9e 85       	ldd	r25, Y+14	; 0x0e
    3ea6:	20 e0       	ldi	r18, 0x00	; 0
    3ea8:	30 e0       	ldi	r19, 0x00	; 0
    3eaa:	4a ef       	ldi	r20, 0xFA	; 250
    3eac:	54 e4       	ldi	r21, 0x44	; 68
    3eae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3eb2:	dc 01       	movw	r26, r24
    3eb4:	cb 01       	movw	r24, r22
    3eb6:	8f 83       	std	Y+7, r24	; 0x07
    3eb8:	98 87       	std	Y+8, r25	; 0x08
    3eba:	a9 87       	std	Y+9, r26	; 0x09
    3ebc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3ebe:	6f 81       	ldd	r22, Y+7	; 0x07
    3ec0:	78 85       	ldd	r23, Y+8	; 0x08
    3ec2:	89 85       	ldd	r24, Y+9	; 0x09
    3ec4:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ec6:	20 e0       	ldi	r18, 0x00	; 0
    3ec8:	30 e0       	ldi	r19, 0x00	; 0
    3eca:	40 e8       	ldi	r20, 0x80	; 128
    3ecc:	5f e3       	ldi	r21, 0x3F	; 63
    3ece:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3ed2:	88 23       	and	r24, r24
    3ed4:	2c f4       	brge	.+10     	; 0x3ee0 <main+0x5f0>
		__ticks = 1;
    3ed6:	81 e0       	ldi	r24, 0x01	; 1
    3ed8:	90 e0       	ldi	r25, 0x00	; 0
    3eda:	9e 83       	std	Y+6, r25	; 0x06
    3edc:	8d 83       	std	Y+5, r24	; 0x05
    3ede:	3f c0       	rjmp	.+126    	; 0x3f5e <main+0x66e>
	else if (__tmp > 65535)
    3ee0:	6f 81       	ldd	r22, Y+7	; 0x07
    3ee2:	78 85       	ldd	r23, Y+8	; 0x08
    3ee4:	89 85       	ldd	r24, Y+9	; 0x09
    3ee6:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ee8:	20 e0       	ldi	r18, 0x00	; 0
    3eea:	3f ef       	ldi	r19, 0xFF	; 255
    3eec:	4f e7       	ldi	r20, 0x7F	; 127
    3eee:	57 e4       	ldi	r21, 0x47	; 71
    3ef0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3ef4:	18 16       	cp	r1, r24
    3ef6:	4c f5       	brge	.+82     	; 0x3f4a <main+0x65a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3ef8:	6b 85       	ldd	r22, Y+11	; 0x0b
    3efa:	7c 85       	ldd	r23, Y+12	; 0x0c
    3efc:	8d 85       	ldd	r24, Y+13	; 0x0d
    3efe:	9e 85       	ldd	r25, Y+14	; 0x0e
    3f00:	20 e0       	ldi	r18, 0x00	; 0
    3f02:	30 e0       	ldi	r19, 0x00	; 0
    3f04:	40 e2       	ldi	r20, 0x20	; 32
    3f06:	51 e4       	ldi	r21, 0x41	; 65
    3f08:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3f0c:	dc 01       	movw	r26, r24
    3f0e:	cb 01       	movw	r24, r22
    3f10:	bc 01       	movw	r22, r24
    3f12:	cd 01       	movw	r24, r26
    3f14:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f18:	dc 01       	movw	r26, r24
    3f1a:	cb 01       	movw	r24, r22
    3f1c:	9e 83       	std	Y+6, r25	; 0x06
    3f1e:	8d 83       	std	Y+5, r24	; 0x05
    3f20:	0f c0       	rjmp	.+30     	; 0x3f40 <main+0x650>
    3f22:	88 ec       	ldi	r24, 0xC8	; 200
    3f24:	90 e0       	ldi	r25, 0x00	; 0
    3f26:	9c 83       	std	Y+4, r25	; 0x04
    3f28:	8b 83       	std	Y+3, r24	; 0x03
    3f2a:	8b 81       	ldd	r24, Y+3	; 0x03
    3f2c:	9c 81       	ldd	r25, Y+4	; 0x04
    3f2e:	01 97       	sbiw	r24, 0x01	; 1
    3f30:	f1 f7       	brne	.-4      	; 0x3f2e <main+0x63e>
    3f32:	9c 83       	std	Y+4, r25	; 0x04
    3f34:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3f36:	8d 81       	ldd	r24, Y+5	; 0x05
    3f38:	9e 81       	ldd	r25, Y+6	; 0x06
    3f3a:	01 97       	sbiw	r24, 0x01	; 1
    3f3c:	9e 83       	std	Y+6, r25	; 0x06
    3f3e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3f40:	8d 81       	ldd	r24, Y+5	; 0x05
    3f42:	9e 81       	ldd	r25, Y+6	; 0x06
    3f44:	00 97       	sbiw	r24, 0x00	; 0
    3f46:	69 f7       	brne	.-38     	; 0x3f22 <main+0x632>
    3f48:	14 c0       	rjmp	.+40     	; 0x3f72 <main+0x682>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3f4a:	6f 81       	ldd	r22, Y+7	; 0x07
    3f4c:	78 85       	ldd	r23, Y+8	; 0x08
    3f4e:	89 85       	ldd	r24, Y+9	; 0x09
    3f50:	9a 85       	ldd	r25, Y+10	; 0x0a
    3f52:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f56:	dc 01       	movw	r26, r24
    3f58:	cb 01       	movw	r24, r22
    3f5a:	9e 83       	std	Y+6, r25	; 0x06
    3f5c:	8d 83       	std	Y+5, r24	; 0x05
    3f5e:	8d 81       	ldd	r24, Y+5	; 0x05
    3f60:	9e 81       	ldd	r25, Y+6	; 0x06
    3f62:	9a 83       	std	Y+2, r25	; 0x02
    3f64:	89 83       	std	Y+1, r24	; 0x01
    3f66:	89 81       	ldd	r24, Y+1	; 0x01
    3f68:	9a 81       	ldd	r25, Y+2	; 0x02
    3f6a:	01 97       	sbiw	r24, 0x01	; 1
    3f6c:	f1 f7       	brne	.-4      	; 0x3f6a <main+0x67a>
    3f6e:	9a 83       	std	Y+2, r25	; 0x02
    3f70:	89 83       	std	Y+1, r24	; 0x01
	LCD_voidInit();
	while(1)
	{
		//LCD_voidInit();
		LCD_voidSetCursorToX_y(0,0);
		for(u8 i=0;i<5;i++)
    3f72:	de 01       	movw	r26, r28
    3f74:	ab 5a       	subi	r26, 0xAB	; 171
    3f76:	bf 4f       	sbci	r27, 0xFF	; 255
    3f78:	fe 01       	movw	r30, r28
    3f7a:	eb 5a       	subi	r30, 0xAB	; 171
    3f7c:	ff 4f       	sbci	r31, 0xFF	; 255
    3f7e:	80 81       	ld	r24, Z
    3f80:	8f 5f       	subi	r24, 0xFF	; 255
    3f82:	8c 93       	st	X, r24
    3f84:	fe 01       	movw	r30, r28
    3f86:	eb 5a       	subi	r30, 0xAB	; 171
    3f88:	ff 4f       	sbci	r31, 0xFF	; 255
    3f8a:	80 81       	ld	r24, Z
    3f8c:	85 30       	cpi	r24, 0x05	; 5
    3f8e:	08 f4       	brcc	.+2      	; 0x3f92 <main+0x6a2>
    3f90:	6f cf       	rjmp	.-290    	; 0x3e70 <main+0x580>
    3f92:	65 cf       	rjmp	.-310    	; 0x3e5e <main+0x56e>

00003f94 <__udivmodsi4>:
    3f94:	a1 e2       	ldi	r26, 0x21	; 33
    3f96:	1a 2e       	mov	r1, r26
    3f98:	aa 1b       	sub	r26, r26
    3f9a:	bb 1b       	sub	r27, r27
    3f9c:	fd 01       	movw	r30, r26
    3f9e:	0d c0       	rjmp	.+26     	; 0x3fba <__udivmodsi4_ep>

00003fa0 <__udivmodsi4_loop>:
    3fa0:	aa 1f       	adc	r26, r26
    3fa2:	bb 1f       	adc	r27, r27
    3fa4:	ee 1f       	adc	r30, r30
    3fa6:	ff 1f       	adc	r31, r31
    3fa8:	a2 17       	cp	r26, r18
    3faa:	b3 07       	cpc	r27, r19
    3fac:	e4 07       	cpc	r30, r20
    3fae:	f5 07       	cpc	r31, r21
    3fb0:	20 f0       	brcs	.+8      	; 0x3fba <__udivmodsi4_ep>
    3fb2:	a2 1b       	sub	r26, r18
    3fb4:	b3 0b       	sbc	r27, r19
    3fb6:	e4 0b       	sbc	r30, r20
    3fb8:	f5 0b       	sbc	r31, r21

00003fba <__udivmodsi4_ep>:
    3fba:	66 1f       	adc	r22, r22
    3fbc:	77 1f       	adc	r23, r23
    3fbe:	88 1f       	adc	r24, r24
    3fc0:	99 1f       	adc	r25, r25
    3fc2:	1a 94       	dec	r1
    3fc4:	69 f7       	brne	.-38     	; 0x3fa0 <__udivmodsi4_loop>
    3fc6:	60 95       	com	r22
    3fc8:	70 95       	com	r23
    3fca:	80 95       	com	r24
    3fcc:	90 95       	com	r25
    3fce:	9b 01       	movw	r18, r22
    3fd0:	ac 01       	movw	r20, r24
    3fd2:	bd 01       	movw	r22, r26
    3fd4:	cf 01       	movw	r24, r30
    3fd6:	08 95       	ret

00003fd8 <__prologue_saves__>:
    3fd8:	2f 92       	push	r2
    3fda:	3f 92       	push	r3
    3fdc:	4f 92       	push	r4
    3fde:	5f 92       	push	r5
    3fe0:	6f 92       	push	r6
    3fe2:	7f 92       	push	r7
    3fe4:	8f 92       	push	r8
    3fe6:	9f 92       	push	r9
    3fe8:	af 92       	push	r10
    3fea:	bf 92       	push	r11
    3fec:	cf 92       	push	r12
    3fee:	df 92       	push	r13
    3ff0:	ef 92       	push	r14
    3ff2:	ff 92       	push	r15
    3ff4:	0f 93       	push	r16
    3ff6:	1f 93       	push	r17
    3ff8:	cf 93       	push	r28
    3ffa:	df 93       	push	r29
    3ffc:	cd b7       	in	r28, 0x3d	; 61
    3ffe:	de b7       	in	r29, 0x3e	; 62
    4000:	ca 1b       	sub	r28, r26
    4002:	db 0b       	sbc	r29, r27
    4004:	0f b6       	in	r0, 0x3f	; 63
    4006:	f8 94       	cli
    4008:	de bf       	out	0x3e, r29	; 62
    400a:	0f be       	out	0x3f, r0	; 63
    400c:	cd bf       	out	0x3d, r28	; 61
    400e:	09 94       	ijmp

00004010 <__epilogue_restores__>:
    4010:	2a 88       	ldd	r2, Y+18	; 0x12
    4012:	39 88       	ldd	r3, Y+17	; 0x11
    4014:	48 88       	ldd	r4, Y+16	; 0x10
    4016:	5f 84       	ldd	r5, Y+15	; 0x0f
    4018:	6e 84       	ldd	r6, Y+14	; 0x0e
    401a:	7d 84       	ldd	r7, Y+13	; 0x0d
    401c:	8c 84       	ldd	r8, Y+12	; 0x0c
    401e:	9b 84       	ldd	r9, Y+11	; 0x0b
    4020:	aa 84       	ldd	r10, Y+10	; 0x0a
    4022:	b9 84       	ldd	r11, Y+9	; 0x09
    4024:	c8 84       	ldd	r12, Y+8	; 0x08
    4026:	df 80       	ldd	r13, Y+7	; 0x07
    4028:	ee 80       	ldd	r14, Y+6	; 0x06
    402a:	fd 80       	ldd	r15, Y+5	; 0x05
    402c:	0c 81       	ldd	r16, Y+4	; 0x04
    402e:	1b 81       	ldd	r17, Y+3	; 0x03
    4030:	aa 81       	ldd	r26, Y+2	; 0x02
    4032:	b9 81       	ldd	r27, Y+1	; 0x01
    4034:	ce 0f       	add	r28, r30
    4036:	d1 1d       	adc	r29, r1
    4038:	0f b6       	in	r0, 0x3f	; 63
    403a:	f8 94       	cli
    403c:	de bf       	out	0x3e, r29	; 62
    403e:	0f be       	out	0x3f, r0	; 63
    4040:	cd bf       	out	0x3d, r28	; 61
    4042:	ed 01       	movw	r28, r26
    4044:	08 95       	ret

00004046 <_exit>:
    4046:	f8 94       	cli

00004048 <__stop_program>:
    4048:	ff cf       	rjmp	.-2      	; 0x4048 <__stop_program>
