library verilog;
use verilog.vl_types.all;
entity test_cla16bit is
end test_cla16bit;
