# Challenge 06 DebouncerLite

## Description
Build a simple debouncer that filters a noisy mechanical input and only passes a clean high signal after it's been stable for a few clock cycles.

## Module
| Name           | Description                                  |
|----------------|----------------------------------------------|
| DebouncerLite  | Verilog module for Challenge 06 DebouncerLite |

## Files
| File Name            | Purpose              |
|----------------------|----------------------|
| DebouncerLite.v      | RTL design           |
| DebouncerLite_tb.v   | Testbench for design |

## Testbench Guidelines
| Test Condition   | What to Check                     |
|------------------|-----------------------------------|
| Functionality     | Clean output after debounce delay|
| Edge Cases        | No pulse from bouncing input     |
| Stability         | Reset and long hold conditions   |
