
---------- Begin Simulation Statistics ----------
final_tick                                83624807000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 383990                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711592                       # Number of bytes of host memory used
host_op_rate                                   384846                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   260.42                       # Real time elapsed on the host
host_tick_rate                              321110631                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100223084                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083625                       # Number of seconds simulated
sim_ticks                                 83624807000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.738605                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2717871                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2724994                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            165796                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4216262                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                268                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             652                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              384                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5251143                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  119112                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          157                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100223084                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.672496                       # CPI: cycles per instruction
system.cpu.discardedOps                        449026                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36709635                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48286542                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12607627                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        32052192                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597909                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        167249614                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                40801715     40.71%     40.71% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20682      0.02%     40.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc              102      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::MemRead               46987583     46.88%     87.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12413002     12.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100223084                       # Class of committed instruction
system.cpu.tickCycles                       135197422                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        185621                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       580401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          270                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1162054                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            270                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83624807000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              30074                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49661                       # Transaction distribution
system.membus.trans_dist::CleanEvict            26680                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79206                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79206                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30074                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       294901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 294901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20344448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20344448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109280                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109280    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              109280                       # Request fanout histogram
system.membus.respLayer1.occupancy         1019786000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           611225500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83624807000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            331749                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       597213                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          211                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           59586                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           249905                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          249905                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           441                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       331308                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1742615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1743708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        83456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    144481920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              144565376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           76610                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6356608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           658264                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000573                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023925                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 657887     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    377      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             658264                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1676553000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1453032999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1103498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83624807000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   47                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               472324                       # number of demand (read+write) hits
system.l2.demand_hits::total                   472371                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  47                       # number of overall hits
system.l2.overall_hits::.cpu.data              472324                       # number of overall hits
system.l2.overall_hits::total                  472371                       # number of overall hits
system.l2.demand_misses::.cpu.inst                394                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             108889                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109283                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               394                       # number of overall misses
system.l2.overall_misses::.cpu.data            108889                       # number of overall misses
system.l2.overall_misses::total                109283                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32556000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9790534500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9823090500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32556000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9790534500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9823090500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              441                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           581213                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               581654                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             441                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          581213                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              581654                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.893424                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.187348                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.187883                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.893424                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.187348                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.187883                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82629.441624                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89912.980191                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89886.720716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82629.441624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89912.980191                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89886.720716                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               49661                       # number of writebacks
system.l2.writebacks::total                     49661                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           392                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        108888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            109280                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          392                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       108888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           109280                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28528000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8701581500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8730109500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28528000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8701581500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8730109500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.888889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.187346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.187878                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.888889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.187346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.187878                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72775.510204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79913.135515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79887.532028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72775.510204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79913.135515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79887.532028                       # average overall mshr miss latency
system.l2.replacements                          76610                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       547552                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           547552                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       547552                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       547552                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          200                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              200                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          200                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          200                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            170699                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                170699                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79206                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7295046500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7295046500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        249905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            249905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.316944                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.316944                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92102.195541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92102.195541                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79206                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79206                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6502986500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6502986500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.316944                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.316944                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82102.195541                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82102.195541                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             47                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 47                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          394                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              394                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32556000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32556000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          441                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            441                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.893424                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.893424                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82629.441624                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82629.441624                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          392                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          392                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28528000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28528000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.888889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72775.510204                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72775.510204                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        301625                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            301625                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29683                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29683                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2495488000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2495488000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       331308                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        331308                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.089593                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089593                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84071.286595                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84071.286595                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29682                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29682                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2198595000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2198595000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.089590                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089590                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74071.659592                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74071.659592                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83624807000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31618.683199                       # Cycle average of tags in use
system.l2.tags.total_refs                     1161944                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    109378                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.623197                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      44.882811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        67.443658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31506.356731                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.961498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964926                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32752                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9404962                       # Number of tag accesses
system.l2.tags.data_accesses                  9404962                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83624807000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          50176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13937664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13987840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        50176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         50176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6356608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6356608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          108888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              109280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        49661                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              49661                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            600013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         166669012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             167269026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       600013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           600013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       76013425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             76013425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       76013425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           600013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        166669012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            243282451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     99322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    217761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010870763500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6061                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6061                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              388800                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              93302                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      109280                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49661                       # Number of write requests accepted
system.mem_ctrls.readBursts                    218560                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    99322                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6148                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3806173750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1092725000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7903892500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17415.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36165.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   185652                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86297                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                218560                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                99322                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   93122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   16146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    443.279043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   281.468712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.690774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1156      2.52%      2.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24193     52.72%     55.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2054      4.48%     59.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1422      3.10%     62.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1116      2.43%     65.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1140      2.48%     67.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1413      3.08%     70.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          832      1.81%     72.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12563     27.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45889                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.055601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.199992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    118.864950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          6058     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6061                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.382280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.362304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.835402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4957     81.79%     81.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.07%     81.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1047     17.27%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.10%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               34      0.56%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6061                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13986880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6354752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13987840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6356608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       167.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    167.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81350546000                       # Total gap between requests
system.mem_ctrls.avgGap                     511828.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        50176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13936704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6354752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 600013.342930644983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 166657532.614694118500                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 75991230.688281297684                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       217776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        99322                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22852000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7881040500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1728682296000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29147.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36188.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17404827.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            164112900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             87228075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           780352020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          258358680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6601233600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14279596110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20087003040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42257884425                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.327138                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  52057471250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2792400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28774935750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            163534560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             86920680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           780059280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          259950780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6601233600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14472720090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19924372320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42288791310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.696728                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  51630546000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2792400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29201861000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83624807000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83624807000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10059796                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10059796                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10059796                       # number of overall hits
system.cpu.icache.overall_hits::total        10059796                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          441                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            441                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          441                       # number of overall misses
system.cpu.icache.overall_misses::total           441                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34217500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34217500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34217500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34217500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10060237                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10060237                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10060237                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10060237                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77590.702948                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77590.702948                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77590.702948                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77590.702948                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          211                       # number of writebacks
system.cpu.icache.writebacks::total               211                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          441                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          441                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          441                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          441                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33776500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33776500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33776500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33776500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76590.702948                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76590.702948                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76590.702948                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76590.702948                       # average overall mshr miss latency
system.cpu.icache.replacements                    211                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10059796                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10059796                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          441                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           441                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34217500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34217500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10060237                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10060237                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77590.702948                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77590.702948                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          441                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          441                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33776500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33776500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76590.702948                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76590.702948                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83624807000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           210.498383                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10060237                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               441                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22812.328798                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   210.498383                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.822259                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.822259                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          230                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          230                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20120915                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20120915                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83624807000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83624807000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83624807000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     56861103                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56861103                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     56861121                       # number of overall hits
system.cpu.dcache.overall_hits::total        56861121                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       614014                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         614014                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       614026                       # number of overall misses
system.cpu.dcache.overall_misses::total        614026                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  18537638000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18537638000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  18537638000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18537638000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     57475117                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     57475117                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     57475147                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57475147                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010683                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010683                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010683                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010683                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30190.904442                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30190.904442                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30190.314417                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30190.314417                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       547552                       # number of writebacks
system.cpu.dcache.writebacks::total            547552                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32810                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32810                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32810                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32810                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       581204                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       581204                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       581212                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       581212                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15625525500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15625525500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15626231500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15626231500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010112                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010112                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010112                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26884.752170                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26884.752170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26885.596822                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26885.596822                       # average overall mshr miss latency
system.cpu.dcache.replacements                 580189                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     44731217                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44731217                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       331327                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        331327                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6493904500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6493904500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45062544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45062544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007353                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007353                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19599.683998                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19599.683998                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       331299                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       331299                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6160318500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6160318500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18594.437351                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18594.437351                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12129886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12129886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       282687                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       282687                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12043733500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12043733500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12412573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12412573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022774                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022774                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42604.483050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42604.483050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32782                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32782                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       249905                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       249905                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9465207000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9465207000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020133                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020133                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37875.220584                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37875.220584                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       706000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       706000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.266667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.266667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        88250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        88250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           61                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        82000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        82000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.016129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.016129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        82000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        82000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        81000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        81000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016129                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016129                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        81000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        81000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           62                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83624807000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1006.078080                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57442457                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            581213                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.832024                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1006.078080                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982498                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982498                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          848                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         115531755                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        115531755                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83624807000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83624807000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
