[
    "AdclRegReg",
    "AdcqRegReg",
    "AddbRegImm",
    "AddlRegImm",
    "AddlRegReg",
    "AddqRegImm",
    "AddqRegReg",
    "AddqRegMemInsns",
    "AndlRegImm",
    "AndlRegReg",
    "AddpdXRegXReg",
    "AddpsXRegXReg",
    "AndqRegImm",
    "AndqRegReg",
    "BtqRegImm",
    "Cmc",
    "CmovqRegReg",
    "CmpbMemImmInsns",
    "CmpeqpdXRegXReg",
    "CmpeqpsXRegXReg",
    "CmplepdXRegXReg",
    "CmplepsXRegXReg",
    "CmpltpdXRegXReg",
    "CmpltpsXRegXReg",
    "CmplRegImm",
    "CmplRegReg",
    "CmpqRegImm",
    "CmpqRegReg",
    "Crc32qRegReg",
    "Cvtsd2ssXRegXReg",
    "Cvtss2sdXRegXReg",
    "DivpdXRegXReg",
    "DivpsXRegXReg",
    "DivsdXRegXReg",
    "DivssXRegXReg",
    "ImulqRegReg",
    "LahfReg",
    "LeaqRegMemInsns",
    "SahfReg",
    "SarlRegImm",
    "SarlRegReg",
    "SarqRegImm",
    "SarqRegReg",
    "ShllRegImm",
    "ShllRegReg",
    "ShlqRegImm",
    "ShlqRegReg",
    "ShrlRegImm",
    "ShrlRegReg",
    "ShrqRegImm",
    "ShrqRegReg",
    "SubpdXRegXReg",
    "SubpsXRegXReg",
    "TestbRegImm",
    "TestlRegImm",
    "TestlRegReg",
    "TestqRegImm",
    "TestqRegReg",
    "TestwRegImm",
    "TestwRegReg",
    "LockCmpXchg16bRegRegRegRegMemInsns",
    "MacroArm64CmpF32",
    "MacroArm64CmpF64",
    "MacroConvertF32I32Truncate",
    "MacroConvertF64I32",
    "MacroConvertF64I32Truncate",
    "MacroFpToFixedF32I32",
    "MacroFpToFixedF32I64",
    "MacroSdiv",
    "MacroSdiv64",
    "MacroVectorConvertFromFPToI32",
    "MacroVectorReciprocalSquareRootEstimateF32x2",
    "MacroVectorReciprocalSquareRootEstimateF32x4",
    "MacroVectorHorizontalAddF32x2",
    "MacroVectorMultiplyByScalarAddF32",
    "MacroVectorMultiplyByScalarAddF64",
    "MacroVectorMultiplyByScalarF32",
    "MacroVectorNegativeF32",
    "MacroVectorNegativeF64",
    "MacroVectorNegativeMultiplyByScalarAddF32",
    "MacroVectorNegativeMultiplyByScalarAddF64",
    "MacroVectorNot",
    "MacroVectorOrNot",
    "MacroVectorZeroExtendFromScalarU8",
    "MacroVectorZeroExtendFromU8",
    "MacroVectorZeroExtendFromScalarU16",
    "MacroVectorZeroExtendFromU16",
    "MacroVectorZeroExtendFromScalarU32",
    "MacroVectorZeroExtendFromU32",
    "MacroVectorZeroExtendFromScalarU64",
    "MacroVectorZeroExtendFromU64",
    "MacroVext8Translate",
    "MacroVext16Translate",
    "MacroVMulU32x4",
    "MacroUdiv",
    "MacroUdiv64",
    "MacroVCGTU32",
    "Mfence",
    "MovbMemRegInsns",
    "MovdMemXRegInsns",
    "MovdRegXReg",
    "MovdqaMemXRegInsns",
    "MovdqaXRegMemInsns",
    "MovdqaXRegXReg",
    "MovdquMemXRegInsns",
    "MovdquXRegMemInsns",
    "MovdXRegMemInsns",
    "MovdXRegReg",
    "MovhlpsXRegXReg",
    "MovlhpsXRegXReg",
    "MovlMemImmInsns",
    "MovlMemRegInsns",
    "MovlRegImm",
    "MovlRegMemInsns",
    "MovlRegReg",
    "MovqMemImmInsns",
    "MovqMemRegInsns",
    "MovqMemXRegInsns",
    "MovqRegImm",
    "MovqRegMemInsns",
    "MovqRegReg",
    "MovqRegXReg",
    "MovqXRegMemInsns",
    "MovqXRegReg",
    "MovsxbqRegMemInsns",
    "MovsxbqRegReg",
    "MovsxlqRegMemInsns",
    "MovsxlqRegReg",
    "MovsxblRegReg",
    "MovsxwlRegReg",
    "MovsxwqRegMemInsns",
    "MovsxwqRegReg",
    "MovwMemRegInsns",
    "MovwRegMemInsns",
    "MovzxblRegMemInsns",
    "MovzxbqRegMemInsns",
    "MovzxbqRegReg",
    "MovzxblRegReg",
    "MovzxwlRegMemInsns",
    "MovzxwlRegReg",
    "MovzxwqRegMemInsns",
    "MovzxwqRegReg",
    "MulpdXRegXReg",
    "MulpsXRegXReg",
    "MulsdXRegXReg",
    "MulssXRegXReg",
    "NotqReg",
    "OrlRegImm",
    "OrlRegReg",
    "OrqRegImm",
    "OrqRegReg",
    "PadddXRegXReg",
    "PaddwXRegXReg",
    "PandXRegXReg",
    "PandnXRegXReg",
    "PextrbRegXRegImm",
    "PextrdRegXRegImm",
    "PextrqRegXRegImm",
    "PextrwRegXRegImm",
    "PhadddXRegXReg",
    "PinsrbXRegRegImm",
    "PinsrdXRegRegImm",
    "PinsrqXRegRegImm",
    "PinsrwXRegRegImm",
    "PmovsxwdXRegXReg",
    "PmovsxbwXRegXReg",
    "PmovzxbwXRegXReg",
    "PmulldXRegXReg",
    "PmullwXRegXReg",
    "PorXRegXReg",
    "PshufbXRegXReg",
    "PsllqXRegImm",
    "PsllwXRegImm",
    "PsrlqXRegImm",
    "PsrlwXRegImm",
    "PsubdXRegXReg",
    "PunpcklqdqXRegXReg",
    "PxorXRegXReg",
    "RorlRegImm",
    "RorlRegReg",
    "RorqRegImm",
    "RorqRegReg",
    "RoundpsXRegXRegImm",
    "RoundsdXRegXRegImm",
    "SetccReg",
    "SublRegImm",
    "SublRegReg",
    "SubqRegImm",
    "SubqRegReg",
    "Vfmadd231pdXRegXRegXReg",
    "Vfmadd231psXRegXRegXReg",
    "Vfmadd231sdXRegXRegXReg",
    "Vfmadd231ssXRegXRegXReg",
    "Vfmsub231sdXRegXRegXReg",
    "Vfmsub231ssXRegXRegXReg",
    "Vfnmadd231pdXRegXRegXReg",
    "Vfnmadd231psXRegXRegXReg",
    "Vfnmadd231sdXRegXRegXReg",
    "Vfnmadd231ssXRegXRegXReg",
    "Vfnmsub231sdXRegXRegXReg",
    "Vfnmsub231ssXRegXRegXReg",
    "XorlRegImm",
    "XorlRegReg",
    "XorpdXRegXReg",
    "XorqRegImm",
    "XorqRegReg"
]