
tdp1/arcade_stick/app/out/app.elf:     file format elf32-littlearm
tdp1/arcade_stick/app/out/app.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0006c5

Program Header:
0x70000001 off    0x00015b24 vaddr 0x1a005b24 paddr 0x1a005b24 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x00002bf4 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00005b2c memsz 0x00005b2c flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a005b2c align 2**16
         filesz 0x000000ec memsz 0x000000ec flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005b20  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000ec  10000000  1a005b2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200ec  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200ec  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200ec  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200ec  2**2
                  CONTENTS
  6 .bss          00002b08  100000ec  100000ec  000000ec  2**2
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200ec  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200ec  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200ec  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200ec  2**2
                  CONTENTS
 11 .init_array   00000004  1a005b20  1a005b20  00015b20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a005b24  1a005b24  00015b24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  000200ec  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  000200ec  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  000200ec  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  000200ec  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  000200ec  2**2
                  CONTENTS
 18 .noinit       00000000  10002bf4  10002bf4  000200ec  2**2
                  CONTENTS
 19 .debug_info   00040c14  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00007949  00000000  00000000  00060d00  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 00001218  00000000  00000000  00068649  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_macro  0001264a  00000000  00000000  00069861  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_line   00020e69  00000000  00000000  0007beab  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_str    00030d71  00000000  00000000  0009cd14  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .comment      00000068  00000000  00000000  000cda85  2**0
                  CONTENTS, READONLY
 26 .ARM.attributes 00000037  00000000  00000000  000cdaed  2**0
                  CONTENTS, READONLY
 27 .debug_loc    0000eb87  00000000  00000000  000cdb24  2**0
                  CONTENTS, READONLY, DEBUGGING
 28 .debug_ranges 000013e0  00000000  00000000  000dc6ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_frame  0000352c  00000000  00000000  000dda8c  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000ec l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a005b20 l    d  .init_array	00000000 .init_array
1a005b24 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10002bf4 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 usbd_gamepad.c
1a000300 l     F .text	00000004 Gamepad_SetReport
1a000304 l     F .text	00000014 Gamepad_EpIN_Hdlr
1a000318 l     F .text	00000020 Gamepad_UpdateReport
1a000338 l     F .text	00000040 Gamepad_GetReport
100000ec l     O .bss	00000010 g_gamePad
00000000 l    df *ABS*	00000000 display_api.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 app.c
10000100 l     O .bss	00000001 X_VALUE
10000101 l     O .bss	00000001 Y_VALUE
00000000 l    df *ABS*	00000000 gamepad_api.c
10000102 l     O .bss	00000001 aux_bitsPulsadores
00000000 l    df *ABS*	00000000 system.c
10000104 l     O .bss	00000004 heap_end.5864
00000000 l    df *ABS*	00000000 heap_4.c
1a000818 l     F .text	00000064 prvHeapInit
1000010c l     O .bss	00002000 ucHeap
1a00087c l     F .text	00000058 prvInsertBlockIntoFreeList
10000108 l     O .bss	00000004 pxEnd
1000210c l     O .bss	00000004 xBlockAllocatedBit
10002110 l     O .bss	00000004 xFreeBytesRemaining
10002114 l     O .bss	00000004 xMinimumEverFreeBytesRemaining
10002118 l     O .bss	00000008 xStart
00000000 l    df *ABS*	00000000 timers.c
1a000a60 l     F .text	00000020 prvGetNextExpireTime
1a000a80 l     F .text	00000048 prvInsertTimerInActiveList
1a000ac8 l     F .text	00000070 prvCheckForValidListAndQueue
1a000e7c l     F .text	00000016 prvTimerTask
1a000c08 l     F .text	00000078 prvSwitchTimerLists
1a000c80 l     F .text	0000002c prvSampleTimeNow
1a000cac l     F .text	00000060 prvProcessExpiredTimer
1a000d0c l     F .text	00000074 prvProcessTimerOrBlockTask
1a000d80 l     F .text	000000fc prvProcessReceivedCommands
10002120 l     O .bss	00000004 pxCurrentTimerList
10002124 l     O .bss	00000004 pxOverflowTimerList
10002128 l     O .bss	000000a0 ucStaticTimerQueueStorage.11914
100021c8 l     O .bss	00000014 xActiveTimerList1
100021dc l     O .bss	00000014 xActiveTimerList2
100021f0 l     O .bss	00000004 xLastTime.11863
100021f4 l     O .bss	00000050 xStaticTimerQueue.11913
10002244 l     O .bss	00000004 xTimerQueue
10002248 l     O .bss	00000004 xTimerTaskHandle
00000000 l    df *ABS*	00000000 tasks.c
1a000e94 l     F .text	0000002c prvResetNextTaskUnblockTime
1a000ec0 l     F .text	00000090 prvInitialiseNewTask
1a000f50 l     F .text	00000068 prvInitialiseTaskLists
1a000fb8 l     F .text	000000ac prvAddNewTaskToReadyList
1a001064 l     F .text	00000038 prvDeleteTCB
1a00109c l     F .text	0000004c prvCheckTasksWaitingTermination
1a0010e8 l     F .text	00000028 prvIdleTask
1a001110 l     F .text	00000098 prvAddCurrentTaskToDelayedList
10002250 l     O .bss	00000004 pxDelayedTaskList
10002254 l     O .bss	00000004 pxOverflowDelayedTaskList
10002258 l     O .bss	0000008c pxReadyTasksLists
100022e4 l     O .bss	00000004 uxCurrentNumberOfTasks
100022e8 l     O .bss	00000004 uxDeletedTasksWaitingCleanUp
100022ec l     O .bss	00000004 uxPendedTicks
100022f0 l     O .bss	00000004 uxSchedulerSuspended
100022f4 l     O .bss	00000004 uxTaskNumber
100022f8 l     O .bss	00000004 uxTopReadyPriority
100022fc l     O .bss	00000014 xDelayedTaskList1
10002310 l     O .bss	00000014 xDelayedTaskList2
10002324 l     O .bss	00000004 xNextTaskUnblockTime
10002328 l     O .bss	00000004 xNumOfOverflows
1000232c l     O .bss	00000014 xPendingReadyList
10002340 l     O .bss	00000004 xSchedulerRunning
10002344 l     O .bss	00000014 xSuspendedTaskList
10002358 l     O .bss	00000014 xTasksWaitingTermination
1000236c l     O .bss	00000004 xTickCount
10002370 l     O .bss	00000004 xYieldPending
00000000 l    df *ABS*	00000000 hooks.c
00000000 l    df *ABS*	00000000 static_provider.c
10002374 l     O .bss	00000168 uxIdleTaskStack.10813
100024dc l     O .bss	000005a0 uxTimerTaskStack.10820
10002a7c l     O .bss	00000060 xIdleTaskTCB.10812
10002adc l     O .bss	00000060 xTimerTaskTCB.10819
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 queue.c
1a001a44 l     F .text	0000001e prvIsQueueFull
1a001a62 l     F .text	0000001a prvIsQueueEmpty
1a001a7c l     F .text	00000076 prvCopyDataToQueue
1a001af2 l     F .text	00000024 prvCopyDataFromQueue
1a001b16 l     F .text	0000006e prvUnlockQueue
1a001c08 l     F .text	00000022 prvInitialiseNewQueue
00000000 l    df *ABS*	00000000 port.c
1a0020e4 l     F .text	00000040 prvTaskExitError
1a002124 l     F .text	00000022 prvPortStartFirstTask
1a00214c l     F .text	0000000e vPortEnableVFP
1a0021b0 l       .text	00000000 pxCurrentTCBConst2
1a002290 l       .text	00000000 pxCurrentTCBConst
10002b3c l     O .bss	00000001 ucMaxSysCallPriority
10002b40 l     O .bss	00000004 ulMaxPRIGROUPValue
10000048 l     O .data	00000004 uxCriticalNesting
00000000 l    df *ABS*	00000000 freertos_cm_support.c
00000000 l    df *ABS*	00000000 board_sysinit.c
1a005738 l     O .text	00000004 InitClkStates
1a00573c l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 board.c
1a002534 l     F .text	00000044 Board_LED_Init
1a002578 l     F .text	00000040 Board_TEC_Init
1a0025b8 l     F .text	00000040 Board_GPIO_Init
1a0025f8 l     F .text	00000030 Board_ADC_Init
1a002628 l     F .text	00000038 Board_SPI_Init
1a002660 l     F .text	00000024 Board_I2C_Init
1a0057b4 l     O .text	00000008 GpioButtons
1a0057bc l     O .text	0000000c GpioLeds
1a0057c8 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a002724 l     F .text	00000014 Chip_SSP_GetClockIndex
1a002738 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
1000004c l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a002858 l     F .text	00000014 Chip_ADC_GetClockIndex
1a00286c l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a0057e0 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
1a002b7c l     F .text	00000034 Chip_USB_PllSetup
1a005828 l     O .text	00000014 usbPLLSetup
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a002bf8 l     F .text	000000a0 pll_calc_divs
1a002c98 l     F .text	0000010c pll_get_frac
1a002da4 l     F .text	0000004c Chip_Clock_FindBaseClock
1a003018 l     F .text	00000022 Chip_Clock_GetDivRate
10002b48 l     O .bss	00000008 audio_usb_pll_freq
1a005848 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a003234 l     F .text	0000002c Chip_UART_GetIndex
1a0058b4 l     O .text	00000008 UART_BClock
1a0058bc l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000084 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a00344c l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_adc.c
00000000 l    df *ABS*	00000000 sapi_uart.c
1a0059b4 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 cdc_uart.c
1a00388c l     F .text	00000084 CDC_ep0_override_hdlr
1a003910 l     F .text	000000c0 UCOM_bulk_hdlr
1a0039d0 l     F .text	00000090 UCOM_SetLineCode
10002b50 l     O .bss	00000004 g_defaultCdcHdlr
10002b54 l     O .bss	00000018 g_uCOM
00000000 l    df *ABS*	00000000 usbd_keyboard.c
1a003b3c l     F .text	00000014 Keyboard_EpIN_Hdlr
1a003b50 l     F .text	00000020 Keyboard_UpdateReport
1a003b70 l     F .text	00000048 Keyboard_SetReport
1a003bb8 l     F .text	00000040 Keyboard_GetReport
10002b6c l     O .bss	00000010 g_keyBoard
00000000 l    df *ABS*	00000000 sapi_usb_device.c
1a003ccc l     F .text	00000010 usbDeviceLpcInterruptPrioritySet
1a003cdc l     F .text	00000028 usbDeviceLpcInterruptInit
1a003d04 l     F .text	00000098 usbDeviceLpcInit
10002b80 l     O .bss	00000004 g_Ep0BaseHdlr
10002b84 l     O .bss	00000004 g_ep0RxBusy
10002b88 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 sapi_lcd.c
1a003fe2 l     F .text	0000000a lcdPinSet
1a003fec l     F .text	0000002e lcdSendNibble
1a00401a l     F .text	0000001c lcdEnablePulse
10002b8c l     O .bss	0000000a lcd
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a0046ec l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 lock.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a004aa0 l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 descriptor_gamepad.c
00000000 l    df *ABS*	00000000 descriptor_keyboard.c
00000000 l    df *ABS*	00000000 impure.c
1000008c l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a005b24 l       .init_array	00000000 __init_array_end
1a005b20 l       .bss_RAM5	00000000 __preinit_array_end
1a005b20 l       .init_array	00000000 __init_array_start
1a005b20 l       .bss_RAM5	00000000 __preinit_array_start
1a00046c g     F .text	0000000c usbDeviceGamepadHat
1a002e3c g     F .text	0000001c Chip_Clock_GetDividerSource
1a000764 g     F .text	00000012 _isatty_r
100000fc g     O .bss	00000004 gamepadCheckFunction
1a005088 g     F .text	000000dc _puts_r
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a0004a2 g     F .text	00000010 Display_Write
1a000776 g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a002904 g     F .text	00000016 Chip_ADC_DeInit
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a0021f8 g     F .text	0000002c vPortExitCritical
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a005058 g     F .text	00000030 printf
1a00271a g     F .text	00000008 __stdio_init
10002be8 g     O .bss	00000001 __lock___atexit_recursive_mutex
1a002bb0 g     F .text	00000034 Chip_USB0_Init
1a0051ce g     F .text	00000024 __sseek
1a00479c g     F .text	00000070 __sinit
1a0051fc g     F .text	000000a4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a002090 g     F .text	00000052 vQueueWaitForMessageRestricted
1a004740 g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a0029cc g     F .text	0000000c Chip_ADC_SetResolution
1a0054fc g     F .text	0000000c __malloc_unlock
1a00044c g     F .text	00000020 usbDeviceGamepadMove
1a002294 g     F .text	0000002c SysTick_Handler
1a0032dc g     F .text	00000040 Chip_UART_SetBaud
10002be9 g     O .bss	00000001 __lock___arc4random_mutex
1a0006c0  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a0026bc g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a002230 g     F .text	00000064 PendSV_Handler
1a0003fc g     F .text	00000044 usbDeviceGamepadTasks
1a001e3c g     F .text	000000ce xQueueGenericSendFromISR
1a000178  w    F .text	00000002 NMI_Handler
1a005b2c g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a003a60 g     F .text	000000dc cdcUartLpcInit
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
1a003210 g     F .text	00000014 Chip_Clock_EnablePLL
1000224c g     O .bss	00000004 pxCurrentTCB
1a00075a g     F .text	0000000a _fstat_r
53ff71ca g       *ABS*	00000000 __valid_user_code_checksum
1a005b2c g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a0017a8 g     F .text	00000018 vTaskInternalSetTimeOutState
1a005578 g     O .text	00000082 USB_StringDescriptor
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a0030d4 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a0022f8 g     F .text	00000110 xPortStartScheduler
1a004922 g     F .text	0000001c memcpy
1a0016b4 g     F .text	00000030 vTaskPlaceOnEventList
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a004734 g     F .text	0000000c _cleanup_r
1a0022c0  w    F .text	00000038 vPortSetupTimerInterrupt
1a0031d0 g     F .text	00000040 Chip_Clock_SetupPLL
1a004264 g     F .text	00000000 .hidden __aeabi_uldivmod
10002bf4 g       .noinit	00000000 _noinit
1a005164 g     F .text	00000010 puts
1a0009f0 g     F .text	00000070 vPortFree
10002be0 g     O .bss	00000004 SystemCoreClock
1a003260 g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a002408 g     F .text	0000005c vPortValidateInterruptPriority
1a0028ac g     F .text	00000018 readAdcVal
1a003dd4 g     F .text	000000ec usbDeviceInit
1a000180  w    F .text	00000002 UsageFault_Handler
1a003184 g     F .text	0000004c Chip_Clock_GetRate
1a0019d4 g     F .text	00000016 vListInsertEnd
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a005558 g     O .text	00000012 USB_DeviceDescriptor
1a0024bc g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a004294 g     F .text	000002d0 .hidden __udivmoddi4
1a0007f8 g     F .text	00000020 _sbrk_r
1a0057b0 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a0004b2 g     F .text	0000001c LED_Init
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000780 g     F .text	0000004e _read_r
1a0019ce g     F .text	00000006 vListInitialiseItem
1a004218 g     F .text	00000038 lcdSendChar
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a001f0c g     F .text	0000015c xQueueReceive
1a00068c g     F .text	00000020 USB_MarcarBoton
10002ba0 g     O .bss	00000040 xQueueRegistry
1a004102 g     F .text	00000014 lcdCursorSet
1a0019a0 g     F .text	00000018 vApplicationGetTimerTaskMemory
1a003db8 g     F .text	0000001a find_IntfDesc
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a005b24 g       .ARM.exidx	00000000 __exidx_start
10002bea g     O .bss	00000001 __lock___env_recursive_mutex
1a0002fc g     O .text	00000004 CRP_WORD
1a00289e g     F .text	0000000e setStartMode
10002beb g     O .bss	00000001 __lock___sinit_recursive_mutex
1a005ae8 g     O .text	00000004 _global_impure_ptr
1a0005a4 g     F .text	0000004c tareaControles
1a0048d4 g     F .text	00000048 __libc_init_array
1a003700 g     F .text	000000b8 adcInit
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a0008d4 g     F .text	0000011c pvPortMalloc
1a0026d8 g     F .text	00000030 Board_Init
1a00074e  w    F .text	00000002 _init
1a0019b8 g     F .text	00000016 vListInitialise
1a000114 g       .text	00000000 __data_section_table
1a0004ea g     F .text	00000010 LED_EncenderVerde
1a001324 g     F .text	0000000c xTaskGetTickCount
1a001cbc g     F .text	00000180 xQueueGenericSend
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10002bf4 g       .bss	00000000 _ebss
1a0029d8 g     F .text	0000002a Chip_ADC_EnableChannel
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a0006c4 g     F .text	00000088 Reset_Handler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a00281c g     F .text	00000038 Chip_I2C_SetClockRate
1a001870 g     F .text	000000b4 xTaskPriorityDisinherit
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a002df0 g     F .text	0000004c Chip_Clock_EnableCrystal
10002bec g     O .bss	00000001 __lock___malloc_recursive_mutex
1a00291a g     F .text	00000008 Chip_ADC_ReadValue
10008000 g       *ABS*	00000000 __top_RamLoc32
1a00171c g     F .text	0000008c xTaskRemoveFromEventList
1a001950  w    F .text	0000001c vApplicationMallocFailedHook
1a00018a g     F .text	0000001e data_init
1a003c94 g     F .text	00000038 EP0_patch
1a00297a g     F .text	00000020 Chip_ADC_SetStartMode
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a005a88 g     O .text	00000020 __sf_fake_stderr
1a0027f8 g     F .text	00000024 Chip_I2C_Init
1a004250 g     F .text	00000014 lcdSendString
1a004920 g     F .text	00000002 __retarget_lock_release_recursive
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a002fac g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a0058c4 g     O .text	000000e6 gpioPinsInit
1a001924  w    F .text	0000002c vAssertCalled
1a002750 g     F .text	00000012 Chip_SSP_SetClockRate
1a0055fa g     O .text	00000002 Keyboard_ReportDescSize
1a004ace g     F .text	00000024 __sfputs_r
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a00476c g     F .text	0000000c __sfp_lock_acquire
1a005450 g     F .text	00000000 memchr
1a0017c0 g     F .text	00000084 xTaskCheckForTimeOut
1a004950 g     F .text	0000009c _free_r
1a0037b8 g     F .text	00000058 adcRead
1a0030ae g     F .text	00000026 Chip_Clock_GetBaseClock
1a004116 g     F .text	00000010 lcdClearAndHome
1a003224 g     F .text	0000000e Chip_Clock_GetPLLStatus
1a004128 g     F .text	000000c8 lcdInit
100000ec g       .bss	00000000 _bss
1a002922 g     F .text	00000036 Chip_ADC_ReadStatus
1a00299a g     F .text	00000032 Chip_ADC_SetSampleRate
10002b44 g     O .bss	00000004 freeRtosInterruptCallback
1a001314 g     F .text	00000010 vTaskSuspendAll
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a002762 g     F .text	0000003e Chip_SSP_SetBitRate
1a001a1e g     F .text	00000026 uxListRemove
1a002854 g     F .text	00000002 Chip_GPIO_Init
1a0057dc g     O .text	00000004 OscRateIn
1a003f2c g     F .text	0000005a delayInaccurateMs
1a003810 g     F .text	0000007c uartInit
1a0011a8 g     F .text	00000072 xTaskCreateStatic
10002bf4 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a0015e8 g     F .text	000000cc vTaskSwitchContext
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a00406e g     F .text	00000030 lcdData
1a0004ce g     F .text	0000001c LED_ApagarTodos
1a001c2a g     F .text	00000092 xQueueGenericCreateStatic
1a0016e4 g     F .text	00000038 vTaskPlaceOnEventListRestricted
1a000178 g       .text	00000000 __bss_section_table_end
1a000750 g     F .text	0000000a _close_r
1a003480 g     F .text	000001ac gpioInit
1a001988 g     F .text	00000018 vApplicationGetIdleTaskMemory
1a000b9c g     F .text	0000006c xTimerGenericCommand
1a0052a0 g     F .text	000000dc __swsetup_r
1a00196c  w    F .text	0000001c vApplicationStackOverflowHook
1a004564  w    F .text	00000002 .hidden __aeabi_ldiv0
1a00480c g     F .text	0000008c __sfp
1a004036 g     F .text	00000038 lcdCommand
1a003bf8 g     F .text	0000009c usbDeviceKeyboardInit
1a004790 g     F .text	0000000c __sinit_lock_release
1a0041f0 g     F .text	00000028 lcdSendEnter
1a005174 g     F .text	00000022 __sread
1a003d9c g     F .text	0000001c USB0_IRQHandler
1a003150 g     F .text	00000034 Chip_Clock_Disable
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a0054f0 g     F .text	0000000c __malloc_lock
1a0026a8 g     F .text	00000014 Board_UARTPutChar
1a0032b4 g     F .text	00000028 Chip_UART_Send
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a004674 g     F .text	00000078 _fflush_r
1a005aa8 g     O .text	00000020 __sf_fake_stdin
1a002e58 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a00491e g     F .text	00000002 __retarget_lock_acquire_recursive
1a00493e g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a0005f0 g     F .text	0000009c main
1a000378 g     F .text	00000084 usbDeviceGamepadInit
1a00491c g     F .text	00000002 __retarget_lock_init_recursive
1a0001ba  w    F .text	00000002 WDT_IRQHandler
1a0019ea g     F .text	00000034 vListInsert
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a002190 g     F .text	00000024 SVC_Handler
1a0051f2 g     F .text	00000008 __sclose
1a000b38 g     F .text	00000064 xTimerCreateTimerTask
1a0049ec g     F .text	000000b4 _malloc_r
1a001544 g     F .text	000000a4 vTaskDelayUntil
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a0030e0 g     F .text	0000003c Chip_Clock_EnableOpts
1a002712 g     F .text	00000008 __stdio_getchar
1a0055fc g     O .text	0000003f Keyboard_ReportDescriptor
1a002e74 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a002f2c g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a00556c g     O .text	0000000a USB_DeviceQualifier
1a0033f8 g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a00362c g     F .text	0000006a gpioWrite
1a00074c  w    F .text	00000002 _fini
1a005058 g     F .text	00000030 iprintf
1a001448 g     F .text	000000fc xTaskResumeAll
1a001280 g     F .text	00000094 vTaskStartScheduler
1a0028c4 g     F .text	00000040 Chip_ADC_Init
10002be4 g     O .bss	00000004 g_pUsbApi
1a002484 g     F .text	00000038 Board_SetupMuxing
1a0040a0 g     F .text	00000050 lcdGoToXY
1a00331c g     F .text	000000dc Chip_UART_SetBaudFDR
1a0007ce g     F .text	00000028 _write_r
1a002a02 g     F .text	00000022 Chip_ADC_SetBurstCmd
1a0006ac g     F .text	00000014 USB_PresionarBotones
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1a004d44 g     F .text	000000ea _printf_common
10000088 g     O .data	00000004 _impure_ptr
1a000478 g     F .text	00000014 usbDeviceGamepadCheckCallbackSet
1a004568 g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a001844 g     F .text	0000000c vTaskMissedYield
10000024 g     O .data	00000023 USB_HsConfigDescriptor
10002bf4 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a0027a0 g     F .text	00000038 Chip_SSP_Init
1a002068 g     F .text	00000028 vQueueAddToRegistry
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a001330 g     F .text	00000118 xTaskIncrementTick
1a00537c g     F .text	00000048 __swhatbuf_r
1a002464 g     F .text	00000020 DAC_IRQHandler
1a002684 g     F .text	00000024 Board_Debug_Init
1a002708 g     F .text	0000000a __stdio_putchar
1a001b84 g     F .text	00000084 xQueueGenericReset
1a002958 g     F .text	00000022 Chip_ADC_Int_SetChannelCmd
100000ec g       .data	00000000 _edata
1a0027d8 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
10002bed g     O .bss	00000001 __lock___at_quick_exit_mutex
1a00121a g     F .text	00000066 xTaskCreate
1a002a24 g     F .text	00000158 Chip_SetupCoreClock
10000000 g     O .data	00000023 USB_FsConfigDescriptor
1a0004fa g     F .text	00000010 LED_EncenderAzul
1a005196 g     F .text	00000038 __swrite
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a004af4 g     F .text	00000250 _vfiprintf_r
1a000000 g     O .text	00000040 g_pfnVectors
1a004898 g     F .text	0000003c _fwalk_reent
1a002be4 g     F .text	00000014 SystemCoreClockUpdate
1a00050c g     F .text	00000098 checkForPressedButtons
1a000440 g     F .text	0000000c usbDeviceGamepadPress
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a004778 g     F .text	0000000c __sfp_lock_release
1a0040f0 g     F .text	00000012 lcdClear
1a005ac8 g     O .text	00000020 __sf_fake_stdout
1a001850 g     F .text	00000020 xTaskGetSchedulerState
1a003f86 g     F .text	0000005c delayInaccurateUs
1a004564  w    F .text	00000002 .hidden __aeabi_idiv0
1a005508 g     O .text	00000002 Gamepad_ReportDescSize
1a00017e  w    F .text	00000002 BusFault_Handler
10002bee g     O .bss	00000001 __lock___dd_hash_mutex
1a0053c4 g     F .text	00000080 __smakebuf_r
10002bef g     O .bss	00000001 __lock___tz_mutex
1a002160 g     F .text	0000002c pxPortInitialiseStack
1a004e30 g     F .text	00000228 _printf_i
1a00311c g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
10002b9c g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a003696 g     F .text	00000068 gpioRead
1a003ec0 g     F .text	0000006c boardInit
1a0021b4 g     F .text	00000044 vPortEnterCritical
10002b98 g     O .bss	00000004 __malloc_free_list
10002b7c g     O .bss	00000004 keyboardCheckKeysFunction
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a004af4 g     F .text	00000250 _vfprintf_r
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a00048c g     F .text	00000016 Display_Init
1a00550c g     O .text	0000004c Gamepad_ReportDescriptor
1a003094 g     F .text	0000001a Chip_Clock_EnableBaseClock
1a00303c g     F .text	00000058 Chip_Clock_SetBaseClock
1a003430 g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
10002bf0 g     O .bss	00000001 __lock___sfp_recursive_mutex
1a004784 g     F .text	0000000c __sinit_lock_acquire
1a002528 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 c5 06 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a ca 71 ff 53     }............q.S
	...
1a00002c:	91 21 00 1a 85 01 00 1a 00 00 00 00 31 22 00 1a     .!..........1"..
1a00003c:	95 22 00 1a                                         ."..

1a000040 <g_pfnVendorVectors>:
1a000040:	65 24 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     e$..............
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	9d 3d 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     .=..............
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a005b2c 	.word	0x1a005b2c
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000ec 	.word	0x000000ec
1a000120:	1a005b2c 	.word	0x1a005b2c
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a005b2c 	.word	0x1a005b2c
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a005b2c 	.word	0x1a005b2c
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a005b2c 	.word	0x1a005b2c
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000ec 	.word	0x100000ec
1a000154:	00002b08 	.word	0x00002b08
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a000182:	e7fe      	b.n	1a000182 <UsageFault_Handler+0x2>

1a000184 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000186:	e7fe      	b.n	1a000186 <DebugMon_Handler+0x2>
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <DebugMon_Handler+0x4>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	f850 4b04 	ldr.w	r4, [r0], #4
1a000196:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019a:	3304      	adds	r3, #4
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	428b      	cmp	r3, r1
1a0001ac:	d204      	bcs.n	1a0001b8 <bss_init+0x10>
        *pulDest++ = 0;
1a0001ae:	2200      	movs	r2, #0
1a0001b0:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	3304      	adds	r3, #4
1a0001b6:	e7f8      	b.n	1a0001aa <bss_init+0x2>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <Gamepad_SetReport>:
static ErrorCode_t Gamepad_SetReport(USBD_HANDLE_T hHid, USB_SETUP_PACKET *pSetup, uint8_t * *pBuffer, uint16_t length){
   // TODO
   // Board_LED_Toggle(3);
   
   return LPC_OK;
}
1a000300:	2000      	movs	r0, #0
1a000302:	4770      	bx	lr

1a000304 <Gamepad_EpIN_Hdlr>:

// Manejador de interrupciones
static ErrorCode_t Gamepad_EpIN_Hdlr(USBD_HANDLE_T hUsb, void *data, uint32_t event){
 
   switch (event) {
1a000304:	2a03      	cmp	r2, #3
1a000306:	d001      	beq.n	1a00030c <Gamepad_EpIN_Hdlr+0x8>
         g_gamePad.tx_busy = 0;
         break;
   }
   
   return LPC_OK;
}
1a000308:	2000      	movs	r0, #0
1a00030a:	4770      	bx	lr
         g_gamePad.tx_busy = 0;
1a00030c:	4b01      	ldr	r3, [pc, #4]	; (1a000314 <Gamepad_EpIN_Hdlr+0x10>)
1a00030e:	2200      	movs	r2, #0
1a000310:	731a      	strb	r2, [r3, #12]
         break;
1a000312:	e7f9      	b.n	1a000308 <Gamepad_EpIN_Hdlr+0x4>
1a000314:	100000ec 	.word	0x100000ec

1a000318 <Gamepad_UpdateReport>:
static void Gamepad_UpdateReport(){
1a000318:	b508      	push	{r3, lr}
   HID_GAMEPAD_CLEAR_REPORT(&g_gamePad.report[0]);
1a00031a:	4a05      	ldr	r2, [pc, #20]	; (1a000330 <Gamepad_UpdateReport+0x18>)
1a00031c:	2300      	movs	r3, #0
1a00031e:	6053      	str	r3, [r2, #4]
1a000320:	6093      	str	r3, [r2, #8]
   if (gamepadCheckFunction != NULL) {
1a000322:	4b04      	ldr	r3, [pc, #16]	; (1a000334 <Gamepad_UpdateReport+0x1c>)
1a000324:	681b      	ldr	r3, [r3, #0]
1a000326:	b10b      	cbz	r3, 1a00032c <Gamepad_UpdateReport+0x14>
      (* gamepadCheckFunction )( NULL );
1a000328:	2000      	movs	r0, #0
1a00032a:	4798      	blx	r3
}
1a00032c:	bd08      	pop	{r3, pc}
1a00032e:	bf00      	nop
1a000330:	100000ec 	.word	0x100000ec
1a000334:	100000fc 	.word	0x100000fc

1a000338 <Gamepad_GetReport>:
static ErrorCode_t Gamepad_GetReport(USBD_HANDLE_T hHid, USB_SETUP_PACKET *pSetup, uint8_t * *pBuffer, uint16_t *plength){
1a000338:	b538      	push	{r3, r4, r5, lr}
   switch (pSetup->wValue.WB.H) {
1a00033a:	78c9      	ldrb	r1, [r1, #3]
1a00033c:	2901      	cmp	r1, #1
1a00033e:	d005      	beq.n	1a00034c <Gamepad_GetReport+0x14>
1a000340:	b24b      	sxtb	r3, r1
1a000342:	b183      	cbz	r3, 1a000366 <Gamepad_GetReport+0x2e>
1a000344:	2903      	cmp	r1, #3
1a000346:	d810      	bhi.n	1a00036a <Gamepad_GetReport+0x32>
         return ERR_USBD_STALL;
1a000348:	4809      	ldr	r0, [pc, #36]	; (1a000370 <Gamepad_GetReport+0x38>)
}
1a00034a:	bd38      	pop	{r3, r4, r5, pc}
1a00034c:	461c      	mov	r4, r3
1a00034e:	4615      	mov	r5, r2
         Gamepad_UpdateReport();
1a000350:	f7ff ffe2 	bl	1a000318 <Gamepad_UpdateReport>
         memcpy(*pBuffer, &g_gamePad.report[0], GAMEPAD_REPORT_SIZE);
1a000354:	682a      	ldr	r2, [r5, #0]
1a000356:	4b07      	ldr	r3, [pc, #28]	; (1a000374 <Gamepad_GetReport+0x3c>)
1a000358:	cb03      	ldmia	r3!, {r0, r1}
1a00035a:	6010      	str	r0, [r2, #0]
1a00035c:	6051      	str	r1, [r2, #4]
         *plength = GAMEPAD_REPORT_SIZE;
1a00035e:	2308      	movs	r3, #8
1a000360:	8023      	strh	r3, [r4, #0]
	return LPC_OK;
1a000362:	2000      	movs	r0, #0
      break;
1a000364:	e7f1      	b.n	1a00034a <Gamepad_GetReport+0x12>
	return LPC_OK;
1a000366:	2000      	movs	r0, #0
1a000368:	e7ef      	b.n	1a00034a <Gamepad_GetReport+0x12>
1a00036a:	2000      	movs	r0, #0
1a00036c:	e7ed      	b.n	1a00034a <Gamepad_GetReport+0x12>
1a00036e:	bf00      	nop
1a000370:	00040003 	.word	0x00040003
1a000374:	100000f0 	.word	0x100000f0

1a000378 <usbDeviceGamepadInit>:

/*****************************************************************************
 * Public functions
 ****************************************************************************/

ErrorCode_t usbDeviceGamepadInit(USBD_HANDLE_T hUsb, USB_INTERFACE_DESCRIPTOR *pIntfDesc, uint32_t *mem_base, uint32_t *mem_size){
1a000378:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00037a:	b091      	sub	sp, #68	; 0x44
1a00037c:	4605      	mov	r5, r0
1a00037e:	460c      	mov	r4, r1
1a000380:	4617      	mov	r7, r2
1a000382:	461e      	mov	r6, r3
   USBD_HID_INIT_PARAM_T hid_param;
   USB_HID_REPORT_T reports_data[1];
   ErrorCode_t ret = LPC_OK;
   
   // Configurar parámetros HID
   memset((void *) &hid_param, 0, sizeof(USBD_HID_INIT_PARAM_T));
1a000384:	2238      	movs	r2, #56	; 0x38
1a000386:	2100      	movs	r1, #0
1a000388:	a802      	add	r0, sp, #8
1a00038a:	f004 fad8 	bl	1a00493e <memset>
   hid_param.max_reports = 1;
1a00038e:	2301      	movs	r3, #1
1a000390:	f88d 3010 	strb.w	r3, [sp, #16]
   hid_param.mem_base = *mem_base;
1a000394:	683b      	ldr	r3, [r7, #0]
1a000396:	9302      	str	r3, [sp, #8]
   hid_param.mem_size = *mem_size;
1a000398:	6833      	ldr	r3, [r6, #0]
1a00039a:	9303      	str	r3, [sp, #12]
   hid_param.intf_desc = (uint8_t *) pIntfDesc;
1a00039c:	9405      	str	r4, [sp, #20]
   
   // Funciones definidas para Gamepad
   // Se debe respetar el prototipo según usbd_hiduser.h (de sAPI)
   hid_param.HID_GetReport = Gamepad_GetReport;
1a00039e:	4b10      	ldr	r3, [pc, #64]	; (1a0003e0 <usbDeviceGamepadInit+0x68>)
1a0003a0:	9307      	str	r3, [sp, #28]
   hid_param.HID_SetReport = Gamepad_SetReport;
1a0003a2:	4b10      	ldr	r3, [pc, #64]	; (1a0003e4 <usbDeviceGamepadInit+0x6c>)
1a0003a4:	9308      	str	r3, [sp, #32]
   hid_param.HID_EpIn_Hdlr = Gamepad_EpIN_Hdlr;
1a0003a6:	4b10      	ldr	r3, [pc, #64]	; (1a0003e8 <usbDeviceGamepadInit+0x70>)
1a0003a8:	930c      	str	r3, [sp, #48]	; 0x30
   
   // Inicializar reports_data
   reports_data[0].len = Gamepad_ReportDescSize;
1a0003aa:	4b10      	ldr	r3, [pc, #64]	; (1a0003ec <usbDeviceGamepadInit+0x74>)
1a0003ac:	881b      	ldrh	r3, [r3, #0]
1a0003ae:	f8ad 3000 	strh.w	r3, [sp]
   reports_data[0].idle_time = 0;
1a0003b2:	2400      	movs	r4, #0
1a0003b4:	f88d 4002 	strb.w	r4, [sp, #2]
   reports_data[0].desc = (uint8_t *) &Gamepad_ReportDescriptor[0];
1a0003b8:	4b0d      	ldr	r3, [pc, #52]	; (1a0003f0 <usbDeviceGamepadInit+0x78>)
1a0003ba:	9301      	str	r3, [sp, #4]
   hid_param.report_data = reports_data;
1a0003bc:	f8cd d018 	str.w	sp, [sp, #24]
   
   // Fin de inicialización con USBD API
   ret = USBD_API->hid->init(hUsb, &hid_param);
1a0003c0:	4b0c      	ldr	r3, [pc, #48]	; (1a0003f4 <usbDeviceGamepadInit+0x7c>)
1a0003c2:	681b      	ldr	r3, [r3, #0]
1a0003c4:	691b      	ldr	r3, [r3, #16]
1a0003c6:	685b      	ldr	r3, [r3, #4]
1a0003c8:	a902      	add	r1, sp, #8
1a0003ca:	4628      	mov	r0, r5
1a0003cc:	4798      	blx	r3
   
   // Actualizar parámetros por referencia de memoria
   *mem_base = hid_param.mem_base;
1a0003ce:	9b02      	ldr	r3, [sp, #8]
1a0003d0:	603b      	str	r3, [r7, #0]
   *mem_size = hid_param.mem_size;
1a0003d2:	9b03      	ldr	r3, [sp, #12]
1a0003d4:	6033      	str	r3, [r6, #0]
   
   g_gamePad.hUsb = hUsb;
1a0003d6:	4b08      	ldr	r3, [pc, #32]	; (1a0003f8 <usbDeviceGamepadInit+0x80>)
1a0003d8:	601d      	str	r5, [r3, #0]
   g_gamePad.tx_busy = 0;
1a0003da:	731c      	strb	r4, [r3, #12]
   
   // Se devuelve estado resultado de la inicialización
   return ret;
}
1a0003dc:	b011      	add	sp, #68	; 0x44
1a0003de:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a0003e0:	1a000339 	.word	0x1a000339
1a0003e4:	1a000301 	.word	0x1a000301
1a0003e8:	1a000305 	.word	0x1a000305
1a0003ec:	1a005508 	.word	0x1a005508
1a0003f0:	1a00550c 	.word	0x1a00550c
1a0003f4:	10002be4 	.word	0x10002be4
1a0003f8:	100000ec 	.word	0x100000ec

1a0003fc <usbDeviceGamepadTasks>:


void usbDeviceGamepadTasks(void){
1a0003fc:	b538      	push	{r3, r4, r5, lr}
   
   // Primero nos aseguramos que el dispositivo esté configurado
   if (USB_IsConfigured(g_gamePad.hUsb)){
1a0003fe:	4b0e      	ldr	r3, [pc, #56]	; (1a000438 <usbDeviceGamepadTasks+0x3c>)
1a000400:	681b      	ldr	r3, [r3, #0]
}

static INLINE bool USB_IsConfigured(USBD_HANDLE_T hUsb)
{
    USB_CORE_CTRL_T* pCtrl = (USB_CORE_CTRL_T*) hUsb;
    return (bool) (pCtrl->config_value != 0);   
1a000402:	f893 30fd 	ldrb.w	r3, [r3, #253]	; 0xfd
1a000406:	b193      	cbz	r3, 1a00042e <usbDeviceGamepadTasks+0x32>
      
      // Enviar datos de reporte si esta libre
      if (g_gamePad.tx_busy == 0){
1a000408:	4b0b      	ldr	r3, [pc, #44]	; (1a000438 <usbDeviceGamepadTasks+0x3c>)
1a00040a:	7b1b      	ldrb	r3, [r3, #12]
1a00040c:	b993      	cbnz	r3, 1a000434 <usbDeviceGamepadTasks+0x38>
         g_gamePad.tx_busy = 1;      // marcar como ocupado
1a00040e:	4c0a      	ldr	r4, [pc, #40]	; (1a000438 <usbDeviceGamepadTasks+0x3c>)
1a000410:	2301      	movs	r3, #1
1a000412:	7323      	strb	r3, [r4, #12]
         Gamepad_UpdateReport();                // cargar reporte
1a000414:	f7ff ff80 	bl	1a000318 <Gamepad_UpdateReport>
         USBD_API->hw->WriteEP(g_gamePad.hUsb, HID_EP_IN, &g_gamePad.report[0], GAMEPAD_REPORT_SIZE);
1a000418:	4b08      	ldr	r3, [pc, #32]	; (1a00043c <usbDeviceGamepadTasks+0x40>)
1a00041a:	681b      	ldr	r3, [r3, #0]
1a00041c:	681b      	ldr	r3, [r3, #0]
1a00041e:	6d1d      	ldr	r5, [r3, #80]	; 0x50
1a000420:	4622      	mov	r2, r4
1a000422:	f852 0b04 	ldr.w	r0, [r2], #4
1a000426:	2308      	movs	r3, #8
1a000428:	2181      	movs	r1, #129	; 0x81
1a00042a:	47a8      	blx	r5
1a00042c:	e002      	b.n	1a000434 <usbDeviceGamepadTasks+0x38>
         // Board_LED_Toggle(1);
      }
   } else {
      // Si no está configurado, marcar como no ocupado
      g_gamePad.tx_busy = 0;
1a00042e:	4b02      	ldr	r3, [pc, #8]	; (1a000438 <usbDeviceGamepadTasks+0x3c>)
1a000430:	2200      	movs	r2, #0
1a000432:	731a      	strb	r2, [r3, #12]
   }
}
1a000434:	bd38      	pop	{r3, r4, r5, pc}
1a000436:	bf00      	nop
1a000438:	100000ec 	.word	0x100000ec
1a00043c:	10002be4 	.word	0x10002be4

1a000440 <usbDeviceGamepadPress>:

void usbDeviceGamepadPress(uint8_t key)
{
   HID_GAMEPAD_REPORT_SET_VALUE(g_gamePad.report, key);
1a000440:	4b01      	ldr	r3, [pc, #4]	; (1a000448 <usbDeviceGamepadPress+0x8>)
1a000442:	72d8      	strb	r0, [r3, #11]
   // Board_LED_Toggle(7);
}
1a000444:	4770      	bx	lr
1a000446:	bf00      	nop
1a000448:	100000ec 	.word	0x100000ec

1a00044c <usbDeviceGamepadMove>:

void usbDeviceGamepadMove(int8_t value, uint8_t axis)
{
   if (value > -28 && value < 28) return;
1a00044c:	b2c0      	uxtb	r0, r0
1a00044e:	f100 031b 	add.w	r3, r0, #27
1a000452:	b2db      	uxtb	r3, r3
1a000454:	2b36      	cmp	r3, #54	; 0x36
1a000456:	d905      	bls.n	1a000464 <usbDeviceGamepadMove+0x18>
   
   if (axis == 0) {
1a000458:	b911      	cbnz	r1, 1a000460 <usbDeviceGamepadMove+0x14>
      HID_GAMEPAD_REPORT_SET_XCOR(g_gamePad.report, value);
1a00045a:	4b03      	ldr	r3, [pc, #12]	; (1a000468 <usbDeviceGamepadMove+0x1c>)
1a00045c:	7118      	strb	r0, [r3, #4]
1a00045e:	4770      	bx	lr
   } else {
      HID_GAMEPAD_REPORT_SET_YCOR(g_gamePad.report, value);
1a000460:	4b01      	ldr	r3, [pc, #4]	; (1a000468 <usbDeviceGamepadMove+0x1c>)
1a000462:	7158      	strb	r0, [r3, #5]
   }
}
1a000464:	4770      	bx	lr
1a000466:	bf00      	nop
1a000468:	100000ec 	.word	0x100000ec

1a00046c <usbDeviceGamepadHat>:

void usbDeviceGamepadHat(uint8_t pressed){
   HID_GAMEPAD_REPORT_SET_HAT(g_gamePad.report, pressed);
1a00046c:	4b01      	ldr	r3, [pc, #4]	; (1a000474 <usbDeviceGamepadHat+0x8>)
1a00046e:	7218      	strb	r0, [r3, #8]
}
1a000470:	4770      	bx	lr
1a000472:	bf00      	nop
1a000474:	100000ec 	.word	0x100000ec

1a000478 <usbDeviceGamepadCheckCallbackSet>:
// Gamepad function to check in my device for pressed buttons
bool_t usbDeviceGamepadCheckCallbackSet(callBackFuncPtr_t checkCallback){
   bool_t retVal = TRUE;
   
   // Si la funcion de callback recibida no es nula, asignarla para los siguientes updates
   if( checkCallback != NULL ) gamepadCheckFunction = checkCallback;
1a000478:	b118      	cbz	r0, 1a000482 <usbDeviceGamepadCheckCallbackSet+0xa>
1a00047a:	4a03      	ldr	r2, [pc, #12]	; (1a000488 <usbDeviceGamepadCheckCallbackSet+0x10>)
1a00047c:	6010      	str	r0, [r2, #0]
   bool_t retVal = TRUE;
1a00047e:	2001      	movs	r0, #1
1a000480:	4770      	bx	lr
   else retVal = FALSE;
1a000482:	2000      	movs	r0, #0
   
   return retVal;
1a000484:	4770      	bx	lr
1a000486:	bf00      	nop
1a000488:	100000fc 	.word	0x100000fc

1a00048c <Display_Init>:
#include "display_api.h"


void Display_Init(){
1a00048c:	b508      	push	{r3, lr}
   
   // Inicializar LCD de 16x1 (caracteres x lineas) con cada caracter de 5x8 pixeles
   lcdInit( 16, 2, 5, 8 );
1a00048e:	2308      	movs	r3, #8
1a000490:	2205      	movs	r2, #5
1a000492:	2102      	movs	r1, #2
1a000494:	2010      	movs	r0, #16
1a000496:	f003 fe47 	bl	1a004128 <lcdInit>
   
   // delay( LCD_STARTUP_WAIT_MS );   // CAUSA BLOQUEO
   
   lcdCursorSet( LCD_CURSOR_OFF ); // Apaga el cursor
1a00049a:	2000      	movs	r0, #0
1a00049c:	f003 fe31 	bl	1a004102 <lcdCursorSet>
}
1a0004a0:	bd08      	pop	{r3, pc}

1a0004a2 <Display_Write>:

void Display_Write(char* msg){
1a0004a2:	b510      	push	{r4, lr}
1a0004a4:	4604      	mov	r4, r0
   lcdClearAndHome();                     // Borrar la pantalla
1a0004a6:	f003 fe36 	bl	1a004116 <lcdClearAndHome>
   lcdSendString(msg);
1a0004aa:	4620      	mov	r0, r4
1a0004ac:	f003 fed0 	bl	1a004250 <lcdSendString>
1a0004b0:	bd10      	pop	{r4, pc}

1a0004b2 <LED_Init>:
// Cabecera del archivo
#include "led.h"

// Funciones publicas

void LED_Init(){
1a0004b2:	b508      	push	{r3, lr}
   gpioInit(PIN_LED_R, GPIO_OUTPUT);
1a0004b4:	2101      	movs	r1, #1
1a0004b6:	2004      	movs	r0, #4
1a0004b8:	f002 ffe2 	bl	1a003480 <gpioInit>
   gpioInit(PIN_LED_G, GPIO_OUTPUT);
1a0004bc:	2101      	movs	r1, #1
1a0004be:	2003      	movs	r0, #3
1a0004c0:	f002 ffde 	bl	1a003480 <gpioInit>
   gpioInit(PIN_LED_B, GPIO_OUTPUT);
1a0004c4:	2101      	movs	r1, #1
1a0004c6:	2002      	movs	r0, #2
1a0004c8:	f002 ffda 	bl	1a003480 <gpioInit>
}
1a0004cc:	bd08      	pop	{r3, pc}

1a0004ce <LED_ApagarTodos>:

void LED_ApagarTodos(){
1a0004ce:	b508      	push	{r3, lr}
   gpioWrite(PIN_LED_R, OFF);
1a0004d0:	2100      	movs	r1, #0
1a0004d2:	2004      	movs	r0, #4
1a0004d4:	f003 f8aa 	bl	1a00362c <gpioWrite>
   gpioWrite(PIN_LED_G, OFF);
1a0004d8:	2100      	movs	r1, #0
1a0004da:	2003      	movs	r0, #3
1a0004dc:	f003 f8a6 	bl	1a00362c <gpioWrite>
   gpioWrite(PIN_LED_B, OFF);
1a0004e0:	2100      	movs	r1, #0
1a0004e2:	2002      	movs	r0, #2
1a0004e4:	f003 f8a2 	bl	1a00362c <gpioWrite>
}
1a0004e8:	bd08      	pop	{r3, pc}

1a0004ea <LED_EncenderVerde>:
void LED_EncenderRojo(){
   LED_ApagarTodos();
   gpioWrite(PIN_LED_R, ON);
}

void LED_EncenderVerde(){
1a0004ea:	b508      	push	{r3, lr}
   LED_ApagarTodos();
1a0004ec:	f7ff ffef 	bl	1a0004ce <LED_ApagarTodos>
   gpioWrite(PIN_LED_G, ON);
1a0004f0:	2101      	movs	r1, #1
1a0004f2:	2003      	movs	r0, #3
1a0004f4:	f003 f89a 	bl	1a00362c <gpioWrite>
}
1a0004f8:	bd08      	pop	{r3, pc}

1a0004fa <LED_EncenderAzul>:

void LED_EncenderAzul(){
1a0004fa:	b508      	push	{r3, lr}
   LED_ApagarTodos();
1a0004fc:	f7ff ffe7 	bl	1a0004ce <LED_ApagarTodos>
   gpioWrite(PIN_LED_B, ON);
1a000500:	2101      	movs	r1, #1
1a000502:	2002      	movs	r0, #2
1a000504:	f003 f892 	bl	1a00362c <gpioWrite>
1a000508:	bd08      	pop	{r3, pc}
1a00050a:	Address 0x1a00050a is out of bounds.


1a00050c <checkForPressedButtons>:

// Prototipos de tareas
void tareaControles(void*);

void checkForPressedButtons(void* unused)
{
1a00050c:	b508      	push	{r3, lr}
   // Testeado: OK
   if (!gpioRead(PIN_S1)) USB_MarcarBoton(0);
1a00050e:	200e      	movs	r0, #14
1a000510:	f003 f8c1 	bl	1a003696 <gpioRead>
1a000514:	b350      	cbz	r0, 1a00056c <checkForPressedButtons+0x60>
   if (!gpioRead(PIN_S2)) USB_MarcarBoton(1);
1a000516:	200c      	movs	r0, #12
1a000518:	f003 f8bd 	bl	1a003696 <gpioRead>
1a00051c:	b348      	cbz	r0, 1a000572 <checkForPressedButtons+0x66>
   if (!gpioRead(PIN_S3)) USB_MarcarBoton(2);
1a00051e:	201d      	movs	r0, #29
1a000520:	f003 f8b9 	bl	1a003696 <gpioRead>
1a000524:	b348      	cbz	r0, 1a00057a <checkForPressedButtons+0x6e>
   if (!gpioRead(PIN_S4)) USB_MarcarBoton(3);   
1a000526:	200f      	movs	r0, #15
1a000528:	f003 f8b5 	bl	1a003696 <gpioRead>
1a00052c:	b348      	cbz	r0, 1a000582 <checkForPressedButtons+0x76>
   if (!gpioRead(PIN_S5)) USB_MarcarBoton(4);
1a00052e:	200d      	movs	r0, #13
1a000530:	f003 f8b1 	bl	1a003696 <gpioRead>
1a000534:	b348      	cbz	r0, 1a00058a <checkForPressedButtons+0x7e>
   if (!gpioRead(PIN_S6)) USB_MarcarBoton(5);
1a000536:	200b      	movs	r0, #11
1a000538:	f003 f8ad 	bl	1a003696 <gpioRead>
1a00053c:	b348      	cbz	r0, 1a000592 <checkForPressedButtons+0x86>
   
   USB_PresionarBotones();
1a00053e:	f000 f8b5 	bl	1a0006ac <USB_PresionarBotones>
   usbDeviceGamepadMove(X_VALUE, 0);
1a000542:	4b16      	ldr	r3, [pc, #88]	; (1a00059c <checkForPressedButtons+0x90>)
1a000544:	7818      	ldrb	r0, [r3, #0]
1a000546:	2100      	movs	r1, #0
1a000548:	b240      	sxtb	r0, r0
1a00054a:	f7ff ff7f 	bl	1a00044c <usbDeviceGamepadMove>
   usbDeviceGamepadMove(Y_VALUE, 1);
1a00054e:	4b14      	ldr	r3, [pc, #80]	; (1a0005a0 <checkForPressedButtons+0x94>)
1a000550:	7818      	ldrb	r0, [r3, #0]
1a000552:	2101      	movs	r1, #1
1a000554:	b240      	sxtb	r0, r0
1a000556:	f7ff ff79 	bl	1a00044c <usbDeviceGamepadMove>
   usbDeviceGamepadHat(!gpioRead(PIN_SW));
1a00055a:	2006      	movs	r0, #6
1a00055c:	f003 f89b 	bl	1a003696 <gpioRead>
1a000560:	fab0 f080 	clz	r0, r0
1a000564:	0940      	lsrs	r0, r0, #5
1a000566:	f7ff ff81 	bl	1a00046c <usbDeviceGamepadHat>
}
1a00056a:	bd08      	pop	{r3, pc}
   if (!gpioRead(PIN_S1)) USB_MarcarBoton(0);
1a00056c:	f000 f88e 	bl	1a00068c <USB_MarcarBoton>
1a000570:	e7d1      	b.n	1a000516 <checkForPressedButtons+0xa>
   if (!gpioRead(PIN_S2)) USB_MarcarBoton(1);
1a000572:	2001      	movs	r0, #1
1a000574:	f000 f88a 	bl	1a00068c <USB_MarcarBoton>
1a000578:	e7d1      	b.n	1a00051e <checkForPressedButtons+0x12>
   if (!gpioRead(PIN_S3)) USB_MarcarBoton(2);
1a00057a:	2002      	movs	r0, #2
1a00057c:	f000 f886 	bl	1a00068c <USB_MarcarBoton>
1a000580:	e7d1      	b.n	1a000526 <checkForPressedButtons+0x1a>
   if (!gpioRead(PIN_S4)) USB_MarcarBoton(3);   
1a000582:	2003      	movs	r0, #3
1a000584:	f000 f882 	bl	1a00068c <USB_MarcarBoton>
1a000588:	e7d1      	b.n	1a00052e <checkForPressedButtons+0x22>
   if (!gpioRead(PIN_S5)) USB_MarcarBoton(4);
1a00058a:	2004      	movs	r0, #4
1a00058c:	f000 f87e 	bl	1a00068c <USB_MarcarBoton>
1a000590:	e7d1      	b.n	1a000536 <checkForPressedButtons+0x2a>
   if (!gpioRead(PIN_S6)) USB_MarcarBoton(5);
1a000592:	2005      	movs	r0, #5
1a000594:	f000 f87a 	bl	1a00068c <USB_MarcarBoton>
1a000598:	e7d1      	b.n	1a00053e <checkForPressedButtons+0x32>
1a00059a:	bf00      	nop
1a00059c:	10000100 	.word	0x10000100
1a0005a0:	10000101 	.word	0x10000101

1a0005a4 <tareaControles>:



// --------------- TAREAS A EJECUTAR ---------------------

void tareaControles(void* params){
1a0005a4:	b510      	push	{r4, lr}
1a0005a6:	b082      	sub	sp, #8
   
   // Tarea periodica cada 20 ms
   portTickType xPeriodicity =  20 / portTICK_RATE_MS;
   portTickType xLastWakeTime = xTaskGetTickCount();
1a0005a8:	f000 febc 	bl	1a001324 <xTaskGetTickCount>
1a0005ac:	9001      	str	r0, [sp, #4]
   // Repetir por siempre
   while(1){
      
      // Leer eje X: el 0 está izquierda
      // EL EJE X DE NUESTRA PLACA ESTÁ CONECTADO AL CANAL 2
      uint16_t valorEjeX = adcRead( CH2 );
1a0005ae:	2001      	movs	r0, #1
1a0005b0:	f003 f902 	bl	1a0037b8 <adcRead>
1a0005b4:	4604      	mov	r4, r0
      
      // Leer eje Y: el 0 está arriba
      // EL EJE Y DE NUESTRA PLACA ESTÁ CONECTADO AL CANAL 1
      uint16_t valorEjeY = adcRead( CH1 );
1a0005b6:	2000      	movs	r0, #0
1a0005b8:	f003 f8fe 	bl	1a0037b8 <adcRead>
      
      // reducir entre 0 y 255
      uint8_t x_aux = (uint8_t) (valorEjeX / 4);
1a0005bc:	f3c4 0487 	ubfx	r4, r4, #2, #8
      uint8_t y_aux = (uint8_t) (valorEjeY / 4);
1a0005c0:	f3c0 0087 	ubfx	r0, r0, #2, #8
      
      // almacenar globalmente
      X_VALUE = (int8_t) (x_aux - 128);
1a0005c4:	f084 0480 	eor.w	r4, r4, #128	; 0x80
1a0005c8:	b264      	sxtb	r4, r4
1a0005ca:	4b07      	ldr	r3, [pc, #28]	; (1a0005e8 <tareaControles+0x44>)
1a0005cc:	701c      	strb	r4, [r3, #0]
      Y_VALUE = (int8_t) (y_aux - 128);
1a0005ce:	f080 0080 	eor.w	r0, r0, #128	; 0x80
1a0005d2:	b240      	sxtb	r0, r0
1a0005d4:	4b05      	ldr	r3, [pc, #20]	; (1a0005ec <tareaControles+0x48>)
1a0005d6:	7018      	strb	r0, [r3, #0]
      
      // actualizar reporte
      usbDeviceGamepadTasks();
1a0005d8:	f7ff ff10 	bl	1a0003fc <usbDeviceGamepadTasks>
      
      // Envia la tarea al estado bloqueado durante xPeriodicity (delay periodico)
      vTaskDelayUntil( &xLastWakeTime, xPeriodicity );
1a0005dc:	2114      	movs	r1, #20
1a0005de:	a801      	add	r0, sp, #4
1a0005e0:	f000 ffb0 	bl	1a001544 <vTaskDelayUntil>
1a0005e4:	e7e3      	b.n	1a0005ae <tareaControles+0xa>
1a0005e6:	bf00      	nop
1a0005e8:	10000100 	.word	0x10000100
1a0005ec:	10000101 	.word	0x10000101

1a0005f0 <main>:
{
1a0005f0:	b500      	push	{lr}
1a0005f2:	b083      	sub	sp, #12
   boardConfig();
1a0005f4:	f003 fc64 	bl	1a003ec0 <boardInit>
   LED_Init();
1a0005f8:	f7ff ff5b 	bl	1a0004b2 <LED_Init>
   Display_Init();      // ESTO CAUSA UN BLOQUEO
1a0005fc:	f7ff ff46 	bl	1a00048c <Display_Init>
   LED_EncenderAzul();
1a000600:	f7ff ff7b 	bl	1a0004fa <LED_EncenderAzul>
   Display_Write("Conectando...");
1a000604:	481c      	ldr	r0, [pc, #112]	; (1a000678 <main+0x88>)
1a000606:	f7ff ff4c 	bl	1a0004a2 <Display_Write>
   usbDeviceConfig(USB_HID_GAMEPAD);
1a00060a:	2002      	movs	r0, #2
1a00060c:	f003 fbe2 	bl	1a003dd4 <usbDeviceInit>
   usbDeviceGamepadCheckCallbackSet(checkForPressedButtons);
1a000610:	481a      	ldr	r0, [pc, #104]	; (1a00067c <main+0x8c>)
1a000612:	f7ff ff31 	bl	1a000478 <usbDeviceGamepadCheckCallbackSet>
   adcConfig( ADC_ENABLE ); /* ADC */
1a000616:	2000      	movs	r0, #0
1a000618:	f003 f872 	bl	1a003700 <adcInit>
   uartConfig( UART_USB, 115200 );
1a00061c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000620:	2003      	movs	r0, #3
1a000622:	f003 f8f5 	bl	1a003810 <uartInit>
   gpioInit( T_COL1, GPIO_INPUT );
1a000626:	2100      	movs	r1, #0
1a000628:	2006      	movs	r0, #6
1a00062a:	f002 ff29 	bl	1a003480 <gpioInit>
   LED_EncenderVerde();
1a00062e:	f7ff ff5c 	bl	1a0004ea <LED_EncenderVerde>
   Display_Write("Listo para jugar");
1a000632:	4813      	ldr	r0, [pc, #76]	; (1a000680 <main+0x90>)
1a000634:	f7ff ff35 	bl	1a0004a2 <Display_Write>
   gpioWrite(LEDG, ON);
1a000638:	2101      	movs	r1, #1
1a00063a:	2029      	movs	r0, #41	; 0x29
1a00063c:	f002 fff6 	bl	1a00362c <gpioWrite>
   gpioWrite(T_COL0, ON);
1a000640:	2101      	movs	r1, #1
1a000642:	2002      	movs	r0, #2
1a000644:	f002 fff2 	bl	1a00362c <gpioWrite>
   gpioWrite(T_FIL2, ON);
1a000648:	2101      	movs	r1, #1
1a00064a:	2003      	movs	r0, #3
1a00064c:	f002 ffee 	bl	1a00362c <gpioWrite>
   gpioWrite(T_FIL3, ON);
1a000650:	2101      	movs	r1, #1
1a000652:	2004      	movs	r0, #4
1a000654:	f002 ffea 	bl	1a00362c <gpioWrite>
   gpioWrite(T_FIL0, ON);
1a000658:	2101      	movs	r1, #1
1a00065a:	2005      	movs	r0, #5
1a00065c:	f002 ffe6 	bl	1a00362c <gpioWrite>
   xTaskCreate(
1a000660:	2300      	movs	r3, #0
1a000662:	9301      	str	r3, [sp, #4]
1a000664:	2201      	movs	r2, #1
1a000666:	9200      	str	r2, [sp, #0]
1a000668:	22b4      	movs	r2, #180	; 0xb4
1a00066a:	4906      	ldr	r1, [pc, #24]	; (1a000684 <main+0x94>)
1a00066c:	4806      	ldr	r0, [pc, #24]	; (1a000688 <main+0x98>)
1a00066e:	f000 fdd4 	bl	1a00121a <xTaskCreate>
   vTaskStartScheduler();
1a000672:	f000 fe05 	bl	1a001280 <vTaskStartScheduler>
   while (1);
1a000676:	e7fe      	b.n	1a000676 <main+0x86>
1a000678:	1a00563c 	.word	0x1a00563c
1a00067c:	1a00050d 	.word	0x1a00050d
1a000680:	1a00564c 	.word	0x1a00564c
1a000684:	1a005660 	.word	0x1a005660
1a000688:	1a0005a5 	.word	0x1a0005a5

1a00068c <USB_MarcarBoton>:
   
   return diff;
}

uint8_t USB_MarcarBoton(uint8_t numero){
   if (numero >= CANT_PULSADORES) return 0;
1a00068c:	2805      	cmp	r0, #5
1a00068e:	d808      	bhi.n	1a0006a2 <USB_MarcarBoton+0x16>
   // Los bits correspondientes a cada pulsador están
   // ordenados del menos al más significativo.
   
   // Ejemplo: 31 representa a los primeros 5 pulsadores activos
   
   aux_bitsPulsadores |= (1 << numero);
1a000690:	2301      	movs	r3, #1
1a000692:	fa03 f000 	lsl.w	r0, r3, r0
1a000696:	4904      	ldr	r1, [pc, #16]	; (1a0006a8 <USB_MarcarBoton+0x1c>)
1a000698:	780a      	ldrb	r2, [r1, #0]
1a00069a:	4310      	orrs	r0, r2
1a00069c:	7008      	strb	r0, [r1, #0]
   return 1;
1a00069e:	4618      	mov	r0, r3
1a0006a0:	4770      	bx	lr
   if (numero >= CANT_PULSADORES) return 0;
1a0006a2:	2000      	movs	r0, #0
}
1a0006a4:	4770      	bx	lr
1a0006a6:	bf00      	nop
1a0006a8:	10000102 	.word	0x10000102

1a0006ac <USB_PresionarBotones>:

void USB_PresionarBotones(){
1a0006ac:	b510      	push	{r4, lr}
   // Escribir el byte del reporte correspondiente a los pulsadores
   usbDeviceGamepadPress(aux_bitsPulsadores);
1a0006ae:	4c03      	ldr	r4, [pc, #12]	; (1a0006bc <USB_PresionarBotones+0x10>)
1a0006b0:	7820      	ldrb	r0, [r4, #0]
1a0006b2:	f7ff fec5 	bl	1a000440 <usbDeviceGamepadPress>
   
   // Una vez enviado, se reinicia para la próxima iteración
   aux_bitsPulsadores = 0x00;
1a0006b6:	2300      	movs	r3, #0
1a0006b8:	7023      	strb	r3, [r4, #0]
1a0006ba:	bd10      	pop	{r4, pc}
1a0006bc:	10000102 	.word	0x10000102

1a0006c0 <initialise_monitor_handles>:
}
1a0006c0:	4770      	bx	lr
1a0006c2:	Address 0x1a0006c2 is out of bounds.


1a0006c4 <Reset_Handler>:
void Reset_Handler(void) {
1a0006c4:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a0006c6:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0006c8:	4b19      	ldr	r3, [pc, #100]	; (1a000730 <Reset_Handler+0x6c>)
1a0006ca:	4a1a      	ldr	r2, [pc, #104]	; (1a000734 <Reset_Handler+0x70>)
1a0006cc:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a0006ce:	3304      	adds	r3, #4
1a0006d0:	4a19      	ldr	r2, [pc, #100]	; (1a000738 <Reset_Handler+0x74>)
1a0006d2:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0006d4:	2300      	movs	r3, #0
1a0006d6:	e005      	b.n	1a0006e4 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a0006d8:	4a18      	ldr	r2, [pc, #96]	; (1a00073c <Reset_Handler+0x78>)
1a0006da:	f04f 31ff 	mov.w	r1, #4294967295
1a0006de:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0006e2:	3301      	adds	r3, #1
1a0006e4:	2b07      	cmp	r3, #7
1a0006e6:	d9f7      	bls.n	1a0006d8 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a0006e8:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a0006ea:	4b15      	ldr	r3, [pc, #84]	; (1a000740 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a0006ec:	e007      	b.n	1a0006fe <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a0006ee:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a0006f2:	689a      	ldr	r2, [r3, #8]
1a0006f4:	6859      	ldr	r1, [r3, #4]
1a0006f6:	6818      	ldr	r0, [r3, #0]
1a0006f8:	f7ff fd47 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a0006fc:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a0006fe:	4a11      	ldr	r2, [pc, #68]	; (1a000744 <Reset_Handler+0x80>)
1a000700:	4293      	cmp	r3, r2
1a000702:	d3f4      	bcc.n	1a0006ee <Reset_Handler+0x2a>
1a000704:	e006      	b.n	1a000714 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a000706:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a000708:	6859      	ldr	r1, [r3, #4]
1a00070a:	f854 0b08 	ldr.w	r0, [r4], #8
1a00070e:	f7ff fd4b 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a000712:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a000714:	4a0c      	ldr	r2, [pc, #48]	; (1a000748 <Reset_Handler+0x84>)
1a000716:	4293      	cmp	r3, r2
1a000718:	d3f5      	bcc.n	1a000706 <Reset_Handler+0x42>
    SystemInit();
1a00071a:	f002 fe6d 	bl	1a0033f8 <SystemInit>
    __libc_init_array();
1a00071e:	f004 f8d9 	bl	1a0048d4 <__libc_init_array>
    initialise_monitor_handles();
1a000722:	f7ff ffcd 	bl	1a0006c0 <initialise_monitor_handles>
    main();
1a000726:	f7ff ff63 	bl	1a0005f0 <main>
        __asm__ volatile("wfi");
1a00072a:	bf30      	wfi
1a00072c:	e7fd      	b.n	1a00072a <Reset_Handler+0x66>
1a00072e:	bf00      	nop
1a000730:	40053100 	.word	0x40053100
1a000734:	10df1000 	.word	0x10df1000
1a000738:	01dff7ff 	.word	0x01dff7ff
1a00073c:	e000e280 	.word	0xe000e280
1a000740:	1a000114 	.word	0x1a000114
1a000744:	1a000150 	.word	0x1a000150
1a000748:	1a000178 	.word	0x1a000178

1a00074c <_fini>:
void _fini(void) {}
1a00074c:	4770      	bx	lr

1a00074e <_init>:
void _init(void) {}
1a00074e:	4770      	bx	lr

1a000750 <_close_r>:
   (void) __params__;
}

USED int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a000750:	2309      	movs	r3, #9
1a000752:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000754:	f04f 30ff 	mov.w	r0, #4294967295
1a000758:	4770      	bx	lr

1a00075a <_fstat_r>:
}

USED int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a00075a:	2358      	movs	r3, #88	; 0x58
1a00075c:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00075e:	f04f 30ff 	mov.w	r0, #4294967295
1a000762:	4770      	bx	lr

1a000764 <_isatty_r>:
   UNUSED(r);
   return 1;
}

USED int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a000764:	2902      	cmp	r1, #2
1a000766:	d904      	bls.n	1a000772 <_isatty_r+0xe>
   case 0:
   case 1:
   case 2:
       return 1;
   default:
       SET_ERR(EBADF);
1a000768:	2309      	movs	r3, #9
1a00076a:	6003      	str	r3, [r0, #0]
       return -1;
1a00076c:	f04f 30ff 	mov.w	r0, #4294967295
1a000770:	4770      	bx	lr
       return 1;
1a000772:	2001      	movs	r0, #1
   }
}
1a000774:	4770      	bx	lr

1a000776 <_lseek_r>:

USED _off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a000776:	2358      	movs	r3, #88	; 0x58
1a000778:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00077a:	f04f 30ff 	mov.w	r0, #4294967295
1a00077e:	4770      	bx	lr

1a000780 <_read_r>:
   }
}
*/
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
  size_t i = 0;
  switch (fd) {
1a000780:	2902      	cmp	r1, #2
1a000782:	d81f      	bhi.n	1a0007c4 <_read_r+0x44>
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a000784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000788:	461d      	mov	r5, r3
1a00078a:	4617      	mov	r7, r2
1a00078c:	4606      	mov	r6, r0
  size_t i = 0;
1a00078e:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a000790:	42ac      	cmp	r4, r5
1a000792:	d211      	bcs.n	1a0007b8 <_read_r+0x38>
         int c = __stdio_getchar();
1a000794:	f001 ffbd 	bl	1a002712 <__stdio_getchar>
         if( c != -1 ){
1a000798:	f1b0 3fff 	cmp.w	r0, #4294967295
1a00079c:	d0f8      	beq.n	1a000790 <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a00079e:	f104 0801 	add.w	r8, r4, #1
1a0007a2:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a0007a4:	280d      	cmp	r0, #13
1a0007a6:	d003      	beq.n	1a0007b0 <_read_r+0x30>
1a0007a8:	280a      	cmp	r0, #10
1a0007aa:	d001      	beq.n	1a0007b0 <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a0007ac:	4644      	mov	r4, r8
1a0007ae:	e7ef      	b.n	1a000790 <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a0007b0:	f001 ffaf 	bl	1a002712 <__stdio_getchar>
               return i;
1a0007b4:	4640      	mov	r0, r8
1a0007b6:	e003      	b.n	1a0007c0 <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a0007b8:	2313      	movs	r3, #19
1a0007ba:	6033      	str	r3, [r6, #0]
      return -1;
1a0007bc:	f04f 30ff 	mov.w	r0, #4294967295
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a0007c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_ERR(ENODEV);
1a0007c4:	2313      	movs	r3, #19
1a0007c6:	6003      	str	r3, [r0, #0]
      return -1;
1a0007c8:	f04f 30ff 	mov.w	r0, #4294967295
}
1a0007cc:	4770      	bx	lr

1a0007ce <_write_r>:
   return -1;
}

USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a0007ce:	2902      	cmp	r1, #2
1a0007d0:	d80c      	bhi.n	1a0007ec <_write_r+0x1e>
USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a0007d2:	b570      	push	{r4, r5, r6, lr}
1a0007d4:	461d      	mov	r5, r3
1a0007d6:	4616      	mov	r6, r2
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a0007d8:	2400      	movs	r4, #0
1a0007da:	42ac      	cmp	r4, r5
1a0007dc:	d204      	bcs.n	1a0007e8 <_write_r+0x1a>
           __stdio_putchar(((char*) b)[i]);
1a0007de:	5d30      	ldrb	r0, [r6, r4]
1a0007e0:	f001 ff92 	bl	1a002708 <__stdio_putchar>
       for (i = 0; i < n; i++)
1a0007e4:	3401      	adds	r4, #1
1a0007e6:	e7f8      	b.n	1a0007da <_write_r+0xc>
       return n;
1a0007e8:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a0007ea:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a0007ec:	2313      	movs	r3, #19
1a0007ee:	6003      	str	r3, [r0, #0]
       return -1;
1a0007f0:	f04f 30ff 	mov.w	r0, #4294967295
}
1a0007f4:	4770      	bx	lr
1a0007f6:	Address 0x1a0007f6 is out of bounds.


1a0007f8 <_sbrk_r>:

USED void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a0007f8:	4b05      	ldr	r3, [pc, #20]	; (1a000810 <_sbrk_r+0x18>)
1a0007fa:	681b      	ldr	r3, [r3, #0]
1a0007fc:	b123      	cbz	r3, 1a000808 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a0007fe:	4b04      	ldr	r3, [pc, #16]	; (1a000810 <_sbrk_r+0x18>)
1a000800:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a000802:	4401      	add	r1, r0
1a000804:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a000806:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a000808:	4b01      	ldr	r3, [pc, #4]	; (1a000810 <_sbrk_r+0x18>)
1a00080a:	4a02      	ldr	r2, [pc, #8]	; (1a000814 <_sbrk_r+0x1c>)
1a00080c:	601a      	str	r2, [r3, #0]
1a00080e:	e7f6      	b.n	1a0007fe <_sbrk_r+0x6>
1a000810:	10000104 	.word	0x10000104
1a000814:	10002bf4 	.word	0x10002bf4

1a000818 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
1a000818:	4a12      	ldr	r2, [pc, #72]	; (1a000864 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
1a00081a:	f012 0f07 	tst.w	r2, #7
1a00081e:	d007      	beq.n	1a000830 <prvHeapInit+0x18>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
1a000820:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a000822:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
1a000826:	f5c1 5300 	rsb	r3, r1, #8192	; 0x2000
1a00082a:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a00082c:	460a      	mov	r2, r1
1a00082e:	e001      	b.n	1a000834 <prvHeapInit+0x1c>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
1a000830:	f44f 5300 	mov.w	r3, #8192	; 0x2000

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
1a000834:	480c      	ldr	r0, [pc, #48]	; (1a000868 <prvHeapInit+0x50>)
1a000836:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
1a000838:	2100      	movs	r1, #0
1a00083a:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
1a00083c:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
1a00083e:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a000840:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
1a000844:	4809      	ldr	r0, [pc, #36]	; (1a00086c <prvHeapInit+0x54>)
1a000846:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
1a000848:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
1a00084a:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
1a00084c:	1a99      	subs	r1, r3, r2
1a00084e:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
1a000850:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a000852:	4b07      	ldr	r3, [pc, #28]	; (1a000870 <prvHeapInit+0x58>)
1a000854:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a000856:	4b07      	ldr	r3, [pc, #28]	; (1a000874 <prvHeapInit+0x5c>)
1a000858:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
1a00085a:	4b07      	ldr	r3, [pc, #28]	; (1a000878 <prvHeapInit+0x60>)
1a00085c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
1a000860:	601a      	str	r2, [r3, #0]
}
1a000862:	4770      	bx	lr
1a000864:	1000010c 	.word	0x1000010c
1a000868:	10002118 	.word	0x10002118
1a00086c:	10000108 	.word	0x10000108
1a000870:	10002114 	.word	0x10002114
1a000874:	10002110 	.word	0x10002110
1a000878:	1000210c 	.word	0x1000210c

1a00087c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
1a00087c:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
1a00087e:	4a13      	ldr	r2, [pc, #76]	; (1a0008cc <prvInsertBlockIntoFreeList+0x50>)
1a000880:	e000      	b.n	1a000884 <prvInsertBlockIntoFreeList+0x8>
1a000882:	461a      	mov	r2, r3
1a000884:	6813      	ldr	r3, [r2, #0]
1a000886:	4283      	cmp	r3, r0
1a000888:	d3fb      	bcc.n	1a000882 <prvInsertBlockIntoFreeList+0x6>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
1a00088a:	6851      	ldr	r1, [r2, #4]
1a00088c:	1854      	adds	r4, r2, r1
1a00088e:	4284      	cmp	r4, r0
1a000890:	d00a      	beq.n	1a0008a8 <prvInsertBlockIntoFreeList+0x2c>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
1a000892:	6841      	ldr	r1, [r0, #4]
1a000894:	1844      	adds	r4, r0, r1
1a000896:	42a3      	cmp	r3, r4
1a000898:	d00b      	beq.n	1a0008b2 <prvInsertBlockIntoFreeList+0x36>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
1a00089a:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
1a00089c:	4290      	cmp	r0, r2
1a00089e:	d000      	beq.n	1a0008a2 <prvInsertBlockIntoFreeList+0x26>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
1a0008a0:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
1a0008a2:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0008a6:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
1a0008a8:	6840      	ldr	r0, [r0, #4]
1a0008aa:	4401      	add	r1, r0
1a0008ac:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
1a0008ae:	4610      	mov	r0, r2
1a0008b0:	e7ef      	b.n	1a000892 <prvInsertBlockIntoFreeList+0x16>
		if( pxIterator->pxNextFreeBlock != pxEnd )
1a0008b2:	4c07      	ldr	r4, [pc, #28]	; (1a0008d0 <prvInsertBlockIntoFreeList+0x54>)
1a0008b4:	6824      	ldr	r4, [r4, #0]
1a0008b6:	42a3      	cmp	r3, r4
1a0008b8:	d006      	beq.n	1a0008c8 <prvInsertBlockIntoFreeList+0x4c>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
1a0008ba:	685b      	ldr	r3, [r3, #4]
1a0008bc:	4419      	add	r1, r3
1a0008be:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
1a0008c0:	6813      	ldr	r3, [r2, #0]
1a0008c2:	681b      	ldr	r3, [r3, #0]
1a0008c4:	6003      	str	r3, [r0, #0]
1a0008c6:	e7e9      	b.n	1a00089c <prvInsertBlockIntoFreeList+0x20>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
1a0008c8:	6004      	str	r4, [r0, #0]
1a0008ca:	e7e7      	b.n	1a00089c <prvInsertBlockIntoFreeList+0x20>
1a0008cc:	10002118 	.word	0x10002118
1a0008d0:	10000108 	.word	0x10000108

1a0008d4 <pvPortMalloc>:
{
1a0008d4:	b570      	push	{r4, r5, r6, lr}
1a0008d6:	4604      	mov	r4, r0
	vTaskSuspendAll();
1a0008d8:	f000 fd1c 	bl	1a001314 <vTaskSuspendAll>
		if( pxEnd == NULL )
1a0008dc:	4b3f      	ldr	r3, [pc, #252]	; (1a0009dc <pvPortMalloc+0x108>)
1a0008de:	681b      	ldr	r3, [r3, #0]
1a0008e0:	b1bb      	cbz	r3, 1a000912 <pvPortMalloc+0x3e>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
1a0008e2:	4b3f      	ldr	r3, [pc, #252]	; (1a0009e0 <pvPortMalloc+0x10c>)
1a0008e4:	681b      	ldr	r3, [r3, #0]
1a0008e6:	421c      	tst	r4, r3
1a0008e8:	d116      	bne.n	1a000918 <pvPortMalloc+0x44>
			if( xWantedSize > 0 )
1a0008ea:	b334      	cbz	r4, 1a00093a <pvPortMalloc+0x66>
				xWantedSize += xHeapStructSize;
1a0008ec:	3408      	adds	r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
1a0008ee:	f014 0f07 	tst.w	r4, #7
1a0008f2:	d022      	beq.n	1a00093a <pvPortMalloc+0x66>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
1a0008f4:	f024 0407 	bic.w	r4, r4, #7
1a0008f8:	3408      	adds	r4, #8
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
1a0008fa:	f004 0307 	and.w	r3, r4, #7
1a0008fe:	b1e3      	cbz	r3, 1a00093a <pvPortMalloc+0x66>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a000900:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000904:	f383 8811 	msr	BASEPRI, r3
1a000908:	f3bf 8f6f 	isb	sy
1a00090c:	f3bf 8f4f 	dsb	sy
1a000910:	e7fe      	b.n	1a000910 <pvPortMalloc+0x3c>
			prvHeapInit();
1a000912:	f7ff ff81 	bl	1a000818 <prvHeapInit>
1a000916:	e7e4      	b.n	1a0008e2 <pvPortMalloc+0xe>
	( void ) xTaskResumeAll();
1a000918:	f000 fd96 	bl	1a001448 <xTaskResumeAll>
void *pvReturn = NULL;
1a00091c:	2600      	movs	r6, #0
			vApplicationMallocFailedHook();
1a00091e:	f001 f817 	bl	1a001950 <vApplicationMallocFailedHook>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
1a000922:	f016 0f07 	tst.w	r6, #7
1a000926:	d057      	beq.n	1a0009d8 <pvPortMalloc+0x104>
1a000928:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00092c:	f383 8811 	msr	BASEPRI, r3
1a000930:	f3bf 8f6f 	isb	sy
1a000934:	f3bf 8f4f 	dsb	sy
1a000938:	e7fe      	b.n	1a000938 <pvPortMalloc+0x64>
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
1a00093a:	b134      	cbz	r4, 1a00094a <pvPortMalloc+0x76>
1a00093c:	4b29      	ldr	r3, [pc, #164]	; (1a0009e4 <pvPortMalloc+0x110>)
1a00093e:	681b      	ldr	r3, [r3, #0]
1a000940:	42a3      	cmp	r3, r4
1a000942:	d306      	bcc.n	1a000952 <pvPortMalloc+0x7e>
				pxBlock = xStart.pxNextFreeBlock;
1a000944:	4b28      	ldr	r3, [pc, #160]	; (1a0009e8 <pvPortMalloc+0x114>)
1a000946:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a000948:	e009      	b.n	1a00095e <pvPortMalloc+0x8a>
	( void ) xTaskResumeAll();
1a00094a:	f000 fd7d 	bl	1a001448 <xTaskResumeAll>
void *pvReturn = NULL;
1a00094e:	2600      	movs	r6, #0
1a000950:	e7e5      	b.n	1a00091e <pvPortMalloc+0x4a>
	( void ) xTaskResumeAll();
1a000952:	f000 fd79 	bl	1a001448 <xTaskResumeAll>
void *pvReturn = NULL;
1a000956:	2600      	movs	r6, #0
1a000958:	e7e1      	b.n	1a00091e <pvPortMalloc+0x4a>
					pxPreviousBlock = pxBlock;
1a00095a:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
1a00095c:	4615      	mov	r5, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a00095e:	686a      	ldr	r2, [r5, #4]
1a000960:	42a2      	cmp	r2, r4
1a000962:	d202      	bcs.n	1a00096a <pvPortMalloc+0x96>
1a000964:	682a      	ldr	r2, [r5, #0]
1a000966:	2a00      	cmp	r2, #0
1a000968:	d1f7      	bne.n	1a00095a <pvPortMalloc+0x86>
				if( pxBlock != pxEnd )
1a00096a:	4a1c      	ldr	r2, [pc, #112]	; (1a0009dc <pvPortMalloc+0x108>)
1a00096c:	6812      	ldr	r2, [r2, #0]
1a00096e:	42aa      	cmp	r2, r5
1a000970:	d014      	beq.n	1a00099c <pvPortMalloc+0xc8>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
1a000972:	681e      	ldr	r6, [r3, #0]
1a000974:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
1a000976:	682a      	ldr	r2, [r5, #0]
1a000978:	601a      	str	r2, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
1a00097a:	686b      	ldr	r3, [r5, #4]
1a00097c:	1b1b      	subs	r3, r3, r4
1a00097e:	2b10      	cmp	r3, #16
1a000980:	d914      	bls.n	1a0009ac <pvPortMalloc+0xd8>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
1a000982:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
1a000984:	f010 0f07 	tst.w	r0, #7
1a000988:	d00c      	beq.n	1a0009a4 <pvPortMalloc+0xd0>
1a00098a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00098e:	f383 8811 	msr	BASEPRI, r3
1a000992:	f3bf 8f6f 	isb	sy
1a000996:	f3bf 8f4f 	dsb	sy
1a00099a:	e7fe      	b.n	1a00099a <pvPortMalloc+0xc6>
	( void ) xTaskResumeAll();
1a00099c:	f000 fd54 	bl	1a001448 <xTaskResumeAll>
void *pvReturn = NULL;
1a0009a0:	2600      	movs	r6, #0
1a0009a2:	e7bc      	b.n	1a00091e <pvPortMalloc+0x4a>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
1a0009a4:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
1a0009a6:	606c      	str	r4, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
1a0009a8:	f7ff ff68 	bl	1a00087c <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
1a0009ac:	686a      	ldr	r2, [r5, #4]
1a0009ae:	490d      	ldr	r1, [pc, #52]	; (1a0009e4 <pvPortMalloc+0x110>)
1a0009b0:	680b      	ldr	r3, [r1, #0]
1a0009b2:	1a9b      	subs	r3, r3, r2
1a0009b4:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
1a0009b6:	490d      	ldr	r1, [pc, #52]	; (1a0009ec <pvPortMalloc+0x118>)
1a0009b8:	6809      	ldr	r1, [r1, #0]
1a0009ba:	428b      	cmp	r3, r1
1a0009bc:	d201      	bcs.n	1a0009c2 <pvPortMalloc+0xee>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
1a0009be:	490b      	ldr	r1, [pc, #44]	; (1a0009ec <pvPortMalloc+0x118>)
1a0009c0:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
1a0009c2:	4b07      	ldr	r3, [pc, #28]	; (1a0009e0 <pvPortMalloc+0x10c>)
1a0009c4:	681b      	ldr	r3, [r3, #0]
1a0009c6:	4313      	orrs	r3, r2
1a0009c8:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
1a0009ca:	2300      	movs	r3, #0
1a0009cc:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
1a0009ce:	f000 fd3b 	bl	1a001448 <xTaskResumeAll>
		if( pvReturn == NULL )
1a0009d2:	2e00      	cmp	r6, #0
1a0009d4:	d1a5      	bne.n	1a000922 <pvPortMalloc+0x4e>
1a0009d6:	e7a2      	b.n	1a00091e <pvPortMalloc+0x4a>
}
1a0009d8:	4630      	mov	r0, r6
1a0009da:	bd70      	pop	{r4, r5, r6, pc}
1a0009dc:	10000108 	.word	0x10000108
1a0009e0:	1000210c 	.word	0x1000210c
1a0009e4:	10002110 	.word	0x10002110
1a0009e8:	10002118 	.word	0x10002118
1a0009ec:	10002114 	.word	0x10002114

1a0009f0 <vPortFree>:
	if( pv != NULL )
1a0009f0:	b380      	cbz	r0, 1a000a54 <vPortFree+0x64>
{
1a0009f2:	b538      	push	{r3, r4, r5, lr}
1a0009f4:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
1a0009f6:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
1a0009fa:	f850 2c04 	ldr.w	r2, [r0, #-4]
1a0009fe:	4916      	ldr	r1, [pc, #88]	; (1a000a58 <vPortFree+0x68>)
1a000a00:	6809      	ldr	r1, [r1, #0]
1a000a02:	420a      	tst	r2, r1
1a000a04:	d108      	bne.n	1a000a18 <vPortFree+0x28>
1a000a06:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000a0a:	f383 8811 	msr	BASEPRI, r3
1a000a0e:	f3bf 8f6f 	isb	sy
1a000a12:	f3bf 8f4f 	dsb	sy
1a000a16:	e7fe      	b.n	1a000a16 <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
1a000a18:	f850 0c08 	ldr.w	r0, [r0, #-8]
1a000a1c:	b140      	cbz	r0, 1a000a30 <vPortFree+0x40>
1a000a1e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000a22:	f383 8811 	msr	BASEPRI, r3
1a000a26:	f3bf 8f6f 	isb	sy
1a000a2a:	f3bf 8f4f 	dsb	sy
1a000a2e:	e7fe      	b.n	1a000a2e <vPortFree+0x3e>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
1a000a30:	ea22 0201 	bic.w	r2, r2, r1
1a000a34:	f844 2c04 	str.w	r2, [r4, #-4]
				vTaskSuspendAll();
1a000a38:	f000 fc6c 	bl	1a001314 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
1a000a3c:	f854 1c04 	ldr.w	r1, [r4, #-4]
1a000a40:	4a06      	ldr	r2, [pc, #24]	; (1a000a5c <vPortFree+0x6c>)
1a000a42:	6813      	ldr	r3, [r2, #0]
1a000a44:	440b      	add	r3, r1
1a000a46:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
1a000a48:	4628      	mov	r0, r5
1a000a4a:	f7ff ff17 	bl	1a00087c <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
1a000a4e:	f000 fcfb 	bl	1a001448 <xTaskResumeAll>
}
1a000a52:	bd38      	pop	{r3, r4, r5, pc}
1a000a54:	4770      	bx	lr
1a000a56:	bf00      	nop
1a000a58:	1000210c 	.word	0x1000210c
1a000a5c:	10002110 	.word	0x10002110

1a000a60 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
1a000a60:	4b06      	ldr	r3, [pc, #24]	; (1a000a7c <prvGetNextExpireTime+0x1c>)
1a000a62:	681a      	ldr	r2, [r3, #0]
1a000a64:	6813      	ldr	r3, [r2, #0]
1a000a66:	fab3 f383 	clz	r3, r3
1a000a6a:	095b      	lsrs	r3, r3, #5
1a000a6c:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
1a000a6e:	b913      	cbnz	r3, 1a000a76 <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a000a70:	68d3      	ldr	r3, [r2, #12]
1a000a72:	6818      	ldr	r0, [r3, #0]
1a000a74:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
1a000a76:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
1a000a78:	4770      	bx	lr
1a000a7a:	bf00      	nop
1a000a7c:	10002120 	.word	0x10002120

1a000a80 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
1a000a80:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
1a000a82:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a000a84:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
1a000a86:	4291      	cmp	r1, r2
1a000a88:	d80c      	bhi.n	1a000aa4 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000a8a:	1ad2      	subs	r2, r2, r3
1a000a8c:	6983      	ldr	r3, [r0, #24]
1a000a8e:	429a      	cmp	r2, r3
1a000a90:	d301      	bcc.n	1a000a96 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
1a000a92:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
1a000a94:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
1a000a96:	1d01      	adds	r1, r0, #4
1a000a98:	4b09      	ldr	r3, [pc, #36]	; (1a000ac0 <prvInsertTimerInActiveList+0x40>)
1a000a9a:	6818      	ldr	r0, [r3, #0]
1a000a9c:	f000 ffa5 	bl	1a0019ea <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a000aa0:	2000      	movs	r0, #0
1a000aa2:	e7f7      	b.n	1a000a94 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
1a000aa4:	429a      	cmp	r2, r3
1a000aa6:	d201      	bcs.n	1a000aac <prvInsertTimerInActiveList+0x2c>
1a000aa8:	4299      	cmp	r1, r3
1a000aaa:	d206      	bcs.n	1a000aba <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a000aac:	1d01      	adds	r1, r0, #4
1a000aae:	4b05      	ldr	r3, [pc, #20]	; (1a000ac4 <prvInsertTimerInActiveList+0x44>)
1a000ab0:	6818      	ldr	r0, [r3, #0]
1a000ab2:	f000 ff9a 	bl	1a0019ea <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a000ab6:	2000      	movs	r0, #0
1a000ab8:	e7ec      	b.n	1a000a94 <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
1a000aba:	2001      	movs	r0, #1
	return xProcessTimerNow;
1a000abc:	e7ea      	b.n	1a000a94 <prvInsertTimerInActiveList+0x14>
1a000abe:	bf00      	nop
1a000ac0:	10002124 	.word	0x10002124
1a000ac4:	10002120 	.word	0x10002120

1a000ac8 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
1a000ac8:	b530      	push	{r4, r5, lr}
1a000aca:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
1a000acc:	f001 fb72 	bl	1a0021b4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
1a000ad0:	4b11      	ldr	r3, [pc, #68]	; (1a000b18 <prvCheckForValidListAndQueue+0x50>)
1a000ad2:	681b      	ldr	r3, [r3, #0]
1a000ad4:	b11b      	cbz	r3, 1a000ade <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a000ad6:	f001 fb8f 	bl	1a0021f8 <vPortExitCritical>
}
1a000ada:	b003      	add	sp, #12
1a000adc:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
1a000ade:	4d0f      	ldr	r5, [pc, #60]	; (1a000b1c <prvCheckForValidListAndQueue+0x54>)
1a000ae0:	4628      	mov	r0, r5
1a000ae2:	f000 ff69 	bl	1a0019b8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
1a000ae6:	4c0e      	ldr	r4, [pc, #56]	; (1a000b20 <prvCheckForValidListAndQueue+0x58>)
1a000ae8:	4620      	mov	r0, r4
1a000aea:	f000 ff65 	bl	1a0019b8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
1a000aee:	4b0d      	ldr	r3, [pc, #52]	; (1a000b24 <prvCheckForValidListAndQueue+0x5c>)
1a000af0:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
1a000af2:	4b0d      	ldr	r3, [pc, #52]	; (1a000b28 <prvCheckForValidListAndQueue+0x60>)
1a000af4:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
1a000af6:	2300      	movs	r3, #0
1a000af8:	9300      	str	r3, [sp, #0]
1a000afa:	4b0c      	ldr	r3, [pc, #48]	; (1a000b2c <prvCheckForValidListAndQueue+0x64>)
1a000afc:	4a0c      	ldr	r2, [pc, #48]	; (1a000b30 <prvCheckForValidListAndQueue+0x68>)
1a000afe:	2110      	movs	r1, #16
1a000b00:	200a      	movs	r0, #10
1a000b02:	f001 f892 	bl	1a001c2a <xQueueGenericCreateStatic>
1a000b06:	4b04      	ldr	r3, [pc, #16]	; (1a000b18 <prvCheckForValidListAndQueue+0x50>)
1a000b08:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
1a000b0a:	2800      	cmp	r0, #0
1a000b0c:	d0e3      	beq.n	1a000ad6 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
1a000b0e:	4909      	ldr	r1, [pc, #36]	; (1a000b34 <prvCheckForValidListAndQueue+0x6c>)
1a000b10:	f001 faaa 	bl	1a002068 <vQueueAddToRegistry>
1a000b14:	e7df      	b.n	1a000ad6 <prvCheckForValidListAndQueue+0xe>
1a000b16:	bf00      	nop
1a000b18:	10002244 	.word	0x10002244
1a000b1c:	100021c8 	.word	0x100021c8
1a000b20:	100021dc 	.word	0x100021dc
1a000b24:	10002120 	.word	0x10002120
1a000b28:	10002124 	.word	0x10002124
1a000b2c:	100021f4 	.word	0x100021f4
1a000b30:	10002128 	.word	0x10002128
1a000b34:	1a00566c 	.word	0x1a00566c

1a000b38 <xTimerCreateTimerTask>:
{
1a000b38:	b510      	push	{r4, lr}
1a000b3a:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
1a000b3c:	f7ff ffc4 	bl	1a000ac8 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
1a000b40:	4b12      	ldr	r3, [pc, #72]	; (1a000b8c <xTimerCreateTimerTask+0x54>)
1a000b42:	681b      	ldr	r3, [r3, #0]
1a000b44:	b1cb      	cbz	r3, 1a000b7a <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
1a000b46:	2400      	movs	r4, #0
1a000b48:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
1a000b4a:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
1a000b4c:	aa07      	add	r2, sp, #28
1a000b4e:	a906      	add	r1, sp, #24
1a000b50:	a805      	add	r0, sp, #20
1a000b52:	f000 ff25 	bl	1a0019a0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
1a000b56:	9b05      	ldr	r3, [sp, #20]
1a000b58:	9302      	str	r3, [sp, #8]
1a000b5a:	9b06      	ldr	r3, [sp, #24]
1a000b5c:	9301      	str	r3, [sp, #4]
1a000b5e:	2304      	movs	r3, #4
1a000b60:	9300      	str	r3, [sp, #0]
1a000b62:	4623      	mov	r3, r4
1a000b64:	9a07      	ldr	r2, [sp, #28]
1a000b66:	490a      	ldr	r1, [pc, #40]	; (1a000b90 <xTimerCreateTimerTask+0x58>)
1a000b68:	480a      	ldr	r0, [pc, #40]	; (1a000b94 <xTimerCreateTimerTask+0x5c>)
1a000b6a:	f000 fb1d 	bl	1a0011a8 <xTaskCreateStatic>
1a000b6e:	4b0a      	ldr	r3, [pc, #40]	; (1a000b98 <xTimerCreateTimerTask+0x60>)
1a000b70:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
1a000b72:	b110      	cbz	r0, 1a000b7a <xTimerCreateTimerTask+0x42>
}
1a000b74:	2001      	movs	r0, #1
1a000b76:	b008      	add	sp, #32
1a000b78:	bd10      	pop	{r4, pc}
1a000b7a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b7e:	f383 8811 	msr	BASEPRI, r3
1a000b82:	f3bf 8f6f 	isb	sy
1a000b86:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
1a000b8a:	e7fe      	b.n	1a000b8a <xTimerCreateTimerTask+0x52>
1a000b8c:	10002244 	.word	0x10002244
1a000b90:	1a005674 	.word	0x1a005674
1a000b94:	1a000e7d 	.word	0x1a000e7d
1a000b98:	10002248 	.word	0x10002248

1a000b9c <xTimerGenericCommand>:
	configASSERT( xTimer );
1a000b9c:	b1c0      	cbz	r0, 1a000bd0 <xTimerGenericCommand+0x34>
{
1a000b9e:	b530      	push	{r4, r5, lr}
1a000ba0:	b085      	sub	sp, #20
1a000ba2:	4615      	mov	r5, r2
1a000ba4:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
1a000ba6:	4a17      	ldr	r2, [pc, #92]	; (1a000c04 <xTimerGenericCommand+0x68>)
1a000ba8:	6810      	ldr	r0, [r2, #0]
1a000baa:	b340      	cbz	r0, 1a000bfe <xTimerGenericCommand+0x62>
1a000bac:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
1a000bae:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
1a000bb0:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
1a000bb2:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
1a000bb4:	2905      	cmp	r1, #5
1a000bb6:	dc1c      	bgt.n	1a000bf2 <xTimerGenericCommand+0x56>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
1a000bb8:	f000 fe4a 	bl	1a001850 <xTaskGetSchedulerState>
1a000bbc:	2802      	cmp	r0, #2
1a000bbe:	d010      	beq.n	1a000be2 <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
1a000bc0:	2300      	movs	r3, #0
1a000bc2:	461a      	mov	r2, r3
1a000bc4:	4669      	mov	r1, sp
1a000bc6:	480f      	ldr	r0, [pc, #60]	; (1a000c04 <xTimerGenericCommand+0x68>)
1a000bc8:	6800      	ldr	r0, [r0, #0]
1a000bca:	f001 f877 	bl	1a001cbc <xQueueGenericSend>
1a000bce:	e014      	b.n	1a000bfa <xTimerGenericCommand+0x5e>
1a000bd0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000bd4:	f383 8811 	msr	BASEPRI, r3
1a000bd8:	f3bf 8f6f 	isb	sy
1a000bdc:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
1a000be0:	e7fe      	b.n	1a000be0 <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
1a000be2:	2300      	movs	r3, #0
1a000be4:	9a08      	ldr	r2, [sp, #32]
1a000be6:	4669      	mov	r1, sp
1a000be8:	4806      	ldr	r0, [pc, #24]	; (1a000c04 <xTimerGenericCommand+0x68>)
1a000bea:	6800      	ldr	r0, [r0, #0]
1a000bec:	f001 f866 	bl	1a001cbc <xQueueGenericSend>
1a000bf0:	e003      	b.n	1a000bfa <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
1a000bf2:	2300      	movs	r3, #0
1a000bf4:	4669      	mov	r1, sp
1a000bf6:	f001 f921 	bl	1a001e3c <xQueueGenericSendFromISR>
}
1a000bfa:	b005      	add	sp, #20
1a000bfc:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
1a000bfe:	2000      	movs	r0, #0
	return xReturn;
1a000c00:	e7fb      	b.n	1a000bfa <xTimerGenericCommand+0x5e>
1a000c02:	bf00      	nop
1a000c04:	10002244 	.word	0x10002244

1a000c08 <prvSwitchTimerLists>:
{
1a000c08:	b570      	push	{r4, r5, r6, lr}
1a000c0a:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a000c0c:	4b1a      	ldr	r3, [pc, #104]	; (1a000c78 <prvSwitchTimerLists+0x70>)
1a000c0e:	681b      	ldr	r3, [r3, #0]
1a000c10:	681a      	ldr	r2, [r3, #0]
1a000c12:	b352      	cbz	r2, 1a000c6a <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a000c14:	68db      	ldr	r3, [r3, #12]
1a000c16:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a000c18:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a000c1a:	1d25      	adds	r5, r4, #4
1a000c1c:	4628      	mov	r0, r5
1a000c1e:	f000 fefe 	bl	1a001a1e <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a000c22:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000c24:	4620      	mov	r0, r4
1a000c26:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a000c28:	69e3      	ldr	r3, [r4, #28]
1a000c2a:	2b01      	cmp	r3, #1
1a000c2c:	d1ee      	bne.n	1a000c0c <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
1a000c2e:	69a3      	ldr	r3, [r4, #24]
1a000c30:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
1a000c32:	429e      	cmp	r6, r3
1a000c34:	d207      	bcs.n	1a000c46 <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
1a000c36:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a000c38:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a000c3a:	4629      	mov	r1, r5
1a000c3c:	4b0e      	ldr	r3, [pc, #56]	; (1a000c78 <prvSwitchTimerLists+0x70>)
1a000c3e:	6818      	ldr	r0, [r3, #0]
1a000c40:	f000 fed3 	bl	1a0019ea <vListInsert>
1a000c44:	e7e2      	b.n	1a000c0c <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a000c46:	2100      	movs	r1, #0
1a000c48:	9100      	str	r1, [sp, #0]
1a000c4a:	460b      	mov	r3, r1
1a000c4c:	4632      	mov	r2, r6
1a000c4e:	4620      	mov	r0, r4
1a000c50:	f7ff ffa4 	bl	1a000b9c <xTimerGenericCommand>
				configASSERT( xResult );
1a000c54:	2800      	cmp	r0, #0
1a000c56:	d1d9      	bne.n	1a000c0c <prvSwitchTimerLists+0x4>
1a000c58:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c5c:	f383 8811 	msr	BASEPRI, r3
1a000c60:	f3bf 8f6f 	isb	sy
1a000c64:	f3bf 8f4f 	dsb	sy
1a000c68:	e7fe      	b.n	1a000c68 <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
1a000c6a:	4a04      	ldr	r2, [pc, #16]	; (1a000c7c <prvSwitchTimerLists+0x74>)
1a000c6c:	6810      	ldr	r0, [r2, #0]
1a000c6e:	4902      	ldr	r1, [pc, #8]	; (1a000c78 <prvSwitchTimerLists+0x70>)
1a000c70:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
1a000c72:	6013      	str	r3, [r2, #0]
}
1a000c74:	b002      	add	sp, #8
1a000c76:	bd70      	pop	{r4, r5, r6, pc}
1a000c78:	10002120 	.word	0x10002120
1a000c7c:	10002124 	.word	0x10002124

1a000c80 <prvSampleTimeNow>:
{
1a000c80:	b538      	push	{r3, r4, r5, lr}
1a000c82:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
1a000c84:	f000 fb4e 	bl	1a001324 <xTaskGetTickCount>
1a000c88:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
1a000c8a:	4b07      	ldr	r3, [pc, #28]	; (1a000ca8 <prvSampleTimeNow+0x28>)
1a000c8c:	681b      	ldr	r3, [r3, #0]
1a000c8e:	4283      	cmp	r3, r0
1a000c90:	d805      	bhi.n	1a000c9e <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
1a000c92:	2300      	movs	r3, #0
1a000c94:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
1a000c96:	4b04      	ldr	r3, [pc, #16]	; (1a000ca8 <prvSampleTimeNow+0x28>)
1a000c98:	601c      	str	r4, [r3, #0]
}
1a000c9a:	4620      	mov	r0, r4
1a000c9c:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
1a000c9e:	f7ff ffb3 	bl	1a000c08 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
1a000ca2:	2301      	movs	r3, #1
1a000ca4:	602b      	str	r3, [r5, #0]
1a000ca6:	e7f6      	b.n	1a000c96 <prvSampleTimeNow+0x16>
1a000ca8:	100021f0 	.word	0x100021f0

1a000cac <prvProcessExpiredTimer>:
{
1a000cac:	b570      	push	{r4, r5, r6, lr}
1a000cae:	b082      	sub	sp, #8
1a000cb0:	4605      	mov	r5, r0
1a000cb2:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a000cb4:	4b14      	ldr	r3, [pc, #80]	; (1a000d08 <prvProcessExpiredTimer+0x5c>)
1a000cb6:	681b      	ldr	r3, [r3, #0]
1a000cb8:	68db      	ldr	r3, [r3, #12]
1a000cba:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a000cbc:	1d20      	adds	r0, r4, #4
1a000cbe:	f000 feae 	bl	1a001a1e <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a000cc2:	69e3      	ldr	r3, [r4, #28]
1a000cc4:	2b01      	cmp	r3, #1
1a000cc6:	d004      	beq.n	1a000cd2 <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a000cc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000cca:	4620      	mov	r0, r4
1a000ccc:	4798      	blx	r3
}
1a000cce:	b002      	add	sp, #8
1a000cd0:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
1a000cd2:	69a1      	ldr	r1, [r4, #24]
1a000cd4:	462b      	mov	r3, r5
1a000cd6:	4632      	mov	r2, r6
1a000cd8:	4429      	add	r1, r5
1a000cda:	4620      	mov	r0, r4
1a000cdc:	f7ff fed0 	bl	1a000a80 <prvInsertTimerInActiveList>
1a000ce0:	2800      	cmp	r0, #0
1a000ce2:	d0f1      	beq.n	1a000cc8 <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a000ce4:	2100      	movs	r1, #0
1a000ce6:	9100      	str	r1, [sp, #0]
1a000ce8:	460b      	mov	r3, r1
1a000cea:	462a      	mov	r2, r5
1a000cec:	4620      	mov	r0, r4
1a000cee:	f7ff ff55 	bl	1a000b9c <xTimerGenericCommand>
			configASSERT( xResult );
1a000cf2:	2800      	cmp	r0, #0
1a000cf4:	d1e8      	bne.n	1a000cc8 <prvProcessExpiredTimer+0x1c>
1a000cf6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000cfa:	f383 8811 	msr	BASEPRI, r3
1a000cfe:	f3bf 8f6f 	isb	sy
1a000d02:	f3bf 8f4f 	dsb	sy
1a000d06:	e7fe      	b.n	1a000d06 <prvProcessExpiredTimer+0x5a>
1a000d08:	10002120 	.word	0x10002120

1a000d0c <prvProcessTimerOrBlockTask>:
{
1a000d0c:	b570      	push	{r4, r5, r6, lr}
1a000d0e:	b082      	sub	sp, #8
1a000d10:	4606      	mov	r6, r0
1a000d12:	460c      	mov	r4, r1
	vTaskSuspendAll();
1a000d14:	f000 fafe 	bl	1a001314 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a000d18:	a801      	add	r0, sp, #4
1a000d1a:	f7ff ffb1 	bl	1a000c80 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
1a000d1e:	9b01      	ldr	r3, [sp, #4]
1a000d20:	bb1b      	cbnz	r3, 1a000d6a <prvProcessTimerOrBlockTask+0x5e>
1a000d22:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
1a000d24:	b90c      	cbnz	r4, 1a000d2a <prvProcessTimerOrBlockTask+0x1e>
1a000d26:	42b0      	cmp	r0, r6
1a000d28:	d218      	bcs.n	1a000d5c <prvProcessTimerOrBlockTask+0x50>
				if( xListWasEmpty != pdFALSE )
1a000d2a:	b12c      	cbz	r4, 1a000d38 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
1a000d2c:	4b11      	ldr	r3, [pc, #68]	; (1a000d74 <prvProcessTimerOrBlockTask+0x68>)
1a000d2e:	681b      	ldr	r3, [r3, #0]
1a000d30:	681c      	ldr	r4, [r3, #0]
1a000d32:	fab4 f484 	clz	r4, r4
1a000d36:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
1a000d38:	4622      	mov	r2, r4
1a000d3a:	1b71      	subs	r1, r6, r5
1a000d3c:	4b0e      	ldr	r3, [pc, #56]	; (1a000d78 <prvProcessTimerOrBlockTask+0x6c>)
1a000d3e:	6818      	ldr	r0, [r3, #0]
1a000d40:	f001 f9a6 	bl	1a002090 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
1a000d44:	f000 fb80 	bl	1a001448 <xTaskResumeAll>
1a000d48:	b988      	cbnz	r0, 1a000d6e <prvProcessTimerOrBlockTask+0x62>
					portYIELD_WITHIN_API();
1a000d4a:	4b0c      	ldr	r3, [pc, #48]	; (1a000d7c <prvProcessTimerOrBlockTask+0x70>)
1a000d4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000d50:	601a      	str	r2, [r3, #0]
1a000d52:	f3bf 8f4f 	dsb	sy
1a000d56:	f3bf 8f6f 	isb	sy
1a000d5a:	e008      	b.n	1a000d6e <prvProcessTimerOrBlockTask+0x62>
				( void ) xTaskResumeAll();
1a000d5c:	f000 fb74 	bl	1a001448 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
1a000d60:	4629      	mov	r1, r5
1a000d62:	4630      	mov	r0, r6
1a000d64:	f7ff ffa2 	bl	1a000cac <prvProcessExpiredTimer>
1a000d68:	e001      	b.n	1a000d6e <prvProcessTimerOrBlockTask+0x62>
			( void ) xTaskResumeAll();
1a000d6a:	f000 fb6d 	bl	1a001448 <xTaskResumeAll>
}
1a000d6e:	b002      	add	sp, #8
1a000d70:	bd70      	pop	{r4, r5, r6, pc}
1a000d72:	bf00      	nop
1a000d74:	10002124 	.word	0x10002124
1a000d78:	10002244 	.word	0x10002244
1a000d7c:	e000ed04 	.word	0xe000ed04

1a000d80 <prvProcessReceivedCommands>:
{
1a000d80:	b530      	push	{r4, r5, lr}
1a000d82:	b089      	sub	sp, #36	; 0x24
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a000d84:	e006      	b.n	1a000d94 <prvProcessReceivedCommands+0x14>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
1a000d86:	9907      	ldr	r1, [sp, #28]
1a000d88:	9806      	ldr	r0, [sp, #24]
1a000d8a:	9b05      	ldr	r3, [sp, #20]
1a000d8c:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
1a000d8e:	9b04      	ldr	r3, [sp, #16]
1a000d90:	2b00      	cmp	r3, #0
1a000d92:	da0b      	bge.n	1a000dac <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a000d94:	2200      	movs	r2, #0
1a000d96:	a904      	add	r1, sp, #16
1a000d98:	4b37      	ldr	r3, [pc, #220]	; (1a000e78 <prvProcessReceivedCommands+0xf8>)
1a000d9a:	6818      	ldr	r0, [r3, #0]
1a000d9c:	f001 f8b6 	bl	1a001f0c <xQueueReceive>
1a000da0:	2800      	cmp	r0, #0
1a000da2:	d066      	beq.n	1a000e72 <prvProcessReceivedCommands+0xf2>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
1a000da4:	9b04      	ldr	r3, [sp, #16]
1a000da6:	2b00      	cmp	r3, #0
1a000da8:	daf1      	bge.n	1a000d8e <prvProcessReceivedCommands+0xe>
1a000daa:	e7ec      	b.n	1a000d86 <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
1a000dac:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
1a000dae:	6963      	ldr	r3, [r4, #20]
1a000db0:	b113      	cbz	r3, 1a000db8 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a000db2:	1d20      	adds	r0, r4, #4
1a000db4:	f000 fe33 	bl	1a001a1e <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a000db8:	a803      	add	r0, sp, #12
1a000dba:	f7ff ff61 	bl	1a000c80 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
1a000dbe:	9b04      	ldr	r3, [sp, #16]
1a000dc0:	2b09      	cmp	r3, #9
1a000dc2:	d8e7      	bhi.n	1a000d94 <prvProcessReceivedCommands+0x14>
1a000dc4:	a201      	add	r2, pc, #4	; (adr r2, 1a000dcc <prvProcessReceivedCommands+0x4c>)
1a000dc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a000dca:	bf00      	nop
1a000dcc:	1a000df5 	.word	0x1a000df5
1a000dd0:	1a000df5 	.word	0x1a000df5
1a000dd4:	1a000df5 	.word	0x1a000df5
1a000dd8:	1a000d95 	.word	0x1a000d95
1a000ddc:	1a000e3d 	.word	0x1a000e3d
1a000de0:	1a000e63 	.word	0x1a000e63
1a000de4:	1a000df5 	.word	0x1a000df5
1a000de8:	1a000df5 	.word	0x1a000df5
1a000dec:	1a000d95 	.word	0x1a000d95
1a000df0:	1a000e3d 	.word	0x1a000e3d
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
1a000df4:	9905      	ldr	r1, [sp, #20]
1a000df6:	69a5      	ldr	r5, [r4, #24]
1a000df8:	460b      	mov	r3, r1
1a000dfa:	4602      	mov	r2, r0
1a000dfc:	4429      	add	r1, r5
1a000dfe:	4620      	mov	r0, r4
1a000e00:	f7ff fe3e 	bl	1a000a80 <prvInsertTimerInActiveList>
1a000e04:	2800      	cmp	r0, #0
1a000e06:	d0c5      	beq.n	1a000d94 <prvProcessReceivedCommands+0x14>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a000e08:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000e0a:	4620      	mov	r0, r4
1a000e0c:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a000e0e:	69e3      	ldr	r3, [r4, #28]
1a000e10:	2b01      	cmp	r3, #1
1a000e12:	d1bf      	bne.n	1a000d94 <prvProcessReceivedCommands+0x14>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
1a000e14:	69a2      	ldr	r2, [r4, #24]
1a000e16:	2100      	movs	r1, #0
1a000e18:	9100      	str	r1, [sp, #0]
1a000e1a:	460b      	mov	r3, r1
1a000e1c:	9805      	ldr	r0, [sp, #20]
1a000e1e:	4402      	add	r2, r0
1a000e20:	4620      	mov	r0, r4
1a000e22:	f7ff febb 	bl	1a000b9c <xTimerGenericCommand>
							configASSERT( xResult );
1a000e26:	2800      	cmp	r0, #0
1a000e28:	d1b4      	bne.n	1a000d94 <prvProcessReceivedCommands+0x14>
1a000e2a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000e2e:	f383 8811 	msr	BASEPRI, r3
1a000e32:	f3bf 8f6f 	isb	sy
1a000e36:	f3bf 8f4f 	dsb	sy
1a000e3a:	e7fe      	b.n	1a000e3a <prvProcessReceivedCommands+0xba>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
1a000e3c:	9905      	ldr	r1, [sp, #20]
1a000e3e:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a000e40:	b131      	cbz	r1, 1a000e50 <prvProcessReceivedCommands+0xd0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
1a000e42:	4603      	mov	r3, r0
1a000e44:	4602      	mov	r2, r0
1a000e46:	4401      	add	r1, r0
1a000e48:	4620      	mov	r0, r4
1a000e4a:	f7ff fe19 	bl	1a000a80 <prvInsertTimerInActiveList>
					break;
1a000e4e:	e7a1      	b.n	1a000d94 <prvProcessReceivedCommands+0x14>
1a000e50:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000e54:	f383 8811 	msr	BASEPRI, r3
1a000e58:	f3bf 8f6f 	isb	sy
1a000e5c:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a000e60:	e7fe      	b.n	1a000e60 <prvProcessReceivedCommands+0xe0>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
1a000e62:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
1a000e66:	2b00      	cmp	r3, #0
1a000e68:	d194      	bne.n	1a000d94 <prvProcessReceivedCommands+0x14>
							vPortFree( pxTimer );
1a000e6a:	4620      	mov	r0, r4
1a000e6c:	f7ff fdc0 	bl	1a0009f0 <vPortFree>
1a000e70:	e790      	b.n	1a000d94 <prvProcessReceivedCommands+0x14>
}
1a000e72:	b009      	add	sp, #36	; 0x24
1a000e74:	bd30      	pop	{r4, r5, pc}
1a000e76:	bf00      	nop
1a000e78:	10002244 	.word	0x10002244

1a000e7c <prvTimerTask>:
{
1a000e7c:	b500      	push	{lr}
1a000e7e:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a000e80:	a801      	add	r0, sp, #4
1a000e82:	f7ff fded 	bl	1a000a60 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
1a000e86:	9901      	ldr	r1, [sp, #4]
1a000e88:	f7ff ff40 	bl	1a000d0c <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
1a000e8c:	f7ff ff78 	bl	1a000d80 <prvProcessReceivedCommands>
1a000e90:	e7f6      	b.n	1a000e80 <prvTimerTask+0x4>
1a000e92:	Address 0x1a000e92 is out of bounds.


1a000e94 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a000e94:	4b08      	ldr	r3, [pc, #32]	; (1a000eb8 <prvResetNextTaskUnblockTime+0x24>)
1a000e96:	681b      	ldr	r3, [r3, #0]
1a000e98:	681b      	ldr	r3, [r3, #0]
1a000e9a:	b923      	cbnz	r3, 1a000ea6 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
1a000e9c:	4b07      	ldr	r3, [pc, #28]	; (1a000ebc <prvResetNextTaskUnblockTime+0x28>)
1a000e9e:	f04f 32ff 	mov.w	r2, #4294967295
1a000ea2:	601a      	str	r2, [r3, #0]
1a000ea4:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a000ea6:	4b04      	ldr	r3, [pc, #16]	; (1a000eb8 <prvResetNextTaskUnblockTime+0x24>)
1a000ea8:	681b      	ldr	r3, [r3, #0]
1a000eaa:	68db      	ldr	r3, [r3, #12]
1a000eac:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
1a000eae:	685a      	ldr	r2, [r3, #4]
1a000eb0:	4b02      	ldr	r3, [pc, #8]	; (1a000ebc <prvResetNextTaskUnblockTime+0x28>)
1a000eb2:	601a      	str	r2, [r3, #0]
	}
}
1a000eb4:	4770      	bx	lr
1a000eb6:	bf00      	nop
1a000eb8:	10002250 	.word	0x10002250
1a000ebc:	10002324 	.word	0x10002324

1a000ec0 <prvInitialiseNewTask>:
{
1a000ec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a000ec4:	4681      	mov	r9, r0
1a000ec6:	460d      	mov	r5, r1
1a000ec8:	4617      	mov	r7, r2
1a000eca:	469a      	mov	sl, r3
1a000ecc:	9e08      	ldr	r6, [sp, #32]
1a000ece:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
1a000ed2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
1a000ed4:	0092      	lsls	r2, r2, #2
1a000ed6:	21a5      	movs	r1, #165	; 0xa5
1a000ed8:	6b20      	ldr	r0, [r4, #48]	; 0x30
1a000eda:	f003 fd30 	bl	1a00493e <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
1a000ede:	6b23      	ldr	r3, [r4, #48]	; 0x30
1a000ee0:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
1a000ee4:	3a01      	subs	r2, #1
1a000ee6:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
1a000eea:	f027 0707 	bic.w	r7, r7, #7
			pxNewTCB->pxEndOfStack = pxTopOfStack;
1a000eee:	6467      	str	r7, [r4, #68]	; 0x44
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a000ef0:	2300      	movs	r3, #0
1a000ef2:	2b0f      	cmp	r3, #15
1a000ef4:	d806      	bhi.n	1a000f04 <prvInitialiseNewTask+0x44>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
1a000ef6:	5cea      	ldrb	r2, [r5, r3]
1a000ef8:	18e1      	adds	r1, r4, r3
1a000efa:	f881 2034 	strb.w	r2, [r1, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
1a000efe:	b10a      	cbz	r2, 1a000f04 <prvInitialiseNewTask+0x44>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a000f00:	3301      	adds	r3, #1
1a000f02:	e7f6      	b.n	1a000ef2 <prvInitialiseNewTask+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
1a000f04:	2300      	movs	r3, #0
1a000f06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
1a000f0a:	2e06      	cmp	r6, #6
1a000f0c:	d900      	bls.n	1a000f10 <prvInitialiseNewTask+0x50>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
1a000f0e:	2606      	movs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
1a000f10:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
1a000f12:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
1a000f14:	2500      	movs	r5, #0
1a000f16:	6565      	str	r5, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
1a000f18:	1d20      	adds	r0, r4, #4
1a000f1a:	f000 fd58 	bl	1a0019ce <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
1a000f1e:	f104 0018 	add.w	r0, r4, #24
1a000f22:	f000 fd54 	bl	1a0019ce <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
1a000f26:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000f28:	f1c6 0607 	rsb	r6, r6, #7
1a000f2c:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
1a000f2e:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
1a000f30:	65a5      	str	r5, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a000f32:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
1a000f36:	4652      	mov	r2, sl
1a000f38:	4649      	mov	r1, r9
1a000f3a:	4638      	mov	r0, r7
1a000f3c:	f001 f910 	bl	1a002160 <pxPortInitialiseStack>
1a000f40:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
1a000f42:	f1b8 0f00 	cmp.w	r8, #0
1a000f46:	d001      	beq.n	1a000f4c <prvInitialiseNewTask+0x8c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
1a000f48:	f8c8 4000 	str.w	r4, [r8]
}
1a000f4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

1a000f50 <prvInitialiseTaskLists>:
{
1a000f50:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a000f52:	2400      	movs	r4, #0
1a000f54:	2c06      	cmp	r4, #6
1a000f56:	d808      	bhi.n	1a000f6a <prvInitialiseTaskLists+0x1a>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
1a000f58:	eb04 0284 	add.w	r2, r4, r4, lsl #2
1a000f5c:	0093      	lsls	r3, r2, #2
1a000f5e:	480e      	ldr	r0, [pc, #56]	; (1a000f98 <prvInitialiseTaskLists+0x48>)
1a000f60:	4418      	add	r0, r3
1a000f62:	f000 fd29 	bl	1a0019b8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a000f66:	3401      	adds	r4, #1
1a000f68:	e7f4      	b.n	1a000f54 <prvInitialiseTaskLists+0x4>
	vListInitialise( &xDelayedTaskList1 );
1a000f6a:	4d0c      	ldr	r5, [pc, #48]	; (1a000f9c <prvInitialiseTaskLists+0x4c>)
1a000f6c:	4628      	mov	r0, r5
1a000f6e:	f000 fd23 	bl	1a0019b8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
1a000f72:	4c0b      	ldr	r4, [pc, #44]	; (1a000fa0 <prvInitialiseTaskLists+0x50>)
1a000f74:	4620      	mov	r0, r4
1a000f76:	f000 fd1f 	bl	1a0019b8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
1a000f7a:	480a      	ldr	r0, [pc, #40]	; (1a000fa4 <prvInitialiseTaskLists+0x54>)
1a000f7c:	f000 fd1c 	bl	1a0019b8 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
1a000f80:	4809      	ldr	r0, [pc, #36]	; (1a000fa8 <prvInitialiseTaskLists+0x58>)
1a000f82:	f000 fd19 	bl	1a0019b8 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
1a000f86:	4809      	ldr	r0, [pc, #36]	; (1a000fac <prvInitialiseTaskLists+0x5c>)
1a000f88:	f000 fd16 	bl	1a0019b8 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
1a000f8c:	4b08      	ldr	r3, [pc, #32]	; (1a000fb0 <prvInitialiseTaskLists+0x60>)
1a000f8e:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
1a000f90:	4b08      	ldr	r3, [pc, #32]	; (1a000fb4 <prvInitialiseTaskLists+0x64>)
1a000f92:	601c      	str	r4, [r3, #0]
}
1a000f94:	bd38      	pop	{r3, r4, r5, pc}
1a000f96:	bf00      	nop
1a000f98:	10002258 	.word	0x10002258
1a000f9c:	100022fc 	.word	0x100022fc
1a000fa0:	10002310 	.word	0x10002310
1a000fa4:	1000232c 	.word	0x1000232c
1a000fa8:	10002358 	.word	0x10002358
1a000fac:	10002344 	.word	0x10002344
1a000fb0:	10002250 	.word	0x10002250
1a000fb4:	10002254 	.word	0x10002254

1a000fb8 <prvAddNewTaskToReadyList>:
{
1a000fb8:	b510      	push	{r4, lr}
1a000fba:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a000fbc:	f001 f8fa 	bl	1a0021b4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
1a000fc0:	4a21      	ldr	r2, [pc, #132]	; (1a001048 <prvAddNewTaskToReadyList+0x90>)
1a000fc2:	6813      	ldr	r3, [r2, #0]
1a000fc4:	3301      	adds	r3, #1
1a000fc6:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
1a000fc8:	4b20      	ldr	r3, [pc, #128]	; (1a00104c <prvAddNewTaskToReadyList+0x94>)
1a000fca:	681b      	ldr	r3, [r3, #0]
1a000fcc:	b15b      	cbz	r3, 1a000fe6 <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
1a000fce:	4b20      	ldr	r3, [pc, #128]	; (1a001050 <prvAddNewTaskToReadyList+0x98>)
1a000fd0:	681b      	ldr	r3, [r3, #0]
1a000fd2:	b96b      	cbnz	r3, 1a000ff0 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
1a000fd4:	4b1d      	ldr	r3, [pc, #116]	; (1a00104c <prvAddNewTaskToReadyList+0x94>)
1a000fd6:	681b      	ldr	r3, [r3, #0]
1a000fd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a000fda:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a000fdc:	429a      	cmp	r2, r3
1a000fde:	d807      	bhi.n	1a000ff0 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
1a000fe0:	4b1a      	ldr	r3, [pc, #104]	; (1a00104c <prvAddNewTaskToReadyList+0x94>)
1a000fe2:	601c      	str	r4, [r3, #0]
1a000fe4:	e004      	b.n	1a000ff0 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
1a000fe6:	4b19      	ldr	r3, [pc, #100]	; (1a00104c <prvAddNewTaskToReadyList+0x94>)
1a000fe8:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
1a000fea:	6813      	ldr	r3, [r2, #0]
1a000fec:	2b01      	cmp	r3, #1
1a000fee:	d027      	beq.n	1a001040 <prvAddNewTaskToReadyList+0x88>
		uxTaskNumber++;
1a000ff0:	4a18      	ldr	r2, [pc, #96]	; (1a001054 <prvAddNewTaskToReadyList+0x9c>)
1a000ff2:	6813      	ldr	r3, [r2, #0]
1a000ff4:	3301      	adds	r3, #1
1a000ff6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
1a000ff8:	64a3      	str	r3, [r4, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
1a000ffa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a000ffc:	2201      	movs	r2, #1
1a000ffe:	409a      	lsls	r2, r3
1a001000:	4915      	ldr	r1, [pc, #84]	; (1a001058 <prvAddNewTaskToReadyList+0xa0>)
1a001002:	6808      	ldr	r0, [r1, #0]
1a001004:	4302      	orrs	r2, r0
1a001006:	600a      	str	r2, [r1, #0]
1a001008:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00100c:	009a      	lsls	r2, r3, #2
1a00100e:	1d21      	adds	r1, r4, #4
1a001010:	4812      	ldr	r0, [pc, #72]	; (1a00105c <prvAddNewTaskToReadyList+0xa4>)
1a001012:	4410      	add	r0, r2
1a001014:	f000 fcde 	bl	1a0019d4 <vListInsertEnd>
	taskEXIT_CRITICAL();
1a001018:	f001 f8ee 	bl	1a0021f8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
1a00101c:	4b0c      	ldr	r3, [pc, #48]	; (1a001050 <prvAddNewTaskToReadyList+0x98>)
1a00101e:	681b      	ldr	r3, [r3, #0]
1a001020:	b16b      	cbz	r3, 1a00103e <prvAddNewTaskToReadyList+0x86>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
1a001022:	4b0a      	ldr	r3, [pc, #40]	; (1a00104c <prvAddNewTaskToReadyList+0x94>)
1a001024:	681b      	ldr	r3, [r3, #0]
1a001026:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a001028:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a00102a:	429a      	cmp	r2, r3
1a00102c:	d207      	bcs.n	1a00103e <prvAddNewTaskToReadyList+0x86>
			taskYIELD_IF_USING_PREEMPTION();
1a00102e:	4b0c      	ldr	r3, [pc, #48]	; (1a001060 <prvAddNewTaskToReadyList+0xa8>)
1a001030:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001034:	601a      	str	r2, [r3, #0]
1a001036:	f3bf 8f4f 	dsb	sy
1a00103a:	f3bf 8f6f 	isb	sy
}
1a00103e:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
1a001040:	f7ff ff86 	bl	1a000f50 <prvInitialiseTaskLists>
1a001044:	e7d4      	b.n	1a000ff0 <prvAddNewTaskToReadyList+0x38>
1a001046:	bf00      	nop
1a001048:	100022e4 	.word	0x100022e4
1a00104c:	1000224c 	.word	0x1000224c
1a001050:	10002340 	.word	0x10002340
1a001054:	100022f4 	.word	0x100022f4
1a001058:	100022f8 	.word	0x100022f8
1a00105c:	10002258 	.word	0x10002258
1a001060:	e000ed04 	.word	0xe000ed04

1a001064 <prvDeleteTCB>:
	{
1a001064:	b510      	push	{r4, lr}
1a001066:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
1a001068:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
1a00106c:	b163      	cbz	r3, 1a001088 <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
1a00106e:	2b01      	cmp	r3, #1
1a001070:	d011      	beq.n	1a001096 <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
1a001072:	2b02      	cmp	r3, #2
1a001074:	d00e      	beq.n	1a001094 <prvDeleteTCB+0x30>
1a001076:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00107a:	f383 8811 	msr	BASEPRI, r3
1a00107e:	f3bf 8f6f 	isb	sy
1a001082:	f3bf 8f4f 	dsb	sy
1a001086:	e7fe      	b.n	1a001086 <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
1a001088:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a00108a:	f7ff fcb1 	bl	1a0009f0 <vPortFree>
				vPortFree( pxTCB );
1a00108e:	4620      	mov	r0, r4
1a001090:	f7ff fcae 	bl	1a0009f0 <vPortFree>
	}
1a001094:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
1a001096:	f7ff fcab 	bl	1a0009f0 <vPortFree>
1a00109a:	e7fb      	b.n	1a001094 <prvDeleteTCB+0x30>

1a00109c <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a00109c:	4b0f      	ldr	r3, [pc, #60]	; (1a0010dc <prvCheckTasksWaitingTermination+0x40>)
1a00109e:	681b      	ldr	r3, [r3, #0]
1a0010a0:	b1d3      	cbz	r3, 1a0010d8 <prvCheckTasksWaitingTermination+0x3c>
{
1a0010a2:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
1a0010a4:	f001 f886 	bl	1a0021b4 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
1a0010a8:	4b0d      	ldr	r3, [pc, #52]	; (1a0010e0 <prvCheckTasksWaitingTermination+0x44>)
1a0010aa:	68db      	ldr	r3, [r3, #12]
1a0010ac:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a0010ae:	1d20      	adds	r0, r4, #4
1a0010b0:	f000 fcb5 	bl	1a001a1e <uxListRemove>
				--uxCurrentNumberOfTasks;
1a0010b4:	4a0b      	ldr	r2, [pc, #44]	; (1a0010e4 <prvCheckTasksWaitingTermination+0x48>)
1a0010b6:	6813      	ldr	r3, [r2, #0]
1a0010b8:	3b01      	subs	r3, #1
1a0010ba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
1a0010bc:	4a07      	ldr	r2, [pc, #28]	; (1a0010dc <prvCheckTasksWaitingTermination+0x40>)
1a0010be:	6813      	ldr	r3, [r2, #0]
1a0010c0:	3b01      	subs	r3, #1
1a0010c2:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
1a0010c4:	f001 f898 	bl	1a0021f8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
1a0010c8:	4620      	mov	r0, r4
1a0010ca:	f7ff ffcb 	bl	1a001064 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a0010ce:	4b03      	ldr	r3, [pc, #12]	; (1a0010dc <prvCheckTasksWaitingTermination+0x40>)
1a0010d0:	681b      	ldr	r3, [r3, #0]
1a0010d2:	2b00      	cmp	r3, #0
1a0010d4:	d1e6      	bne.n	1a0010a4 <prvCheckTasksWaitingTermination+0x8>
}
1a0010d6:	bd10      	pop	{r4, pc}
1a0010d8:	4770      	bx	lr
1a0010da:	bf00      	nop
1a0010dc:	100022e8 	.word	0x100022e8
1a0010e0:	10002358 	.word	0x10002358
1a0010e4:	100022e4 	.word	0x100022e4

1a0010e8 <prvIdleTask>:
{
1a0010e8:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
1a0010ea:	f7ff ffd7 	bl	1a00109c <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
1a0010ee:	4b06      	ldr	r3, [pc, #24]	; (1a001108 <prvIdleTask+0x20>)
1a0010f0:	681b      	ldr	r3, [r3, #0]
1a0010f2:	2b01      	cmp	r3, #1
1a0010f4:	d9f9      	bls.n	1a0010ea <prvIdleTask+0x2>
				taskYIELD();
1a0010f6:	4b05      	ldr	r3, [pc, #20]	; (1a00110c <prvIdleTask+0x24>)
1a0010f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0010fc:	601a      	str	r2, [r3, #0]
1a0010fe:	f3bf 8f4f 	dsb	sy
1a001102:	f3bf 8f6f 	isb	sy
1a001106:	e7f0      	b.n	1a0010ea <prvIdleTask+0x2>
1a001108:	10002258 	.word	0x10002258
1a00110c:	e000ed04 	.word	0xe000ed04

1a001110 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
1a001110:	b570      	push	{r4, r5, r6, lr}
1a001112:	4604      	mov	r4, r0
1a001114:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
1a001116:	4b1d      	ldr	r3, [pc, #116]	; (1a00118c <prvAddCurrentTaskToDelayedList+0x7c>)
1a001118:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a00111a:	4b1d      	ldr	r3, [pc, #116]	; (1a001190 <prvAddCurrentTaskToDelayedList+0x80>)
1a00111c:	6818      	ldr	r0, [r3, #0]
1a00111e:	3004      	adds	r0, #4
1a001120:	f000 fc7d 	bl	1a001a1e <uxListRemove>
1a001124:	b950      	cbnz	r0, 1a00113c <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
1a001126:	4b1a      	ldr	r3, [pc, #104]	; (1a001190 <prvAddCurrentTaskToDelayedList+0x80>)
1a001128:	681b      	ldr	r3, [r3, #0]
1a00112a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a00112c:	2301      	movs	r3, #1
1a00112e:	fa03 f202 	lsl.w	r2, r3, r2
1a001132:	4918      	ldr	r1, [pc, #96]	; (1a001194 <prvAddCurrentTaskToDelayedList+0x84>)
1a001134:	680b      	ldr	r3, [r1, #0]
1a001136:	ea23 0302 	bic.w	r3, r3, r2
1a00113a:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a00113c:	f1b4 3fff 	cmp.w	r4, #4294967295
1a001140:	d00d      	beq.n	1a00115e <prvAddCurrentTaskToDelayedList+0x4e>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
1a001142:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
1a001144:	4b12      	ldr	r3, [pc, #72]	; (1a001190 <prvAddCurrentTaskToDelayedList+0x80>)
1a001146:	681b      	ldr	r3, [r3, #0]
1a001148:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
1a00114a:	42a5      	cmp	r5, r4
1a00114c:	d910      	bls.n	1a001170 <prvAddCurrentTaskToDelayedList+0x60>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a00114e:	4b12      	ldr	r3, [pc, #72]	; (1a001198 <prvAddCurrentTaskToDelayedList+0x88>)
1a001150:	6818      	ldr	r0, [r3, #0]
1a001152:	4b0f      	ldr	r3, [pc, #60]	; (1a001190 <prvAddCurrentTaskToDelayedList+0x80>)
1a001154:	6819      	ldr	r1, [r3, #0]
1a001156:	3104      	adds	r1, #4
1a001158:	f000 fc47 	bl	1a0019ea <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
1a00115c:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a00115e:	2e00      	cmp	r6, #0
1a001160:	d0ef      	beq.n	1a001142 <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001162:	4b0b      	ldr	r3, [pc, #44]	; (1a001190 <prvAddCurrentTaskToDelayedList+0x80>)
1a001164:	6819      	ldr	r1, [r3, #0]
1a001166:	3104      	adds	r1, #4
1a001168:	480c      	ldr	r0, [pc, #48]	; (1a00119c <prvAddCurrentTaskToDelayedList+0x8c>)
1a00116a:	f000 fc33 	bl	1a0019d4 <vListInsertEnd>
1a00116e:	e7f5      	b.n	1a00115c <prvAddCurrentTaskToDelayedList+0x4c>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001170:	4b0b      	ldr	r3, [pc, #44]	; (1a0011a0 <prvAddCurrentTaskToDelayedList+0x90>)
1a001172:	6818      	ldr	r0, [r3, #0]
1a001174:	4b06      	ldr	r3, [pc, #24]	; (1a001190 <prvAddCurrentTaskToDelayedList+0x80>)
1a001176:	6819      	ldr	r1, [r3, #0]
1a001178:	3104      	adds	r1, #4
1a00117a:	f000 fc36 	bl	1a0019ea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
1a00117e:	4b09      	ldr	r3, [pc, #36]	; (1a0011a4 <prvAddCurrentTaskToDelayedList+0x94>)
1a001180:	681b      	ldr	r3, [r3, #0]
1a001182:	42a3      	cmp	r3, r4
1a001184:	d9ea      	bls.n	1a00115c <prvAddCurrentTaskToDelayedList+0x4c>
					xNextTaskUnblockTime = xTimeToWake;
1a001186:	4b07      	ldr	r3, [pc, #28]	; (1a0011a4 <prvAddCurrentTaskToDelayedList+0x94>)
1a001188:	601c      	str	r4, [r3, #0]
}
1a00118a:	e7e7      	b.n	1a00115c <prvAddCurrentTaskToDelayedList+0x4c>
1a00118c:	1000236c 	.word	0x1000236c
1a001190:	1000224c 	.word	0x1000224c
1a001194:	100022f8 	.word	0x100022f8
1a001198:	10002254 	.word	0x10002254
1a00119c:	10002344 	.word	0x10002344
1a0011a0:	10002250 	.word	0x10002250
1a0011a4:	10002324 	.word	0x10002324

1a0011a8 <xTaskCreateStatic>:
	{
1a0011a8:	b570      	push	{r4, r5, r6, lr}
1a0011aa:	b086      	sub	sp, #24
1a0011ac:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1a0011ae:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
1a0011b0:	b175      	cbz	r5, 1a0011d0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
1a0011b2:	b1b4      	cbz	r4, 1a0011e2 <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
1a0011b4:	2660      	movs	r6, #96	; 0x60
1a0011b6:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
1a0011b8:	9e04      	ldr	r6, [sp, #16]
1a0011ba:	2e60      	cmp	r6, #96	; 0x60
1a0011bc:	d01a      	beq.n	1a0011f4 <xTaskCreateStatic+0x4c>
1a0011be:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0011c2:	f383 8811 	msr	BASEPRI, r3
1a0011c6:	f3bf 8f6f 	isb	sy
1a0011ca:	f3bf 8f4f 	dsb	sy
1a0011ce:	e7fe      	b.n	1a0011ce <xTaskCreateStatic+0x26>
1a0011d0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0011d4:	f383 8811 	msr	BASEPRI, r3
1a0011d8:	f3bf 8f6f 	isb	sy
1a0011dc:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
1a0011e0:	e7fe      	b.n	1a0011e0 <xTaskCreateStatic+0x38>
1a0011e2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0011e6:	f383 8811 	msr	BASEPRI, r3
1a0011ea:	f3bf 8f6f 	isb	sy
1a0011ee:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
1a0011f2:	e7fe      	b.n	1a0011f2 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
1a0011f4:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
1a0011f6:	2502      	movs	r5, #2
1a0011f8:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
1a0011fc:	2500      	movs	r5, #0
1a0011fe:	9503      	str	r5, [sp, #12]
1a001200:	9402      	str	r4, [sp, #8]
1a001202:	ad05      	add	r5, sp, #20
1a001204:	9501      	str	r5, [sp, #4]
1a001206:	9d0a      	ldr	r5, [sp, #40]	; 0x28
1a001208:	9500      	str	r5, [sp, #0]
1a00120a:	f7ff fe59 	bl	1a000ec0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a00120e:	4620      	mov	r0, r4
1a001210:	f7ff fed2 	bl	1a000fb8 <prvAddNewTaskToReadyList>
	}
1a001214:	9805      	ldr	r0, [sp, #20]
1a001216:	b006      	add	sp, #24
1a001218:	bd70      	pop	{r4, r5, r6, pc}

1a00121a <xTaskCreate>:
	{
1a00121a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a00121e:	b085      	sub	sp, #20
1a001220:	4607      	mov	r7, r0
1a001222:	4688      	mov	r8, r1
1a001224:	4615      	mov	r5, r2
1a001226:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001228:	0090      	lsls	r0, r2, #2
1a00122a:	f7ff fb53 	bl	1a0008d4 <pvPortMalloc>
			if( pxStack != NULL )
1a00122e:	b1f8      	cbz	r0, 1a001270 <xTaskCreate+0x56>
1a001230:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
1a001232:	2060      	movs	r0, #96	; 0x60
1a001234:	f7ff fb4e 	bl	1a0008d4 <pvPortMalloc>
				if( pxNewTCB != NULL )
1a001238:	4604      	mov	r4, r0
1a00123a:	b1a8      	cbz	r0, 1a001268 <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
1a00123c:	6306      	str	r6, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
1a00123e:	b1e4      	cbz	r4, 1a00127a <xTaskCreate+0x60>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
1a001240:	2300      	movs	r3, #0
1a001242:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
1a001246:	9303      	str	r3, [sp, #12]
1a001248:	9402      	str	r4, [sp, #8]
1a00124a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1a00124c:	9301      	str	r3, [sp, #4]
1a00124e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a001250:	9300      	str	r3, [sp, #0]
1a001252:	464b      	mov	r3, r9
1a001254:	462a      	mov	r2, r5
1a001256:	4641      	mov	r1, r8
1a001258:	4638      	mov	r0, r7
1a00125a:	f7ff fe31 	bl	1a000ec0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a00125e:	4620      	mov	r0, r4
1a001260:	f7ff feaa 	bl	1a000fb8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
1a001264:	2001      	movs	r0, #1
1a001266:	e005      	b.n	1a001274 <xTaskCreate+0x5a>
					vPortFree( pxStack );
1a001268:	4630      	mov	r0, r6
1a00126a:	f7ff fbc1 	bl	1a0009f0 <vPortFree>
1a00126e:	e7e6      	b.n	1a00123e <xTaskCreate+0x24>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a001270:	f04f 30ff 	mov.w	r0, #4294967295
	}
1a001274:	b005      	add	sp, #20
1a001276:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a00127a:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
1a00127e:	e7f9      	b.n	1a001274 <xTaskCreate+0x5a>

1a001280 <vTaskStartScheduler>:
{
1a001280:	b510      	push	{r4, lr}
1a001282:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
1a001284:	2400      	movs	r4, #0
1a001286:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
1a001288:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
1a00128a:	aa07      	add	r2, sp, #28
1a00128c:	a906      	add	r1, sp, #24
1a00128e:	a805      	add	r0, sp, #20
1a001290:	f000 fb7a 	bl	1a001988 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
1a001294:	9b05      	ldr	r3, [sp, #20]
1a001296:	9302      	str	r3, [sp, #8]
1a001298:	9b06      	ldr	r3, [sp, #24]
1a00129a:	9301      	str	r3, [sp, #4]
1a00129c:	9400      	str	r4, [sp, #0]
1a00129e:	4623      	mov	r3, r4
1a0012a0:	9a07      	ldr	r2, [sp, #28]
1a0012a2:	4917      	ldr	r1, [pc, #92]	; (1a001300 <vTaskStartScheduler+0x80>)
1a0012a4:	4817      	ldr	r0, [pc, #92]	; (1a001304 <vTaskStartScheduler+0x84>)
1a0012a6:	f7ff ff7f 	bl	1a0011a8 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
1a0012aa:	b140      	cbz	r0, 1a0012be <vTaskStartScheduler+0x3e>
			xReturn = xTimerCreateTimerTask();
1a0012ac:	f7ff fc44 	bl	1a000b38 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
1a0012b0:	2801      	cmp	r0, #1
1a0012b2:	d006      	beq.n	1a0012c2 <vTaskStartScheduler+0x42>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a0012b4:	f1b0 3fff 	cmp.w	r0, #4294967295
1a0012b8:	d018      	beq.n	1a0012ec <vTaskStartScheduler+0x6c>
}
1a0012ba:	b008      	add	sp, #32
1a0012bc:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
1a0012be:	2000      	movs	r0, #0
1a0012c0:	e7f6      	b.n	1a0012b0 <vTaskStartScheduler+0x30>
1a0012c2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0012c6:	f383 8811 	msr	BASEPRI, r3
1a0012ca:	f3bf 8f6f 	isb	sy
1a0012ce:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
1a0012d2:	4b0d      	ldr	r3, [pc, #52]	; (1a001308 <vTaskStartScheduler+0x88>)
1a0012d4:	f04f 32ff 	mov.w	r2, #4294967295
1a0012d8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
1a0012da:	4b0c      	ldr	r3, [pc, #48]	; (1a00130c <vTaskStartScheduler+0x8c>)
1a0012dc:	2201      	movs	r2, #1
1a0012de:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
1a0012e0:	4b0b      	ldr	r3, [pc, #44]	; (1a001310 <vTaskStartScheduler+0x90>)
1a0012e2:	2200      	movs	r2, #0
1a0012e4:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
1a0012e6:	f001 f807 	bl	1a0022f8 <xPortStartScheduler>
1a0012ea:	e7e6      	b.n	1a0012ba <vTaskStartScheduler+0x3a>
1a0012ec:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0012f0:	f383 8811 	msr	BASEPRI, r3
1a0012f4:	f3bf 8f6f 	isb	sy
1a0012f8:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a0012fc:	e7fe      	b.n	1a0012fc <vTaskStartScheduler+0x7c>
1a0012fe:	bf00      	nop
1a001300:	1a00567c 	.word	0x1a00567c
1a001304:	1a0010e9 	.word	0x1a0010e9
1a001308:	10002324 	.word	0x10002324
1a00130c:	10002340 	.word	0x10002340
1a001310:	1000236c 	.word	0x1000236c

1a001314 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
1a001314:	4a02      	ldr	r2, [pc, #8]	; (1a001320 <vTaskSuspendAll+0xc>)
1a001316:	6813      	ldr	r3, [r2, #0]
1a001318:	3301      	adds	r3, #1
1a00131a:	6013      	str	r3, [r2, #0]
}
1a00131c:	4770      	bx	lr
1a00131e:	bf00      	nop
1a001320:	100022f0 	.word	0x100022f0

1a001324 <xTaskGetTickCount>:
		xTicks = xTickCount;
1a001324:	4b01      	ldr	r3, [pc, #4]	; (1a00132c <xTaskGetTickCount+0x8>)
1a001326:	6818      	ldr	r0, [r3, #0]
}
1a001328:	4770      	bx	lr
1a00132a:	bf00      	nop
1a00132c:	1000236c 	.word	0x1000236c

1a001330 <xTaskIncrementTick>:
{
1a001330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001332:	4b3a      	ldr	r3, [pc, #232]	; (1a00141c <xTaskIncrementTick+0xec>)
1a001334:	681b      	ldr	r3, [r3, #0]
1a001336:	2b00      	cmp	r3, #0
1a001338:	d164      	bne.n	1a001404 <xTaskIncrementTick+0xd4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
1a00133a:	4b39      	ldr	r3, [pc, #228]	; (1a001420 <xTaskIncrementTick+0xf0>)
1a00133c:	681d      	ldr	r5, [r3, #0]
1a00133e:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
1a001340:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
1a001342:	b9c5      	cbnz	r5, 1a001376 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
1a001344:	4b37      	ldr	r3, [pc, #220]	; (1a001424 <xTaskIncrementTick+0xf4>)
1a001346:	681b      	ldr	r3, [r3, #0]
1a001348:	681b      	ldr	r3, [r3, #0]
1a00134a:	b143      	cbz	r3, 1a00135e <xTaskIncrementTick+0x2e>
1a00134c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001350:	f383 8811 	msr	BASEPRI, r3
1a001354:	f3bf 8f6f 	isb	sy
1a001358:	f3bf 8f4f 	dsb	sy
1a00135c:	e7fe      	b.n	1a00135c <xTaskIncrementTick+0x2c>
1a00135e:	4a31      	ldr	r2, [pc, #196]	; (1a001424 <xTaskIncrementTick+0xf4>)
1a001360:	6811      	ldr	r1, [r2, #0]
1a001362:	4b31      	ldr	r3, [pc, #196]	; (1a001428 <xTaskIncrementTick+0xf8>)
1a001364:	6818      	ldr	r0, [r3, #0]
1a001366:	6010      	str	r0, [r2, #0]
1a001368:	6019      	str	r1, [r3, #0]
1a00136a:	4a30      	ldr	r2, [pc, #192]	; (1a00142c <xTaskIncrementTick+0xfc>)
1a00136c:	6813      	ldr	r3, [r2, #0]
1a00136e:	3301      	adds	r3, #1
1a001370:	6013      	str	r3, [r2, #0]
1a001372:	f7ff fd8f 	bl	1a000e94 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
1a001376:	4b2e      	ldr	r3, [pc, #184]	; (1a001430 <xTaskIncrementTick+0x100>)
1a001378:	681b      	ldr	r3, [r3, #0]
1a00137a:	42ab      	cmp	r3, r5
1a00137c:	d938      	bls.n	1a0013f0 <xTaskIncrementTick+0xc0>
BaseType_t xSwitchRequired = pdFALSE;
1a00137e:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
1a001380:	4b2c      	ldr	r3, [pc, #176]	; (1a001434 <xTaskIncrementTick+0x104>)
1a001382:	681b      	ldr	r3, [r3, #0]
1a001384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001386:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00138a:	009a      	lsls	r2, r3, #2
1a00138c:	4b2a      	ldr	r3, [pc, #168]	; (1a001438 <xTaskIncrementTick+0x108>)
1a00138e:	589b      	ldr	r3, [r3, r2]
1a001390:	2b01      	cmp	r3, #1
1a001392:	d93c      	bls.n	1a00140e <xTaskIncrementTick+0xde>
				xSwitchRequired = pdTRUE;
1a001394:	2401      	movs	r4, #1
1a001396:	e03a      	b.n	1a00140e <xTaskIncrementTick+0xde>
							xSwitchRequired = pdTRUE;
1a001398:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a00139a:	4b22      	ldr	r3, [pc, #136]	; (1a001424 <xTaskIncrementTick+0xf4>)
1a00139c:	681b      	ldr	r3, [r3, #0]
1a00139e:	681b      	ldr	r3, [r3, #0]
1a0013a0:	b343      	cbz	r3, 1a0013f4 <xTaskIncrementTick+0xc4>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a0013a2:	4b20      	ldr	r3, [pc, #128]	; (1a001424 <xTaskIncrementTick+0xf4>)
1a0013a4:	681b      	ldr	r3, [r3, #0]
1a0013a6:	68db      	ldr	r3, [r3, #12]
1a0013a8:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
1a0013aa:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
1a0013ac:	429d      	cmp	r5, r3
1a0013ae:	d326      	bcc.n	1a0013fe <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a0013b0:	1d37      	adds	r7, r6, #4
1a0013b2:	4638      	mov	r0, r7
1a0013b4:	f000 fb33 	bl	1a001a1e <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a0013b8:	6ab3      	ldr	r3, [r6, #40]	; 0x28
1a0013ba:	b11b      	cbz	r3, 1a0013c4 <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a0013bc:	f106 0018 	add.w	r0, r6, #24
1a0013c0:	f000 fb2d 	bl	1a001a1e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a0013c4:	6af3      	ldr	r3, [r6, #44]	; 0x2c
1a0013c6:	2201      	movs	r2, #1
1a0013c8:	409a      	lsls	r2, r3
1a0013ca:	491c      	ldr	r1, [pc, #112]	; (1a00143c <xTaskIncrementTick+0x10c>)
1a0013cc:	6808      	ldr	r0, [r1, #0]
1a0013ce:	4302      	orrs	r2, r0
1a0013d0:	600a      	str	r2, [r1, #0]
1a0013d2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0013d6:	009a      	lsls	r2, r3, #2
1a0013d8:	4639      	mov	r1, r7
1a0013da:	4817      	ldr	r0, [pc, #92]	; (1a001438 <xTaskIncrementTick+0x108>)
1a0013dc:	4410      	add	r0, r2
1a0013de:	f000 faf9 	bl	1a0019d4 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a0013e2:	6af2      	ldr	r2, [r6, #44]	; 0x2c
1a0013e4:	4b13      	ldr	r3, [pc, #76]	; (1a001434 <xTaskIncrementTick+0x104>)
1a0013e6:	681b      	ldr	r3, [r3, #0]
1a0013e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0013ea:	429a      	cmp	r2, r3
1a0013ec:	d2d4      	bcs.n	1a001398 <xTaskIncrementTick+0x68>
1a0013ee:	e7d4      	b.n	1a00139a <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
1a0013f0:	2400      	movs	r4, #0
1a0013f2:	e7d2      	b.n	1a00139a <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0013f4:	4b0e      	ldr	r3, [pc, #56]	; (1a001430 <xTaskIncrementTick+0x100>)
1a0013f6:	f04f 32ff 	mov.w	r2, #4294967295
1a0013fa:	601a      	str	r2, [r3, #0]
					break;
1a0013fc:	e7c0      	b.n	1a001380 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
1a0013fe:	4a0c      	ldr	r2, [pc, #48]	; (1a001430 <xTaskIncrementTick+0x100>)
1a001400:	6013      	str	r3, [r2, #0]
						break;
1a001402:	e7bd      	b.n	1a001380 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
1a001404:	4a0e      	ldr	r2, [pc, #56]	; (1a001440 <xTaskIncrementTick+0x110>)
1a001406:	6813      	ldr	r3, [r2, #0]
1a001408:	3301      	adds	r3, #1
1a00140a:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
1a00140c:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
1a00140e:	4b0d      	ldr	r3, [pc, #52]	; (1a001444 <xTaskIncrementTick+0x114>)
1a001410:	681b      	ldr	r3, [r3, #0]
1a001412:	b103      	cbz	r3, 1a001416 <xTaskIncrementTick+0xe6>
			xSwitchRequired = pdTRUE;
1a001414:	2401      	movs	r4, #1
}
1a001416:	4620      	mov	r0, r4
1a001418:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00141a:	bf00      	nop
1a00141c:	100022f0 	.word	0x100022f0
1a001420:	1000236c 	.word	0x1000236c
1a001424:	10002250 	.word	0x10002250
1a001428:	10002254 	.word	0x10002254
1a00142c:	10002328 	.word	0x10002328
1a001430:	10002324 	.word	0x10002324
1a001434:	1000224c 	.word	0x1000224c
1a001438:	10002258 	.word	0x10002258
1a00143c:	100022f8 	.word	0x100022f8
1a001440:	100022ec 	.word	0x100022ec
1a001444:	10002370 	.word	0x10002370

1a001448 <xTaskResumeAll>:
{
1a001448:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
1a00144a:	4b35      	ldr	r3, [pc, #212]	; (1a001520 <xTaskResumeAll+0xd8>)
1a00144c:	681b      	ldr	r3, [r3, #0]
1a00144e:	b943      	cbnz	r3, 1a001462 <xTaskResumeAll+0x1a>
1a001450:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001454:	f383 8811 	msr	BASEPRI, r3
1a001458:	f3bf 8f6f 	isb	sy
1a00145c:	f3bf 8f4f 	dsb	sy
1a001460:	e7fe      	b.n	1a001460 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
1a001462:	f000 fea7 	bl	1a0021b4 <vPortEnterCritical>
		--uxSchedulerSuspended;
1a001466:	4b2e      	ldr	r3, [pc, #184]	; (1a001520 <xTaskResumeAll+0xd8>)
1a001468:	681a      	ldr	r2, [r3, #0]
1a00146a:	3a01      	subs	r2, #1
1a00146c:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a00146e:	681b      	ldr	r3, [r3, #0]
1a001470:	2b00      	cmp	r3, #0
1a001472:	d14d      	bne.n	1a001510 <xTaskResumeAll+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
1a001474:	4b2b      	ldr	r3, [pc, #172]	; (1a001524 <xTaskResumeAll+0xdc>)
1a001476:	681b      	ldr	r3, [r3, #0]
1a001478:	b90b      	cbnz	r3, 1a00147e <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
1a00147a:	2400      	movs	r4, #0
1a00147c:	e049      	b.n	1a001512 <xTaskResumeAll+0xca>
TCB_t *pxTCB = NULL;
1a00147e:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a001480:	4b29      	ldr	r3, [pc, #164]	; (1a001528 <xTaskResumeAll+0xe0>)
1a001482:	681b      	ldr	r3, [r3, #0]
1a001484:	b31b      	cbz	r3, 1a0014ce <xTaskResumeAll+0x86>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
1a001486:	4b28      	ldr	r3, [pc, #160]	; (1a001528 <xTaskResumeAll+0xe0>)
1a001488:	68db      	ldr	r3, [r3, #12]
1a00148a:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a00148c:	f104 0018 	add.w	r0, r4, #24
1a001490:	f000 fac5 	bl	1a001a1e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001494:	1d25      	adds	r5, r4, #4
1a001496:	4628      	mov	r0, r5
1a001498:	f000 fac1 	bl	1a001a1e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a00149c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a00149e:	2201      	movs	r2, #1
1a0014a0:	409a      	lsls	r2, r3
1a0014a2:	4922      	ldr	r1, [pc, #136]	; (1a00152c <xTaskResumeAll+0xe4>)
1a0014a4:	6808      	ldr	r0, [r1, #0]
1a0014a6:	4302      	orrs	r2, r0
1a0014a8:	600a      	str	r2, [r1, #0]
1a0014aa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0014ae:	009a      	lsls	r2, r3, #2
1a0014b0:	4629      	mov	r1, r5
1a0014b2:	481f      	ldr	r0, [pc, #124]	; (1a001530 <xTaskResumeAll+0xe8>)
1a0014b4:	4410      	add	r0, r2
1a0014b6:	f000 fa8d 	bl	1a0019d4 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a0014ba:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a0014bc:	4b1d      	ldr	r3, [pc, #116]	; (1a001534 <xTaskResumeAll+0xec>)
1a0014be:	681b      	ldr	r3, [r3, #0]
1a0014c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0014c2:	429a      	cmp	r2, r3
1a0014c4:	d3dc      	bcc.n	1a001480 <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
1a0014c6:	4b1c      	ldr	r3, [pc, #112]	; (1a001538 <xTaskResumeAll+0xf0>)
1a0014c8:	2201      	movs	r2, #1
1a0014ca:	601a      	str	r2, [r3, #0]
1a0014cc:	e7d8      	b.n	1a001480 <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
1a0014ce:	b10c      	cbz	r4, 1a0014d4 <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
1a0014d0:	f7ff fce0 	bl	1a000e94 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
1a0014d4:	4b19      	ldr	r3, [pc, #100]	; (1a00153c <xTaskResumeAll+0xf4>)
1a0014d6:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
1a0014d8:	b974      	cbnz	r4, 1a0014f8 <xTaskResumeAll+0xb0>
				if( xYieldPending != pdFALSE )
1a0014da:	4b17      	ldr	r3, [pc, #92]	; (1a001538 <xTaskResumeAll+0xf0>)
1a0014dc:	681b      	ldr	r3, [r3, #0]
1a0014de:	b1e3      	cbz	r3, 1a00151a <xTaskResumeAll+0xd2>
					taskYIELD_IF_USING_PREEMPTION();
1a0014e0:	4b17      	ldr	r3, [pc, #92]	; (1a001540 <xTaskResumeAll+0xf8>)
1a0014e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0014e6:	601a      	str	r2, [r3, #0]
1a0014e8:	f3bf 8f4f 	dsb	sy
1a0014ec:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
1a0014f0:	2401      	movs	r4, #1
1a0014f2:	e00e      	b.n	1a001512 <xTaskResumeAll+0xca>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
1a0014f4:	3c01      	subs	r4, #1
1a0014f6:	d007      	beq.n	1a001508 <xTaskResumeAll+0xc0>
							if( xTaskIncrementTick() != pdFALSE )
1a0014f8:	f7ff ff1a 	bl	1a001330 <xTaskIncrementTick>
1a0014fc:	2800      	cmp	r0, #0
1a0014fe:	d0f9      	beq.n	1a0014f4 <xTaskResumeAll+0xac>
								xYieldPending = pdTRUE;
1a001500:	4b0d      	ldr	r3, [pc, #52]	; (1a001538 <xTaskResumeAll+0xf0>)
1a001502:	2201      	movs	r2, #1
1a001504:	601a      	str	r2, [r3, #0]
1a001506:	e7f5      	b.n	1a0014f4 <xTaskResumeAll+0xac>
						uxPendedTicks = 0;
1a001508:	4b0c      	ldr	r3, [pc, #48]	; (1a00153c <xTaskResumeAll+0xf4>)
1a00150a:	2200      	movs	r2, #0
1a00150c:	601a      	str	r2, [r3, #0]
1a00150e:	e7e4      	b.n	1a0014da <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
1a001510:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a001512:	f000 fe71 	bl	1a0021f8 <vPortExitCritical>
}
1a001516:	4620      	mov	r0, r4
1a001518:	bd38      	pop	{r3, r4, r5, pc}
BaseType_t xAlreadyYielded = pdFALSE;
1a00151a:	2400      	movs	r4, #0
1a00151c:	e7f9      	b.n	1a001512 <xTaskResumeAll+0xca>
1a00151e:	bf00      	nop
1a001520:	100022f0 	.word	0x100022f0
1a001524:	100022e4 	.word	0x100022e4
1a001528:	1000232c 	.word	0x1000232c
1a00152c:	100022f8 	.word	0x100022f8
1a001530:	10002258 	.word	0x10002258
1a001534:	1000224c 	.word	0x1000224c
1a001538:	10002370 	.word	0x10002370
1a00153c:	100022ec 	.word	0x100022ec
1a001540:	e000ed04 	.word	0xe000ed04

1a001544 <vTaskDelayUntil>:
	{
1a001544:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxPreviousWakeTime );
1a001546:	b150      	cbz	r0, 1a00155e <vTaskDelayUntil+0x1a>
1a001548:	4605      	mov	r5, r0
		configASSERT( ( xTimeIncrement > 0U ) );
1a00154a:	b989      	cbnz	r1, 1a001570 <vTaskDelayUntil+0x2c>
1a00154c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001550:	f383 8811 	msr	BASEPRI, r3
1a001554:	f3bf 8f6f 	isb	sy
1a001558:	f3bf 8f4f 	dsb	sy
1a00155c:	e7fe      	b.n	1a00155c <vTaskDelayUntil+0x18>
1a00155e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001562:	f383 8811 	msr	BASEPRI, r3
1a001566:	f3bf 8f6f 	isb	sy
1a00156a:	f3bf 8f4f 	dsb	sy
		configASSERT( pxPreviousWakeTime );
1a00156e:	e7fe      	b.n	1a00156e <vTaskDelayUntil+0x2a>
		configASSERT( uxSchedulerSuspended == 0 );
1a001570:	4b1a      	ldr	r3, [pc, #104]	; (1a0015dc <vTaskDelayUntil+0x98>)
1a001572:	681b      	ldr	r3, [r3, #0]
1a001574:	b143      	cbz	r3, 1a001588 <vTaskDelayUntil+0x44>
1a001576:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00157a:	f383 8811 	msr	BASEPRI, r3
1a00157e:	f3bf 8f6f 	isb	sy
1a001582:	f3bf 8f4f 	dsb	sy
1a001586:	e7fe      	b.n	1a001586 <vTaskDelayUntil+0x42>
1a001588:	460c      	mov	r4, r1
		vTaskSuspendAll();
1a00158a:	f7ff fec3 	bl	1a001314 <vTaskSuspendAll>
			const TickType_t xConstTickCount = xTickCount;
1a00158e:	4b14      	ldr	r3, [pc, #80]	; (1a0015e0 <vTaskDelayUntil+0x9c>)
1a001590:	6818      	ldr	r0, [r3, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
1a001592:	682a      	ldr	r2, [r5, #0]
1a001594:	4414      	add	r4, r2
			if( xConstTickCount < *pxPreviousWakeTime )
1a001596:	4282      	cmp	r2, r0
1a001598:	d909      	bls.n	1a0015ae <vTaskDelayUntil+0x6a>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
1a00159a:	42a2      	cmp	r2, r4
1a00159c:	d801      	bhi.n	1a0015a2 <vTaskDelayUntil+0x5e>
			*pxPreviousWakeTime = xTimeToWake;
1a00159e:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
1a0015a0:	e00e      	b.n	1a0015c0 <vTaskDelayUntil+0x7c>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
1a0015a2:	42a0      	cmp	r0, r4
1a0015a4:	d301      	bcc.n	1a0015aa <vTaskDelayUntil+0x66>
			*pxPreviousWakeTime = xTimeToWake;
1a0015a6:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
1a0015a8:	e00a      	b.n	1a0015c0 <vTaskDelayUntil+0x7c>
			*pxPreviousWakeTime = xTimeToWake;
1a0015aa:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
1a0015ac:	e004      	b.n	1a0015b8 <vTaskDelayUntil+0x74>
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
1a0015ae:	42a2      	cmp	r2, r4
1a0015b0:	d801      	bhi.n	1a0015b6 <vTaskDelayUntil+0x72>
1a0015b2:	42a0      	cmp	r0, r4
1a0015b4:	d210      	bcs.n	1a0015d8 <vTaskDelayUntil+0x94>
			*pxPreviousWakeTime = xTimeToWake;
1a0015b6:	602c      	str	r4, [r5, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
1a0015b8:	2100      	movs	r1, #0
1a0015ba:	1a20      	subs	r0, r4, r0
1a0015bc:	f7ff fda8 	bl	1a001110 <prvAddCurrentTaskToDelayedList>
		xAlreadyYielded = xTaskResumeAll();
1a0015c0:	f7ff ff42 	bl	1a001448 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
1a0015c4:	b938      	cbnz	r0, 1a0015d6 <vTaskDelayUntil+0x92>
			portYIELD_WITHIN_API();
1a0015c6:	4b07      	ldr	r3, [pc, #28]	; (1a0015e4 <vTaskDelayUntil+0xa0>)
1a0015c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0015cc:	601a      	str	r2, [r3, #0]
1a0015ce:	f3bf 8f4f 	dsb	sy
1a0015d2:	f3bf 8f6f 	isb	sy
	}
1a0015d6:	bd38      	pop	{r3, r4, r5, pc}
			*pxPreviousWakeTime = xTimeToWake;
1a0015d8:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
1a0015da:	e7f1      	b.n	1a0015c0 <vTaskDelayUntil+0x7c>
1a0015dc:	100022f0 	.word	0x100022f0
1a0015e0:	1000236c 	.word	0x1000236c
1a0015e4:	e000ed04 	.word	0xe000ed04

1a0015e8 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
1a0015e8:	4b2d      	ldr	r3, [pc, #180]	; (1a0016a0 <vTaskSwitchContext+0xb8>)
1a0015ea:	681b      	ldr	r3, [r3, #0]
1a0015ec:	b11b      	cbz	r3, 1a0015f6 <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
1a0015ee:	4b2d      	ldr	r3, [pc, #180]	; (1a0016a4 <vTaskSwitchContext+0xbc>)
1a0015f0:	2201      	movs	r2, #1
1a0015f2:	601a      	str	r2, [r3, #0]
1a0015f4:	4770      	bx	lr
{
1a0015f6:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
1a0015f8:	4b2a      	ldr	r3, [pc, #168]	; (1a0016a4 <vTaskSwitchContext+0xbc>)
1a0015fa:	2200      	movs	r2, #0
1a0015fc:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
1a0015fe:	4b2a      	ldr	r3, [pc, #168]	; (1a0016a8 <vTaskSwitchContext+0xc0>)
1a001600:	681b      	ldr	r3, [r3, #0]
1a001602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a001604:	681a      	ldr	r2, [r3, #0]
1a001606:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a00160a:	d103      	bne.n	1a001614 <vTaskSwitchContext+0x2c>
1a00160c:	685a      	ldr	r2, [r3, #4]
1a00160e:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001612:	d01b      	beq.n	1a00164c <vTaskSwitchContext+0x64>
1a001614:	4b24      	ldr	r3, [pc, #144]	; (1a0016a8 <vTaskSwitchContext+0xc0>)
1a001616:	6818      	ldr	r0, [r3, #0]
1a001618:	6819      	ldr	r1, [r3, #0]
1a00161a:	3134      	adds	r1, #52	; 0x34
1a00161c:	f000 f9a6 	bl	1a00196c <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001620:	4b22      	ldr	r3, [pc, #136]	; (1a0016ac <vTaskSwitchContext+0xc4>)
1a001622:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
1a001624:	fab3 f383 	clz	r3, r3
1a001628:	b2db      	uxtb	r3, r3
1a00162a:	f1c3 031f 	rsb	r3, r3, #31
1a00162e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a001632:	008a      	lsls	r2, r1, #2
1a001634:	491e      	ldr	r1, [pc, #120]	; (1a0016b0 <vTaskSwitchContext+0xc8>)
1a001636:	588a      	ldr	r2, [r1, r2]
1a001638:	b98a      	cbnz	r2, 1a00165e <vTaskSwitchContext+0x76>
	__asm volatile
1a00163a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00163e:	f383 8811 	msr	BASEPRI, r3
1a001642:	f3bf 8f6f 	isb	sy
1a001646:	f3bf 8f4f 	dsb	sy
1a00164a:	e7fe      	b.n	1a00164a <vTaskSwitchContext+0x62>
		taskCHECK_FOR_STACK_OVERFLOW();
1a00164c:	689a      	ldr	r2, [r3, #8]
1a00164e:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001652:	d1df      	bne.n	1a001614 <vTaskSwitchContext+0x2c>
1a001654:	68db      	ldr	r3, [r3, #12]
1a001656:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
1a00165a:	d1db      	bne.n	1a001614 <vTaskSwitchContext+0x2c>
1a00165c:	e7e0      	b.n	1a001620 <vTaskSwitchContext+0x38>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a00165e:	4814      	ldr	r0, [pc, #80]	; (1a0016b0 <vTaskSwitchContext+0xc8>)
1a001660:	009a      	lsls	r2, r3, #2
1a001662:	18d4      	adds	r4, r2, r3
1a001664:	00a1      	lsls	r1, r4, #2
1a001666:	4401      	add	r1, r0
1a001668:	684c      	ldr	r4, [r1, #4]
1a00166a:	6864      	ldr	r4, [r4, #4]
1a00166c:	604c      	str	r4, [r1, #4]
1a00166e:	441a      	add	r2, r3
1a001670:	0091      	lsls	r1, r2, #2
1a001672:	3108      	adds	r1, #8
1a001674:	4408      	add	r0, r1
1a001676:	4284      	cmp	r4, r0
1a001678:	d009      	beq.n	1a00168e <vTaskSwitchContext+0xa6>
1a00167a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00167e:	009a      	lsls	r2, r3, #2
1a001680:	4b0b      	ldr	r3, [pc, #44]	; (1a0016b0 <vTaskSwitchContext+0xc8>)
1a001682:	4413      	add	r3, r2
1a001684:	685b      	ldr	r3, [r3, #4]
1a001686:	68da      	ldr	r2, [r3, #12]
1a001688:	4b07      	ldr	r3, [pc, #28]	; (1a0016a8 <vTaskSwitchContext+0xc0>)
1a00168a:	601a      	str	r2, [r3, #0]
}
1a00168c:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a00168e:	6860      	ldr	r0, [r4, #4]
1a001690:	eb03 0283 	add.w	r2, r3, r3, lsl #2
1a001694:	0091      	lsls	r1, r2, #2
1a001696:	4a06      	ldr	r2, [pc, #24]	; (1a0016b0 <vTaskSwitchContext+0xc8>)
1a001698:	440a      	add	r2, r1
1a00169a:	6050      	str	r0, [r2, #4]
1a00169c:	e7ed      	b.n	1a00167a <vTaskSwitchContext+0x92>
1a00169e:	bf00      	nop
1a0016a0:	100022f0 	.word	0x100022f0
1a0016a4:	10002370 	.word	0x10002370
1a0016a8:	1000224c 	.word	0x1000224c
1a0016ac:	100022f8 	.word	0x100022f8
1a0016b0:	10002258 	.word	0x10002258

1a0016b4 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
1a0016b4:	b158      	cbz	r0, 1a0016ce <vTaskPlaceOnEventList+0x1a>
{
1a0016b6:	b510      	push	{r4, lr}
1a0016b8:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a0016ba:	4b09      	ldr	r3, [pc, #36]	; (1a0016e0 <vTaskPlaceOnEventList+0x2c>)
1a0016bc:	6819      	ldr	r1, [r3, #0]
1a0016be:	3118      	adds	r1, #24
1a0016c0:	f000 f993 	bl	1a0019ea <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a0016c4:	2101      	movs	r1, #1
1a0016c6:	4620      	mov	r0, r4
1a0016c8:	f7ff fd22 	bl	1a001110 <prvAddCurrentTaskToDelayedList>
}
1a0016cc:	bd10      	pop	{r4, pc}
1a0016ce:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0016d2:	f383 8811 	msr	BASEPRI, r3
1a0016d6:	f3bf 8f6f 	isb	sy
1a0016da:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
1a0016de:	e7fe      	b.n	1a0016de <vTaskPlaceOnEventList+0x2a>
1a0016e0:	1000224c 	.word	0x1000224c

1a0016e4 <vTaskPlaceOnEventListRestricted>:
	{
1a0016e4:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
1a0016e6:	b170      	cbz	r0, 1a001706 <vTaskPlaceOnEventListRestricted+0x22>
1a0016e8:	460c      	mov	r4, r1
1a0016ea:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a0016ec:	4a0a      	ldr	r2, [pc, #40]	; (1a001718 <vTaskPlaceOnEventListRestricted+0x34>)
1a0016ee:	6811      	ldr	r1, [r2, #0]
1a0016f0:	3118      	adds	r1, #24
1a0016f2:	f000 f96f 	bl	1a0019d4 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
1a0016f6:	b10d      	cbz	r5, 1a0016fc <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
1a0016f8:	f04f 34ff 	mov.w	r4, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
1a0016fc:	4629      	mov	r1, r5
1a0016fe:	4620      	mov	r0, r4
1a001700:	f7ff fd06 	bl	1a001110 <prvAddCurrentTaskToDelayedList>
	}
1a001704:	bd38      	pop	{r3, r4, r5, pc}
1a001706:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00170a:	f383 8811 	msr	BASEPRI, r3
1a00170e:	f3bf 8f6f 	isb	sy
1a001712:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
1a001716:	e7fe      	b.n	1a001716 <vTaskPlaceOnEventListRestricted+0x32>
1a001718:	1000224c 	.word	0x1000224c

1a00171c <xTaskRemoveFromEventList>:
{
1a00171c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
1a00171e:	68c3      	ldr	r3, [r0, #12]
1a001720:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
1a001722:	b324      	cbz	r4, 1a00176e <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
1a001724:	f104 0518 	add.w	r5, r4, #24
1a001728:	4628      	mov	r0, r5
1a00172a:	f000 f978 	bl	1a001a1e <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a00172e:	4b18      	ldr	r3, [pc, #96]	; (1a001790 <xTaskRemoveFromEventList+0x74>)
1a001730:	681b      	ldr	r3, [r3, #0]
1a001732:	bb2b      	cbnz	r3, 1a001780 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
1a001734:	1d25      	adds	r5, r4, #4
1a001736:	4628      	mov	r0, r5
1a001738:	f000 f971 	bl	1a001a1e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
1a00173c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a00173e:	2201      	movs	r2, #1
1a001740:	409a      	lsls	r2, r3
1a001742:	4914      	ldr	r1, [pc, #80]	; (1a001794 <xTaskRemoveFromEventList+0x78>)
1a001744:	6808      	ldr	r0, [r1, #0]
1a001746:	4302      	orrs	r2, r0
1a001748:	600a      	str	r2, [r1, #0]
1a00174a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00174e:	009a      	lsls	r2, r3, #2
1a001750:	4629      	mov	r1, r5
1a001752:	4811      	ldr	r0, [pc, #68]	; (1a001798 <xTaskRemoveFromEventList+0x7c>)
1a001754:	4410      	add	r0, r2
1a001756:	f000 f93d 	bl	1a0019d4 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
1a00175a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a00175c:	4b0f      	ldr	r3, [pc, #60]	; (1a00179c <xTaskRemoveFromEventList+0x80>)
1a00175e:	681b      	ldr	r3, [r3, #0]
1a001760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001762:	429a      	cmp	r2, r3
1a001764:	d911      	bls.n	1a00178a <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
1a001766:	2001      	movs	r0, #1
1a001768:	4b0d      	ldr	r3, [pc, #52]	; (1a0017a0 <xTaskRemoveFromEventList+0x84>)
1a00176a:	6018      	str	r0, [r3, #0]
1a00176c:	e00e      	b.n	1a00178c <xTaskRemoveFromEventList+0x70>
1a00176e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001772:	f383 8811 	msr	BASEPRI, r3
1a001776:	f3bf 8f6f 	isb	sy
1a00177a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
1a00177e:	e7fe      	b.n	1a00177e <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
1a001780:	4629      	mov	r1, r5
1a001782:	4808      	ldr	r0, [pc, #32]	; (1a0017a4 <xTaskRemoveFromEventList+0x88>)
1a001784:	f000 f926 	bl	1a0019d4 <vListInsertEnd>
1a001788:	e7e7      	b.n	1a00175a <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
1a00178a:	2000      	movs	r0, #0
}
1a00178c:	bd38      	pop	{r3, r4, r5, pc}
1a00178e:	bf00      	nop
1a001790:	100022f0 	.word	0x100022f0
1a001794:	100022f8 	.word	0x100022f8
1a001798:	10002258 	.word	0x10002258
1a00179c:	1000224c 	.word	0x1000224c
1a0017a0:	10002370 	.word	0x10002370
1a0017a4:	1000232c 	.word	0x1000232c

1a0017a8 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
1a0017a8:	4b03      	ldr	r3, [pc, #12]	; (1a0017b8 <vTaskInternalSetTimeOutState+0x10>)
1a0017aa:	681b      	ldr	r3, [r3, #0]
1a0017ac:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
1a0017ae:	4b03      	ldr	r3, [pc, #12]	; (1a0017bc <vTaskInternalSetTimeOutState+0x14>)
1a0017b0:	681b      	ldr	r3, [r3, #0]
1a0017b2:	6043      	str	r3, [r0, #4]
}
1a0017b4:	4770      	bx	lr
1a0017b6:	bf00      	nop
1a0017b8:	10002328 	.word	0x10002328
1a0017bc:	1000236c 	.word	0x1000236c

1a0017c0 <xTaskCheckForTimeOut>:
{
1a0017c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
1a0017c2:	b1c8      	cbz	r0, 1a0017f8 <xTaskCheckForTimeOut+0x38>
1a0017c4:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
1a0017c6:	b301      	cbz	r1, 1a00180a <xTaskCheckForTimeOut+0x4a>
1a0017c8:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
1a0017ca:	f000 fcf3 	bl	1a0021b4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
1a0017ce:	4b1b      	ldr	r3, [pc, #108]	; (1a00183c <xTaskCheckForTimeOut+0x7c>)
1a0017d0:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
1a0017d2:	686b      	ldr	r3, [r5, #4]
1a0017d4:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
1a0017d6:	6822      	ldr	r2, [r4, #0]
1a0017d8:	f1b2 3fff 	cmp.w	r2, #4294967295
1a0017dc:	d026      	beq.n	1a00182c <xTaskCheckForTimeOut+0x6c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
1a0017de:	682f      	ldr	r7, [r5, #0]
1a0017e0:	4e17      	ldr	r6, [pc, #92]	; (1a001840 <xTaskCheckForTimeOut+0x80>)
1a0017e2:	6836      	ldr	r6, [r6, #0]
1a0017e4:	42b7      	cmp	r7, r6
1a0017e6:	d001      	beq.n	1a0017ec <xTaskCheckForTimeOut+0x2c>
1a0017e8:	428b      	cmp	r3, r1
1a0017ea:	d924      	bls.n	1a001836 <xTaskCheckForTimeOut+0x76>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
1a0017ec:	4282      	cmp	r2, r0
1a0017ee:	d815      	bhi.n	1a00181c <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
1a0017f0:	2300      	movs	r3, #0
1a0017f2:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
1a0017f4:	2401      	movs	r4, #1
1a0017f6:	e01a      	b.n	1a00182e <xTaskCheckForTimeOut+0x6e>
1a0017f8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0017fc:	f383 8811 	msr	BASEPRI, r3
1a001800:	f3bf 8f6f 	isb	sy
1a001804:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
1a001808:	e7fe      	b.n	1a001808 <xTaskCheckForTimeOut+0x48>
1a00180a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00180e:	f383 8811 	msr	BASEPRI, r3
1a001812:	f3bf 8f6f 	isb	sy
1a001816:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
1a00181a:	e7fe      	b.n	1a00181a <xTaskCheckForTimeOut+0x5a>
			*pxTicksToWait -= xElapsedTime;
1a00181c:	1a5b      	subs	r3, r3, r1
1a00181e:	4413      	add	r3, r2
1a001820:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
1a001822:	4628      	mov	r0, r5
1a001824:	f7ff ffc0 	bl	1a0017a8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
1a001828:	2400      	movs	r4, #0
1a00182a:	e000      	b.n	1a00182e <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
1a00182c:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a00182e:	f000 fce3 	bl	1a0021f8 <vPortExitCritical>
}
1a001832:	4620      	mov	r0, r4
1a001834:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			xReturn = pdTRUE;
1a001836:	2401      	movs	r4, #1
1a001838:	e7f9      	b.n	1a00182e <xTaskCheckForTimeOut+0x6e>
1a00183a:	bf00      	nop
1a00183c:	1000236c 	.word	0x1000236c
1a001840:	10002328 	.word	0x10002328

1a001844 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
1a001844:	4b01      	ldr	r3, [pc, #4]	; (1a00184c <vTaskMissedYield+0x8>)
1a001846:	2201      	movs	r2, #1
1a001848:	601a      	str	r2, [r3, #0]
}
1a00184a:	4770      	bx	lr
1a00184c:	10002370 	.word	0x10002370

1a001850 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
1a001850:	4b05      	ldr	r3, [pc, #20]	; (1a001868 <xTaskGetSchedulerState+0x18>)
1a001852:	681b      	ldr	r3, [r3, #0]
1a001854:	b133      	cbz	r3, 1a001864 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001856:	4b05      	ldr	r3, [pc, #20]	; (1a00186c <xTaskGetSchedulerState+0x1c>)
1a001858:	681b      	ldr	r3, [r3, #0]
1a00185a:	b10b      	cbz	r3, 1a001860 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
1a00185c:	2000      	movs	r0, #0
	}
1a00185e:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
1a001860:	2002      	movs	r0, #2
1a001862:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
1a001864:	2001      	movs	r0, #1
1a001866:	4770      	bx	lr
1a001868:	10002340 	.word	0x10002340
1a00186c:	100022f0 	.word	0x100022f0

1a001870 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
1a001870:	2800      	cmp	r0, #0
1a001872:	d04c      	beq.n	1a00190e <xTaskPriorityDisinherit+0x9e>
	{
1a001874:	b538      	push	{r3, r4, r5, lr}
1a001876:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
1a001878:	4a27      	ldr	r2, [pc, #156]	; (1a001918 <xTaskPriorityDisinherit+0xa8>)
1a00187a:	6812      	ldr	r2, [r2, #0]
1a00187c:	4282      	cmp	r2, r0
1a00187e:	d008      	beq.n	1a001892 <xTaskPriorityDisinherit+0x22>
1a001880:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001884:	f383 8811 	msr	BASEPRI, r3
1a001888:	f3bf 8f6f 	isb	sy
1a00188c:	f3bf 8f4f 	dsb	sy
1a001890:	e7fe      	b.n	1a001890 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
1a001892:	6d42      	ldr	r2, [r0, #84]	; 0x54
1a001894:	b942      	cbnz	r2, 1a0018a8 <xTaskPriorityDisinherit+0x38>
1a001896:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00189a:	f383 8811 	msr	BASEPRI, r3
1a00189e:	f3bf 8f6f 	isb	sy
1a0018a2:	f3bf 8f4f 	dsb	sy
1a0018a6:	e7fe      	b.n	1a0018a6 <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
1a0018a8:	3a01      	subs	r2, #1
1a0018aa:	6542      	str	r2, [r0, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
1a0018ac:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
1a0018ae:	6d21      	ldr	r1, [r4, #80]	; 0x50
1a0018b0:	4288      	cmp	r0, r1
1a0018b2:	d02e      	beq.n	1a001912 <xTaskPriorityDisinherit+0xa2>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
1a0018b4:	b10a      	cbz	r2, 1a0018ba <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
1a0018b6:	2000      	movs	r0, #0
	}
1a0018b8:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a0018ba:	1d25      	adds	r5, r4, #4
1a0018bc:	4628      	mov	r0, r5
1a0018be:	f000 f8ae 	bl	1a001a1e <uxListRemove>
1a0018c2:	b970      	cbnz	r0, 1a0018e2 <xTaskPriorityDisinherit+0x72>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a0018c4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a0018c6:	eb02 0182 	add.w	r1, r2, r2, lsl #2
1a0018ca:	008b      	lsls	r3, r1, #2
1a0018cc:	4913      	ldr	r1, [pc, #76]	; (1a00191c <xTaskPriorityDisinherit+0xac>)
1a0018ce:	58cb      	ldr	r3, [r1, r3]
1a0018d0:	b93b      	cbnz	r3, 1a0018e2 <xTaskPriorityDisinherit+0x72>
1a0018d2:	2301      	movs	r3, #1
1a0018d4:	fa03 f202 	lsl.w	r2, r3, r2
1a0018d8:	4911      	ldr	r1, [pc, #68]	; (1a001920 <xTaskPriorityDisinherit+0xb0>)
1a0018da:	680b      	ldr	r3, [r1, #0]
1a0018dc:	ea23 0302 	bic.w	r3, r3, r2
1a0018e0:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
1a0018e2:	6d23      	ldr	r3, [r4, #80]	; 0x50
1a0018e4:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0018e6:	f1c3 0207 	rsb	r2, r3, #7
1a0018ea:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
1a0018ec:	2401      	movs	r4, #1
1a0018ee:	fa04 f203 	lsl.w	r2, r4, r3
1a0018f2:	490b      	ldr	r1, [pc, #44]	; (1a001920 <xTaskPriorityDisinherit+0xb0>)
1a0018f4:	6808      	ldr	r0, [r1, #0]
1a0018f6:	4302      	orrs	r2, r0
1a0018f8:	600a      	str	r2, [r1, #0]
1a0018fa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0018fe:	009a      	lsls	r2, r3, #2
1a001900:	4629      	mov	r1, r5
1a001902:	4806      	ldr	r0, [pc, #24]	; (1a00191c <xTaskPriorityDisinherit+0xac>)
1a001904:	4410      	add	r0, r2
1a001906:	f000 f865 	bl	1a0019d4 <vListInsertEnd>
					xReturn = pdTRUE;
1a00190a:	4620      	mov	r0, r4
1a00190c:	e7d4      	b.n	1a0018b8 <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
1a00190e:	2000      	movs	r0, #0
	}
1a001910:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
1a001912:	2000      	movs	r0, #0
1a001914:	e7d0      	b.n	1a0018b8 <xTaskPriorityDisinherit+0x48>
1a001916:	bf00      	nop
1a001918:	1000224c 	.word	0x1000224c
1a00191c:	10002258 	.word	0x10002258
1a001920:	100022f8 	.word	0x100022f8

1a001924 <vAssertCalled>:
#include <task.h>

#define WEAK __attribute__ ((weak))

WEAK void vAssertCalled( uint32_t ulLine, const char * const pcFile )
{
1a001924:	b510      	push	{r4, lr}
1a001926:	b082      	sub	sp, #8
1a001928:	460c      	mov	r4, r1
// The following two variables are just to ensure the parameters are not
// optimised away and therefore unavailable when viewed in the debugger.
   volatile uint32_t ulLineNumber = ulLine, ulSetNonZeroInDebuggerToReturn = 0;
1a00192a:	9001      	str	r0, [sp, #4]
1a00192c:	2300      	movs	r3, #0
1a00192e:	9300      	str	r3, [sp, #0]
   volatile const char * const pcFileName = pcFile;

   taskENTER_CRITICAL();
1a001930:	f000 fc40 	bl	1a0021b4 <vPortEnterCritical>
   {
      printf( "\r\nvAssertCalled()\r\n   LLine Number = %d\r\n   File Name = %s\r\n\r\n",
1a001934:	9901      	ldr	r1, [sp, #4]
1a001936:	4622      	mov	r2, r4
1a001938:	4804      	ldr	r0, [pc, #16]	; (1a00194c <vAssertCalled+0x28>)
1a00193a:	f003 fb8d 	bl	1a005058 <iprintf>
              ulLineNumber, pcFileName ); // @Eric
      while( ulSetNonZeroInDebuggerToReturn == 0 ) {
1a00193e:	9b00      	ldr	r3, [sp, #0]
1a001940:	2b00      	cmp	r3, #0
1a001942:	d0fc      	beq.n	1a00193e <vAssertCalled+0x1a>
         // If you want to set out of this function in the debugger to see
         // the assert() location then set ulSetNonZeroInDebuggerToReturn to a
         // non-zero value.
      }
   }
   taskEXIT_CRITICAL();
1a001944:	f000 fc58 	bl	1a0021f8 <vPortExitCritical>

//   printf( "Stop in a while(1)\r\n\r\n" ); // @Eric
//   while(1); // @Eric
}
1a001948:	b002      	add	sp, #8
1a00194a:	bd10      	pop	{r4, pc}
1a00194c:	1a0056f8 	.word	0x1a0056f8

1a001950 <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

WEAK void vApplicationMallocFailedHook( void )
{
1a001950:	b508      	push	{r3, lr}
   // parts of the demo application.  If heap_1.c, heap_2.c or heap_4.c are used,
   // then the size of the heap available to pvPortMalloc() is defined by
   // configTOTAL_HEAP_SIZE in FreeRTOSConfig.h, and the xPortGetFreeHeapSize()
   // API function can be used to query the size of free heap space that remains.
   // More information is provided in the book text.
   printf( "Application Malloc Failed Hook!\r\n" );
1a001952:	4804      	ldr	r0, [pc, #16]	; (1a001964 <vApplicationMallocFailedHook+0x14>)
1a001954:	f003 fc06 	bl	1a005164 <puts>
   vAssertCalled( __LINE__, __FILE__ );
1a001958:	4903      	ldr	r1, [pc, #12]	; (1a001968 <vApplicationMallocFailedHook+0x18>)
1a00195a:	202c      	movs	r0, #44	; 0x2c
1a00195c:	f7ff ffe2 	bl	1a001924 <vAssertCalled>
}
1a001960:	bd08      	pop	{r3, pc}
1a001962:	bf00      	nop
1a001964:	1a005684 	.word	0x1a005684
1a001968:	1a0056a8 	.word	0x1a0056a8

1a00196c <vApplicationStackOverflowHook>:
}
#endif /* 0 */
/*-----------------------------------------------------------*/

WEAK void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
1a00196c:	b508      	push	{r3, lr}

   // Run time stack overflow checking is performed if
   // configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   // called if a stack overflow is detected. More information is provided in the
   // book text.
   printf( "\r\nApplication Stack Overflow!! on Task: %s\r\n", (char*)pcTaskName );
1a00196e:	4804      	ldr	r0, [pc, #16]	; (1a001980 <vApplicationStackOverflowHook+0x14>)
1a001970:	f003 fb72 	bl	1a005058 <iprintf>
   vAssertCalled( __LINE__, __FILE__ );
1a001974:	4903      	ldr	r1, [pc, #12]	; (1a001984 <vApplicationStackOverflowHook+0x18>)
1a001976:	2050      	movs	r0, #80	; 0x50
1a001978:	f7ff ffd4 	bl	1a001924 <vAssertCalled>
}
1a00197c:	bd08      	pop	{r3, pc}
1a00197e:	bf00      	nop
1a001980:	1a0056c8 	.word	0x1a0056c8
1a001984:	1a0056a8 	.word	0x1a0056a8

1a001988 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCB;
static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

    /* Pass out a pointer to the StaticTask_t structure in which the Idle task's
    state will be stored. */
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
1a001988:	4b03      	ldr	r3, [pc, #12]	; (1a001998 <vApplicationGetIdleTaskMemory+0x10>)
1a00198a:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Idle task's stack. */
    *ppxIdleTaskStackBuffer = uxIdleTaskStack;
1a00198c:	4b03      	ldr	r3, [pc, #12]	; (1a00199c <vApplicationGetIdleTaskMemory+0x14>)
1a00198e:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configMINIMAL_STACK_SIZE is specified in words, not bytes. */
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
1a001990:	235a      	movs	r3, #90	; 0x5a
1a001992:	6013      	str	r3, [r2, #0]
}
1a001994:	4770      	bx	lr
1a001996:	bf00      	nop
1a001998:	10002a7c 	.word	0x10002a7c
1a00199c:	10002374 	.word	0x10002374

1a0019a0 <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCB;
static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

    /* Pass out a pointer to the StaticTask_t structure in which the Timer
    task's state will be stored. */
    *ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
1a0019a0:	4b03      	ldr	r3, [pc, #12]	; (1a0019b0 <vApplicationGetTimerTaskMemory+0x10>)
1a0019a2:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Timer task's stack. */
    *ppxTimerTaskStackBuffer = uxTimerTaskStack;
1a0019a4:	4b03      	ldr	r3, [pc, #12]	; (1a0019b4 <vApplicationGetTimerTaskMemory+0x14>)
1a0019a6:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configTIMER_TASK_STACK_DEPTH is specified in words, not bytes. */
    *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
1a0019a8:	f44f 73b4 	mov.w	r3, #360	; 0x168
1a0019ac:	6013      	str	r3, [r2, #0]
1a0019ae:	4770      	bx	lr
1a0019b0:	10002adc 	.word	0x10002adc
1a0019b4:	100024dc 	.word	0x100024dc

1a0019b8 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0019b8:	f100 0308 	add.w	r3, r0, #8
1a0019bc:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
1a0019be:	f04f 32ff 	mov.w	r2, #4294967295
1a0019c2:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0019c4:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0019c6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
1a0019c8:	2300      	movs	r3, #0
1a0019ca:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
1a0019cc:	4770      	bx	lr

1a0019ce <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
1a0019ce:	2300      	movs	r3, #0
1a0019d0:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
1a0019d2:	4770      	bx	lr

1a0019d4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
1a0019d4:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
1a0019d6:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
1a0019d8:	689a      	ldr	r2, [r3, #8]
1a0019da:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
1a0019dc:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
1a0019de:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a0019e0:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a0019e2:	6803      	ldr	r3, [r0, #0]
1a0019e4:	3301      	adds	r3, #1
1a0019e6:	6003      	str	r3, [r0, #0]
}
1a0019e8:	4770      	bx	lr

1a0019ea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a0019ea:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
1a0019ec:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
1a0019ee:	f1b5 3fff 	cmp.w	r5, #4294967295
1a0019f2:	d002      	beq.n	1a0019fa <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0019f4:	f100 0208 	add.w	r2, r0, #8
1a0019f8:	e002      	b.n	1a001a00 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
1a0019fa:	6902      	ldr	r2, [r0, #16]
1a0019fc:	e004      	b.n	1a001a08 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0019fe:	461a      	mov	r2, r3
1a001a00:	6853      	ldr	r3, [r2, #4]
1a001a02:	681c      	ldr	r4, [r3, #0]
1a001a04:	42ac      	cmp	r4, r5
1a001a06:	d9fa      	bls.n	1a0019fe <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
1a001a08:	6853      	ldr	r3, [r2, #4]
1a001a0a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
1a001a0c:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
1a001a0e:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
1a001a10:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a001a12:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a001a14:	6803      	ldr	r3, [r0, #0]
1a001a16:	3301      	adds	r3, #1
1a001a18:	6003      	str	r3, [r0, #0]
}
1a001a1a:	bc30      	pop	{r4, r5}
1a001a1c:	4770      	bx	lr

1a001a1e <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
1a001a1e:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
1a001a20:	6841      	ldr	r1, [r0, #4]
1a001a22:	6882      	ldr	r2, [r0, #8]
1a001a24:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
1a001a26:	6841      	ldr	r1, [r0, #4]
1a001a28:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
1a001a2a:	685a      	ldr	r2, [r3, #4]
1a001a2c:	4282      	cmp	r2, r0
1a001a2e:	d006      	beq.n	1a001a3e <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
1a001a30:	2200      	movs	r2, #0
1a001a32:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
1a001a34:	681a      	ldr	r2, [r3, #0]
1a001a36:	3a01      	subs	r2, #1
1a001a38:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
1a001a3a:	6818      	ldr	r0, [r3, #0]
}
1a001a3c:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
1a001a3e:	6882      	ldr	r2, [r0, #8]
1a001a40:	605a      	str	r2, [r3, #4]
1a001a42:	e7f5      	b.n	1a001a30 <uxListRemove+0x12>

1a001a44 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
1a001a44:	b510      	push	{r4, lr}
1a001a46:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a001a48:	f000 fbb4 	bl	1a0021b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
1a001a4c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a001a4e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a001a50:	429a      	cmp	r2, r3
1a001a52:	d004      	beq.n	1a001a5e <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
1a001a54:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a001a56:	f000 fbcf 	bl	1a0021f8 <vPortExitCritical>

	return xReturn;
}
1a001a5a:	4620      	mov	r0, r4
1a001a5c:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a001a5e:	2401      	movs	r4, #1
1a001a60:	e7f9      	b.n	1a001a56 <prvIsQueueFull+0x12>

1a001a62 <prvIsQueueEmpty>:
{
1a001a62:	b510      	push	{r4, lr}
1a001a64:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a001a66:	f000 fba5 	bl	1a0021b4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
1a001a6a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a001a6c:	b923      	cbnz	r3, 1a001a78 <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
1a001a6e:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
1a001a70:	f000 fbc2 	bl	1a0021f8 <vPortExitCritical>
}
1a001a74:	4620      	mov	r0, r4
1a001a76:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
1a001a78:	2400      	movs	r4, #0
1a001a7a:	e7f9      	b.n	1a001a70 <prvIsQueueEmpty+0xe>

1a001a7c <prvCopyDataToQueue>:
{
1a001a7c:	b570      	push	{r4, r5, r6, lr}
1a001a7e:	4604      	mov	r4, r0
1a001a80:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a001a82:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
1a001a84:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a001a86:	b95a      	cbnz	r2, 1a001aa0 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a001a88:	6803      	ldr	r3, [r0, #0]
1a001a8a:	b11b      	cbz	r3, 1a001a94 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
1a001a8c:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a001a8e:	3501      	adds	r5, #1
1a001a90:	63a5      	str	r5, [r4, #56]	; 0x38
}
1a001a92:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
1a001a94:	6840      	ldr	r0, [r0, #4]
1a001a96:	f7ff feeb 	bl	1a001870 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
1a001a9a:	2300      	movs	r3, #0
1a001a9c:	6063      	str	r3, [r4, #4]
1a001a9e:	e7f6      	b.n	1a001a8e <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
1a001aa0:	b96e      	cbnz	r6, 1a001abe <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
1a001aa2:	6880      	ldr	r0, [r0, #8]
1a001aa4:	f002 ff3d 	bl	1a004922 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
1a001aa8:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a001aaa:	68a3      	ldr	r3, [r4, #8]
1a001aac:	4413      	add	r3, r2
1a001aae:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a001ab0:	6862      	ldr	r2, [r4, #4]
1a001ab2:	4293      	cmp	r3, r2
1a001ab4:	d319      	bcc.n	1a001aea <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
1a001ab6:	6823      	ldr	r3, [r4, #0]
1a001ab8:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
1a001aba:	2000      	movs	r0, #0
1a001abc:	e7e7      	b.n	1a001a8e <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001abe:	68c0      	ldr	r0, [r0, #12]
1a001ac0:	f002 ff2f 	bl	1a004922 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
1a001ac4:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a001ac6:	4252      	negs	r2, r2
1a001ac8:	68e3      	ldr	r3, [r4, #12]
1a001aca:	4413      	add	r3, r2
1a001acc:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a001ace:	6821      	ldr	r1, [r4, #0]
1a001ad0:	428b      	cmp	r3, r1
1a001ad2:	d202      	bcs.n	1a001ada <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
1a001ad4:	6863      	ldr	r3, [r4, #4]
1a001ad6:	441a      	add	r2, r3
1a001ad8:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
1a001ada:	2e02      	cmp	r6, #2
1a001adc:	d001      	beq.n	1a001ae2 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
1a001ade:	2000      	movs	r0, #0
1a001ae0:	e7d5      	b.n	1a001a8e <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a001ae2:	b125      	cbz	r5, 1a001aee <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
1a001ae4:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
1a001ae6:	2000      	movs	r0, #0
1a001ae8:	e7d1      	b.n	1a001a8e <prvCopyDataToQueue+0x12>
1a001aea:	2000      	movs	r0, #0
1a001aec:	e7cf      	b.n	1a001a8e <prvCopyDataToQueue+0x12>
1a001aee:	2000      	movs	r0, #0
1a001af0:	e7cd      	b.n	1a001a8e <prvCopyDataToQueue+0x12>

1a001af2 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
1a001af2:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a001af4:	b172      	cbz	r2, 1a001b14 <prvCopyDataFromQueue+0x22>
{
1a001af6:	b510      	push	{r4, lr}
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
1a001af8:	68c3      	ldr	r3, [r0, #12]
1a001afa:	4413      	add	r3, r2
1a001afc:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
1a001afe:	6844      	ldr	r4, [r0, #4]
1a001b00:	42a3      	cmp	r3, r4
1a001b02:	d301      	bcc.n	1a001b08 <prvCopyDataFromQueue+0x16>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
1a001b04:	6803      	ldr	r3, [r0, #0]
1a001b06:	60c3      	str	r3, [r0, #12]
1a001b08:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
1a001b0a:	68c1      	ldr	r1, [r0, #12]
1a001b0c:	4620      	mov	r0, r4
1a001b0e:	f002 ff08 	bl	1a004922 <memcpy>
}
1a001b12:	bd10      	pop	{r4, pc}
1a001b14:	4770      	bx	lr

1a001b16 <prvUnlockQueue>:
{
1a001b16:	b538      	push	{r3, r4, r5, lr}
1a001b18:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
1a001b1a:	f000 fb4b 	bl	1a0021b4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
1a001b1e:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
1a001b22:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a001b24:	e003      	b.n	1a001b2e <prvUnlockQueue+0x18>
						vTaskMissedYield();
1a001b26:	f7ff fe8d 	bl	1a001844 <vTaskMissedYield>
			--cTxLock;
1a001b2a:	3c01      	subs	r4, #1
1a001b2c:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a001b2e:	2c00      	cmp	r4, #0
1a001b30:	dd08      	ble.n	1a001b44 <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a001b32:	6a6b      	ldr	r3, [r5, #36]	; 0x24
1a001b34:	b133      	cbz	r3, 1a001b44 <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a001b36:	f105 0024 	add.w	r0, r5, #36	; 0x24
1a001b3a:	f7ff fdef 	bl	1a00171c <xTaskRemoveFromEventList>
1a001b3e:	2800      	cmp	r0, #0
1a001b40:	d0f3      	beq.n	1a001b2a <prvUnlockQueue+0x14>
1a001b42:	e7f0      	b.n	1a001b26 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
1a001b44:	23ff      	movs	r3, #255	; 0xff
1a001b46:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
1a001b4a:	f000 fb55 	bl	1a0021f8 <vPortExitCritical>
	taskENTER_CRITICAL();
1a001b4e:	f000 fb31 	bl	1a0021b4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
1a001b52:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
1a001b56:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a001b58:	e003      	b.n	1a001b62 <prvUnlockQueue+0x4c>
					vTaskMissedYield();
1a001b5a:	f7ff fe73 	bl	1a001844 <vTaskMissedYield>
				--cRxLock;
1a001b5e:	3c01      	subs	r4, #1
1a001b60:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a001b62:	2c00      	cmp	r4, #0
1a001b64:	dd08      	ble.n	1a001b78 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a001b66:	692b      	ldr	r3, [r5, #16]
1a001b68:	b133      	cbz	r3, 1a001b78 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a001b6a:	f105 0010 	add.w	r0, r5, #16
1a001b6e:	f7ff fdd5 	bl	1a00171c <xTaskRemoveFromEventList>
1a001b72:	2800      	cmp	r0, #0
1a001b74:	d0f3      	beq.n	1a001b5e <prvUnlockQueue+0x48>
1a001b76:	e7f0      	b.n	1a001b5a <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
1a001b78:	23ff      	movs	r3, #255	; 0xff
1a001b7a:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
1a001b7e:	f000 fb3b 	bl	1a0021f8 <vPortExitCritical>
}
1a001b82:	bd38      	pop	{r3, r4, r5, pc}

1a001b84 <xQueueGenericReset>:
{
1a001b84:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
1a001b86:	b1e0      	cbz	r0, 1a001bc2 <xQueueGenericReset+0x3e>
1a001b88:	4604      	mov	r4, r0
1a001b8a:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
1a001b8c:	f000 fb12 	bl	1a0021b4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
1a001b90:	6821      	ldr	r1, [r4, #0]
1a001b92:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a001b94:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a001b96:	fb03 1002 	mla	r0, r3, r2, r1
1a001b9a:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
1a001b9c:	2000      	movs	r0, #0
1a001b9e:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
1a001ba0:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
1a001ba2:	3a01      	subs	r2, #1
1a001ba4:	fb02 1303 	mla	r3, r2, r3, r1
1a001ba8:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
1a001baa:	23ff      	movs	r3, #255	; 0xff
1a001bac:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
1a001bb0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
1a001bb4:	b9ed      	cbnz	r5, 1a001bf2 <xQueueGenericReset+0x6e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a001bb6:	6923      	ldr	r3, [r4, #16]
1a001bb8:	b963      	cbnz	r3, 1a001bd4 <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
1a001bba:	f000 fb1d 	bl	1a0021f8 <vPortExitCritical>
}
1a001bbe:	2001      	movs	r0, #1
1a001bc0:	bd38      	pop	{r3, r4, r5, pc}
1a001bc2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001bc6:	f383 8811 	msr	BASEPRI, r3
1a001bca:	f3bf 8f6f 	isb	sy
1a001bce:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a001bd2:	e7fe      	b.n	1a001bd2 <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a001bd4:	f104 0010 	add.w	r0, r4, #16
1a001bd8:	f7ff fda0 	bl	1a00171c <xTaskRemoveFromEventList>
1a001bdc:	2800      	cmp	r0, #0
1a001bde:	d0ec      	beq.n	1a001bba <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
1a001be0:	4b08      	ldr	r3, [pc, #32]	; (1a001c04 <xQueueGenericReset+0x80>)
1a001be2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001be6:	601a      	str	r2, [r3, #0]
1a001be8:	f3bf 8f4f 	dsb	sy
1a001bec:	f3bf 8f6f 	isb	sy
1a001bf0:	e7e3      	b.n	1a001bba <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
1a001bf2:	f104 0010 	add.w	r0, r4, #16
1a001bf6:	f7ff fedf 	bl	1a0019b8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
1a001bfa:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001bfe:	f7ff fedb 	bl	1a0019b8 <vListInitialise>
1a001c02:	e7da      	b.n	1a001bba <xQueueGenericReset+0x36>
1a001c04:	e000ed04 	.word	0xe000ed04

1a001c08 <prvInitialiseNewQueue>:
{
1a001c08:	b538      	push	{r3, r4, r5, lr}
1a001c0a:	461d      	mov	r5, r3
1a001c0c:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
1a001c0e:	460b      	mov	r3, r1
1a001c10:	b949      	cbnz	r1, 1a001c26 <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
1a001c12:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
1a001c14:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
1a001c16:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
1a001c18:	2101      	movs	r1, #1
1a001c1a:	4620      	mov	r0, r4
1a001c1c:	f7ff ffb2 	bl	1a001b84 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
1a001c20:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
1a001c24:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
1a001c26:	6022      	str	r2, [r4, #0]
1a001c28:	e7f4      	b.n	1a001c14 <prvInitialiseNewQueue+0xc>

1a001c2a <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a001c2a:	b940      	cbnz	r0, 1a001c3e <xQueueGenericCreateStatic+0x14>
1a001c2c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c30:	f383 8811 	msr	BASEPRI, r3
1a001c34:	f3bf 8f6f 	isb	sy
1a001c38:	f3bf 8f4f 	dsb	sy
1a001c3c:	e7fe      	b.n	1a001c3c <xQueueGenericCreateStatic+0x12>
	{
1a001c3e:	b510      	push	{r4, lr}
1a001c40:	b084      	sub	sp, #16
1a001c42:	4604      	mov	r4, r0
		configASSERT( pxStaticQueue != NULL );
1a001c44:	b153      	cbz	r3, 1a001c5c <xQueueGenericCreateStatic+0x32>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
1a001c46:	b192      	cbz	r2, 1a001c6e <xQueueGenericCreateStatic+0x44>
1a001c48:	b989      	cbnz	r1, 1a001c6e <xQueueGenericCreateStatic+0x44>
1a001c4a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c4e:	f383 8811 	msr	BASEPRI, r3
1a001c52:	f3bf 8f6f 	isb	sy
1a001c56:	f3bf 8f4f 	dsb	sy
1a001c5a:	e7fe      	b.n	1a001c5a <xQueueGenericCreateStatic+0x30>
1a001c5c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c60:	f383 8811 	msr	BASEPRI, r3
1a001c64:	f3bf 8f6f 	isb	sy
1a001c68:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
1a001c6c:	e7fe      	b.n	1a001c6c <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a001c6e:	b16a      	cbz	r2, 1a001c8c <xQueueGenericCreateStatic+0x62>
			volatile size_t xSize = sizeof( StaticQueue_t );
1a001c70:	2050      	movs	r0, #80	; 0x50
1a001c72:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
1a001c74:	9803      	ldr	r0, [sp, #12]
1a001c76:	2850      	cmp	r0, #80	; 0x50
1a001c78:	d013      	beq.n	1a001ca2 <xQueueGenericCreateStatic+0x78>
1a001c7a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c7e:	f383 8811 	msr	BASEPRI, r3
1a001c82:	f3bf 8f6f 	isb	sy
1a001c86:	f3bf 8f4f 	dsb	sy
1a001c8a:	e7fe      	b.n	1a001c8a <xQueueGenericCreateStatic+0x60>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a001c8c:	2900      	cmp	r1, #0
1a001c8e:	d0ef      	beq.n	1a001c70 <xQueueGenericCreateStatic+0x46>
1a001c90:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c94:	f383 8811 	msr	BASEPRI, r3
1a001c98:	f3bf 8f6f 	isb	sy
1a001c9c:	f3bf 8f4f 	dsb	sy
1a001ca0:	e7fe      	b.n	1a001ca0 <xQueueGenericCreateStatic+0x76>
1a001ca2:	4620      	mov	r0, r4
1a001ca4:	461c      	mov	r4, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
1a001ca6:	2301      	movs	r3, #1
1a001ca8:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a001cac:	9400      	str	r4, [sp, #0]
1a001cae:	f89d 3018 	ldrb.w	r3, [sp, #24]
1a001cb2:	f7ff ffa9 	bl	1a001c08 <prvInitialiseNewQueue>
	}
1a001cb6:	4620      	mov	r0, r4
1a001cb8:	b004      	add	sp, #16
1a001cba:	bd10      	pop	{r4, pc}

1a001cbc <xQueueGenericSend>:
{
1a001cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
1a001cbe:	b085      	sub	sp, #20
1a001cc0:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
1a001cc2:	b178      	cbz	r0, 1a001ce4 <xQueueGenericSend+0x28>
1a001cc4:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001cc6:	b1b1      	cbz	r1, 1a001cf6 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a001cc8:	2b02      	cmp	r3, #2
1a001cca:	d120      	bne.n	1a001d0e <xQueueGenericSend+0x52>
1a001ccc:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a001cce:	2a01      	cmp	r2, #1
1a001cd0:	d01d      	beq.n	1a001d0e <xQueueGenericSend+0x52>
1a001cd2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001cd6:	f383 8811 	msr	BASEPRI, r3
1a001cda:	f3bf 8f6f 	isb	sy
1a001cde:	f3bf 8f4f 	dsb	sy
1a001ce2:	e7fe      	b.n	1a001ce2 <xQueueGenericSend+0x26>
1a001ce4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ce8:	f383 8811 	msr	BASEPRI, r3
1a001cec:	f3bf 8f6f 	isb	sy
1a001cf0:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a001cf4:	e7fe      	b.n	1a001cf4 <xQueueGenericSend+0x38>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001cf6:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a001cf8:	2a00      	cmp	r2, #0
1a001cfa:	d0e5      	beq.n	1a001cc8 <xQueueGenericSend+0xc>
1a001cfc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001d00:	f383 8811 	msr	BASEPRI, r3
1a001d04:	f3bf 8f6f 	isb	sy
1a001d08:	f3bf 8f4f 	dsb	sy
1a001d0c:	e7fe      	b.n	1a001d0c <xQueueGenericSend+0x50>
1a001d0e:	461e      	mov	r6, r3
1a001d10:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a001d12:	f7ff fd9d 	bl	1a001850 <xTaskGetSchedulerState>
1a001d16:	b950      	cbnz	r0, 1a001d2e <xQueueGenericSend+0x72>
1a001d18:	9b01      	ldr	r3, [sp, #4]
1a001d1a:	b153      	cbz	r3, 1a001d32 <xQueueGenericSend+0x76>
1a001d1c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001d20:	f383 8811 	msr	BASEPRI, r3
1a001d24:	f3bf 8f6f 	isb	sy
1a001d28:	f3bf 8f4f 	dsb	sy
1a001d2c:	e7fe      	b.n	1a001d2c <xQueueGenericSend+0x70>
1a001d2e:	2500      	movs	r5, #0
1a001d30:	e03b      	b.n	1a001daa <xQueueGenericSend+0xee>
1a001d32:	2500      	movs	r5, #0
1a001d34:	e039      	b.n	1a001daa <xQueueGenericSend+0xee>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a001d36:	4632      	mov	r2, r6
1a001d38:	4639      	mov	r1, r7
1a001d3a:	4620      	mov	r0, r4
1a001d3c:	f7ff fe9e 	bl	1a001a7c <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a001d40:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001d42:	b96b      	cbnz	r3, 1a001d60 <xQueueGenericSend+0xa4>
					else if( xYieldRequired != pdFALSE )
1a001d44:	b138      	cbz	r0, 1a001d56 <xQueueGenericSend+0x9a>
						queueYIELD_IF_USING_PREEMPTION();
1a001d46:	4b3c      	ldr	r3, [pc, #240]	; (1a001e38 <xQueueGenericSend+0x17c>)
1a001d48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001d4c:	601a      	str	r2, [r3, #0]
1a001d4e:	f3bf 8f4f 	dsb	sy
1a001d52:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a001d56:	f000 fa4f 	bl	1a0021f8 <vPortExitCritical>
				return pdPASS;
1a001d5a:	2001      	movs	r0, #1
}
1a001d5c:	b005      	add	sp, #20
1a001d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a001d60:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001d64:	f7ff fcda 	bl	1a00171c <xTaskRemoveFromEventList>
1a001d68:	2800      	cmp	r0, #0
1a001d6a:	d0f4      	beq.n	1a001d56 <xQueueGenericSend+0x9a>
							queueYIELD_IF_USING_PREEMPTION();
1a001d6c:	4b32      	ldr	r3, [pc, #200]	; (1a001e38 <xQueueGenericSend+0x17c>)
1a001d6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001d72:	601a      	str	r2, [r3, #0]
1a001d74:	f3bf 8f4f 	dsb	sy
1a001d78:	f3bf 8f6f 	isb	sy
1a001d7c:	e7eb      	b.n	1a001d56 <xQueueGenericSend+0x9a>
					taskEXIT_CRITICAL();
1a001d7e:	f000 fa3b 	bl	1a0021f8 <vPortExitCritical>
					return errQUEUE_FULL;
1a001d82:	2000      	movs	r0, #0
1a001d84:	e7ea      	b.n	1a001d5c <xQueueGenericSend+0xa0>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a001d86:	a802      	add	r0, sp, #8
1a001d88:	f7ff fd0e 	bl	1a0017a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a001d8c:	2501      	movs	r5, #1
1a001d8e:	e019      	b.n	1a001dc4 <xQueueGenericSend+0x108>
		prvLockQueue( pxQueue );
1a001d90:	2300      	movs	r3, #0
1a001d92:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a001d96:	e021      	b.n	1a001ddc <xQueueGenericSend+0x120>
1a001d98:	2300      	movs	r3, #0
1a001d9a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a001d9e:	e023      	b.n	1a001de8 <xQueueGenericSend+0x12c>
				prvUnlockQueue( pxQueue );
1a001da0:	4620      	mov	r0, r4
1a001da2:	f7ff feb8 	bl	1a001b16 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a001da6:	f7ff fb4f 	bl	1a001448 <xTaskResumeAll>
		taskENTER_CRITICAL();
1a001daa:	f000 fa03 	bl	1a0021b4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a001dae:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a001db0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a001db2:	429a      	cmp	r2, r3
1a001db4:	d3bf      	bcc.n	1a001d36 <xQueueGenericSend+0x7a>
1a001db6:	2e02      	cmp	r6, #2
1a001db8:	d0bd      	beq.n	1a001d36 <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
1a001dba:	9b01      	ldr	r3, [sp, #4]
1a001dbc:	2b00      	cmp	r3, #0
1a001dbe:	d0de      	beq.n	1a001d7e <xQueueGenericSend+0xc2>
				else if( xEntryTimeSet == pdFALSE )
1a001dc0:	2d00      	cmp	r5, #0
1a001dc2:	d0e0      	beq.n	1a001d86 <xQueueGenericSend+0xca>
		taskEXIT_CRITICAL();
1a001dc4:	f000 fa18 	bl	1a0021f8 <vPortExitCritical>
		vTaskSuspendAll();
1a001dc8:	f7ff faa4 	bl	1a001314 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a001dcc:	f000 f9f2 	bl	1a0021b4 <vPortEnterCritical>
1a001dd0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001dd4:	b25b      	sxtb	r3, r3
1a001dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
1a001dda:	d0d9      	beq.n	1a001d90 <xQueueGenericSend+0xd4>
1a001ddc:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001de0:	b25b      	sxtb	r3, r3
1a001de2:	f1b3 3fff 	cmp.w	r3, #4294967295
1a001de6:	d0d7      	beq.n	1a001d98 <xQueueGenericSend+0xdc>
1a001de8:	f000 fa06 	bl	1a0021f8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a001dec:	a901      	add	r1, sp, #4
1a001dee:	a802      	add	r0, sp, #8
1a001df0:	f7ff fce6 	bl	1a0017c0 <xTaskCheckForTimeOut>
1a001df4:	b9c8      	cbnz	r0, 1a001e2a <xQueueGenericSend+0x16e>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
1a001df6:	4620      	mov	r0, r4
1a001df8:	f7ff fe24 	bl	1a001a44 <prvIsQueueFull>
1a001dfc:	2800      	cmp	r0, #0
1a001dfe:	d0cf      	beq.n	1a001da0 <xQueueGenericSend+0xe4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
1a001e00:	9901      	ldr	r1, [sp, #4]
1a001e02:	f104 0010 	add.w	r0, r4, #16
1a001e06:	f7ff fc55 	bl	1a0016b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a001e0a:	4620      	mov	r0, r4
1a001e0c:	f7ff fe83 	bl	1a001b16 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a001e10:	f7ff fb1a 	bl	1a001448 <xTaskResumeAll>
1a001e14:	2800      	cmp	r0, #0
1a001e16:	d1c8      	bne.n	1a001daa <xQueueGenericSend+0xee>
					portYIELD_WITHIN_API();
1a001e18:	4b07      	ldr	r3, [pc, #28]	; (1a001e38 <xQueueGenericSend+0x17c>)
1a001e1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001e1e:	601a      	str	r2, [r3, #0]
1a001e20:	f3bf 8f4f 	dsb	sy
1a001e24:	f3bf 8f6f 	isb	sy
1a001e28:	e7bf      	b.n	1a001daa <xQueueGenericSend+0xee>
			prvUnlockQueue( pxQueue );
1a001e2a:	4620      	mov	r0, r4
1a001e2c:	f7ff fe73 	bl	1a001b16 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a001e30:	f7ff fb0a 	bl	1a001448 <xTaskResumeAll>
			return errQUEUE_FULL;
1a001e34:	2000      	movs	r0, #0
1a001e36:	e791      	b.n	1a001d5c <xQueueGenericSend+0xa0>
1a001e38:	e000ed04 	.word	0xe000ed04

1a001e3c <xQueueGenericSendFromISR>:
{
1a001e3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
1a001e40:	b178      	cbz	r0, 1a001e62 <xQueueGenericSendFromISR+0x26>
1a001e42:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001e44:	b1b1      	cbz	r1, 1a001e74 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a001e46:	2b02      	cmp	r3, #2
1a001e48:	d120      	bne.n	1a001e8c <xQueueGenericSendFromISR+0x50>
1a001e4a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
1a001e4c:	2801      	cmp	r0, #1
1a001e4e:	d01d      	beq.n	1a001e8c <xQueueGenericSendFromISR+0x50>
1a001e50:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e54:	f383 8811 	msr	BASEPRI, r3
1a001e58:	f3bf 8f6f 	isb	sy
1a001e5c:	f3bf 8f4f 	dsb	sy
1a001e60:	e7fe      	b.n	1a001e60 <xQueueGenericSendFromISR+0x24>
1a001e62:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e66:	f383 8811 	msr	BASEPRI, r3
1a001e6a:	f3bf 8f6f 	isb	sy
1a001e6e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a001e72:	e7fe      	b.n	1a001e72 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001e74:	6c00      	ldr	r0, [r0, #64]	; 0x40
1a001e76:	2800      	cmp	r0, #0
1a001e78:	d0e5      	beq.n	1a001e46 <xQueueGenericSendFromISR+0xa>
1a001e7a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e7e:	f383 8811 	msr	BASEPRI, r3
1a001e82:	f3bf 8f6f 	isb	sy
1a001e86:	f3bf 8f4f 	dsb	sy
1a001e8a:	e7fe      	b.n	1a001e8a <xQueueGenericSendFromISR+0x4e>
1a001e8c:	461f      	mov	r7, r3
1a001e8e:	4690      	mov	r8, r2
1a001e90:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a001e92:	f000 fab9 	bl	1a002408 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a001e96:	f3ef 8611 	mrs	r6, BASEPRI
1a001e9a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e9e:	f383 8811 	msr	BASEPRI, r3
1a001ea2:	f3bf 8f6f 	isb	sy
1a001ea6:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a001eaa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a001eac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a001eae:	429a      	cmp	r2, r3
1a001eb0:	d306      	bcc.n	1a001ec0 <xQueueGenericSendFromISR+0x84>
1a001eb2:	2f02      	cmp	r7, #2
1a001eb4:	d004      	beq.n	1a001ec0 <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
1a001eb6:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a001eb8:	f386 8811 	msr	BASEPRI, r6
}
1a001ebc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
1a001ec0:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
1a001ec4:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a001ec6:	463a      	mov	r2, r7
1a001ec8:	4649      	mov	r1, r9
1a001eca:	4620      	mov	r0, r4
1a001ecc:	f7ff fdd6 	bl	1a001a7c <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
1a001ed0:	f1b5 3fff 	cmp.w	r5, #4294967295
1a001ed4:	d005      	beq.n	1a001ee2 <xQueueGenericSendFromISR+0xa6>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a001ed6:	1c6b      	adds	r3, r5, #1
1a001ed8:	b25b      	sxtb	r3, r3
1a001eda:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
1a001ede:	2001      	movs	r0, #1
1a001ee0:	e7ea      	b.n	1a001eb8 <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a001ee2:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001ee4:	b90b      	cbnz	r3, 1a001eea <xQueueGenericSendFromISR+0xae>
			xReturn = pdPASS;
1a001ee6:	2001      	movs	r0, #1
1a001ee8:	e7e6      	b.n	1a001eb8 <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a001eea:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001eee:	f7ff fc15 	bl	1a00171c <xTaskRemoveFromEventList>
1a001ef2:	b130      	cbz	r0, 1a001f02 <xQueueGenericSendFromISR+0xc6>
							if( pxHigherPriorityTaskWoken != NULL )
1a001ef4:	f1b8 0f00 	cmp.w	r8, #0
1a001ef8:	d005      	beq.n	1a001f06 <xQueueGenericSendFromISR+0xca>
								*pxHigherPriorityTaskWoken = pdTRUE;
1a001efa:	2001      	movs	r0, #1
1a001efc:	f8c8 0000 	str.w	r0, [r8]
1a001f00:	e7da      	b.n	1a001eb8 <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
1a001f02:	2001      	movs	r0, #1
1a001f04:	e7d8      	b.n	1a001eb8 <xQueueGenericSendFromISR+0x7c>
1a001f06:	2001      	movs	r0, #1
1a001f08:	e7d6      	b.n	1a001eb8 <xQueueGenericSendFromISR+0x7c>
1a001f0a:	Address 0x1a001f0a is out of bounds.


1a001f0c <xQueueReceive>:
{
1a001f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a001f0e:	b085      	sub	sp, #20
1a001f10:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
1a001f12:	b180      	cbz	r0, 1a001f36 <xQueueReceive+0x2a>
1a001f14:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001f16:	b1b9      	cbz	r1, 1a001f48 <xQueueReceive+0x3c>
1a001f18:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a001f1a:	f7ff fc99 	bl	1a001850 <xTaskGetSchedulerState>
1a001f1e:	b9f8      	cbnz	r0, 1a001f60 <xQueueReceive+0x54>
1a001f20:	9b01      	ldr	r3, [sp, #4]
1a001f22:	b1fb      	cbz	r3, 1a001f64 <xQueueReceive+0x58>
	__asm volatile
1a001f24:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f28:	f383 8811 	msr	BASEPRI, r3
1a001f2c:	f3bf 8f6f 	isb	sy
1a001f30:	f3bf 8f4f 	dsb	sy
1a001f34:	e7fe      	b.n	1a001f34 <xQueueReceive+0x28>
1a001f36:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f3a:	f383 8811 	msr	BASEPRI, r3
1a001f3e:	f3bf 8f6f 	isb	sy
1a001f42:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
1a001f46:	e7fe      	b.n	1a001f46 <xQueueReceive+0x3a>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001f48:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a001f4a:	2b00      	cmp	r3, #0
1a001f4c:	d0e4      	beq.n	1a001f18 <xQueueReceive+0xc>
1a001f4e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f52:	f383 8811 	msr	BASEPRI, r3
1a001f56:	f3bf 8f6f 	isb	sy
1a001f5a:	f3bf 8f4f 	dsb	sy
1a001f5e:	e7fe      	b.n	1a001f5e <xQueueReceive+0x52>
1a001f60:	2600      	movs	r6, #0
1a001f62:	e03e      	b.n	1a001fe2 <xQueueReceive+0xd6>
1a001f64:	2600      	movs	r6, #0
1a001f66:	e03c      	b.n	1a001fe2 <xQueueReceive+0xd6>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a001f68:	4639      	mov	r1, r7
1a001f6a:	4620      	mov	r0, r4
1a001f6c:	f7ff fdc1 	bl	1a001af2 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a001f70:	3d01      	subs	r5, #1
1a001f72:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a001f74:	6923      	ldr	r3, [r4, #16]
1a001f76:	b923      	cbnz	r3, 1a001f82 <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
1a001f78:	f000 f93e 	bl	1a0021f8 <vPortExitCritical>
				return pdPASS;
1a001f7c:	2001      	movs	r0, #1
}
1a001f7e:	b005      	add	sp, #20
1a001f80:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a001f82:	f104 0010 	add.w	r0, r4, #16
1a001f86:	f7ff fbc9 	bl	1a00171c <xTaskRemoveFromEventList>
1a001f8a:	2800      	cmp	r0, #0
1a001f8c:	d0f4      	beq.n	1a001f78 <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
1a001f8e:	4b35      	ldr	r3, [pc, #212]	; (1a002064 <xQueueReceive+0x158>)
1a001f90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001f94:	601a      	str	r2, [r3, #0]
1a001f96:	f3bf 8f4f 	dsb	sy
1a001f9a:	f3bf 8f6f 	isb	sy
1a001f9e:	e7eb      	b.n	1a001f78 <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
1a001fa0:	f000 f92a 	bl	1a0021f8 <vPortExitCritical>
					return errQUEUE_EMPTY;
1a001fa4:	2000      	movs	r0, #0
1a001fa6:	e7ea      	b.n	1a001f7e <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a001fa8:	a802      	add	r0, sp, #8
1a001faa:	f7ff fbfd 	bl	1a0017a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a001fae:	2601      	movs	r6, #1
1a001fb0:	e021      	b.n	1a001ff6 <xQueueReceive+0xea>
		prvLockQueue( pxQueue );
1a001fb2:	2300      	movs	r3, #0
1a001fb4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a001fb8:	e029      	b.n	1a00200e <xQueueReceive+0x102>
1a001fba:	2300      	movs	r3, #0
1a001fbc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a001fc0:	e02b      	b.n	1a00201a <xQueueReceive+0x10e>
				prvUnlockQueue( pxQueue );
1a001fc2:	4620      	mov	r0, r4
1a001fc4:	f7ff fda7 	bl	1a001b16 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a001fc8:	f7ff fa3e 	bl	1a001448 <xTaskResumeAll>
1a001fcc:	e009      	b.n	1a001fe2 <xQueueReceive+0xd6>
			prvUnlockQueue( pxQueue );
1a001fce:	4620      	mov	r0, r4
1a001fd0:	f7ff fda1 	bl	1a001b16 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a001fd4:	f7ff fa38 	bl	1a001448 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a001fd8:	4620      	mov	r0, r4
1a001fda:	f7ff fd42 	bl	1a001a62 <prvIsQueueEmpty>
1a001fde:	2800      	cmp	r0, #0
1a001fe0:	d13d      	bne.n	1a00205e <xQueueReceive+0x152>
		taskENTER_CRITICAL();
1a001fe2:	f000 f8e7 	bl	1a0021b4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a001fe6:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a001fe8:	2d00      	cmp	r5, #0
1a001fea:	d1bd      	bne.n	1a001f68 <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
1a001fec:	9b01      	ldr	r3, [sp, #4]
1a001fee:	2b00      	cmp	r3, #0
1a001ff0:	d0d6      	beq.n	1a001fa0 <xQueueReceive+0x94>
				else if( xEntryTimeSet == pdFALSE )
1a001ff2:	2e00      	cmp	r6, #0
1a001ff4:	d0d8      	beq.n	1a001fa8 <xQueueReceive+0x9c>
		taskEXIT_CRITICAL();
1a001ff6:	f000 f8ff 	bl	1a0021f8 <vPortExitCritical>
		vTaskSuspendAll();
1a001ffa:	f7ff f98b 	bl	1a001314 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a001ffe:	f000 f8d9 	bl	1a0021b4 <vPortEnterCritical>
1a002002:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a002006:	b25b      	sxtb	r3, r3
1a002008:	f1b3 3fff 	cmp.w	r3, #4294967295
1a00200c:	d0d1      	beq.n	1a001fb2 <xQueueReceive+0xa6>
1a00200e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a002012:	b25b      	sxtb	r3, r3
1a002014:	f1b3 3fff 	cmp.w	r3, #4294967295
1a002018:	d0cf      	beq.n	1a001fba <xQueueReceive+0xae>
1a00201a:	f000 f8ed 	bl	1a0021f8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a00201e:	a901      	add	r1, sp, #4
1a002020:	a802      	add	r0, sp, #8
1a002022:	f7ff fbcd 	bl	1a0017c0 <xTaskCheckForTimeOut>
1a002026:	2800      	cmp	r0, #0
1a002028:	d1d1      	bne.n	1a001fce <xQueueReceive+0xc2>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a00202a:	4620      	mov	r0, r4
1a00202c:	f7ff fd19 	bl	1a001a62 <prvIsQueueEmpty>
1a002030:	2800      	cmp	r0, #0
1a002032:	d0c6      	beq.n	1a001fc2 <xQueueReceive+0xb6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a002034:	9901      	ldr	r1, [sp, #4]
1a002036:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a00203a:	f7ff fb3b 	bl	1a0016b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a00203e:	4620      	mov	r0, r4
1a002040:	f7ff fd69 	bl	1a001b16 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a002044:	f7ff fa00 	bl	1a001448 <xTaskResumeAll>
1a002048:	2800      	cmp	r0, #0
1a00204a:	d1ca      	bne.n	1a001fe2 <xQueueReceive+0xd6>
					portYIELD_WITHIN_API();
1a00204c:	4b05      	ldr	r3, [pc, #20]	; (1a002064 <xQueueReceive+0x158>)
1a00204e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002052:	601a      	str	r2, [r3, #0]
1a002054:	f3bf 8f4f 	dsb	sy
1a002058:	f3bf 8f6f 	isb	sy
1a00205c:	e7c1      	b.n	1a001fe2 <xQueueReceive+0xd6>
				return errQUEUE_EMPTY;
1a00205e:	2000      	movs	r0, #0
1a002060:	e78d      	b.n	1a001f7e <xQueueReceive+0x72>
1a002062:	bf00      	nop
1a002064:	e000ed04 	.word	0xe000ed04

1a002068 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a002068:	2300      	movs	r3, #0
1a00206a:	2b07      	cmp	r3, #7
1a00206c:	d80c      	bhi.n	1a002088 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
1a00206e:	4a07      	ldr	r2, [pc, #28]	; (1a00208c <vQueueAddToRegistry+0x24>)
1a002070:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a002074:	b10a      	cbz	r2, 1a00207a <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a002076:	3301      	adds	r3, #1
1a002078:	e7f7      	b.n	1a00206a <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
1a00207a:	4a04      	ldr	r2, [pc, #16]	; (1a00208c <vQueueAddToRegistry+0x24>)
1a00207c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
1a002080:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a002084:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
1a002086:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
1a002088:	4770      	bx	lr
1a00208a:	bf00      	nop
1a00208c:	10002ba0 	.word	0x10002ba0

1a002090 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a002090:	b570      	push	{r4, r5, r6, lr}
1a002092:	4604      	mov	r4, r0
1a002094:	460d      	mov	r5, r1
1a002096:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a002098:	f000 f88c 	bl	1a0021b4 <vPortEnterCritical>
1a00209c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a0020a0:	b25b      	sxtb	r3, r3
1a0020a2:	f1b3 3fff 	cmp.w	r3, #4294967295
1a0020a6:	d00d      	beq.n	1a0020c4 <vQueueWaitForMessageRestricted+0x34>
1a0020a8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a0020ac:	b25b      	sxtb	r3, r3
1a0020ae:	f1b3 3fff 	cmp.w	r3, #4294967295
1a0020b2:	d00b      	beq.n	1a0020cc <vQueueWaitForMessageRestricted+0x3c>
1a0020b4:	f000 f8a0 	bl	1a0021f8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
1a0020b8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a0020ba:	b15b      	cbz	r3, 1a0020d4 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
1a0020bc:	4620      	mov	r0, r4
1a0020be:	f7ff fd2a 	bl	1a001b16 <prvUnlockQueue>
	}
1a0020c2:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
1a0020c4:	2300      	movs	r3, #0
1a0020c6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a0020ca:	e7ed      	b.n	1a0020a8 <vQueueWaitForMessageRestricted+0x18>
1a0020cc:	2300      	movs	r3, #0
1a0020ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a0020d2:	e7ef      	b.n	1a0020b4 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
1a0020d4:	4632      	mov	r2, r6
1a0020d6:	4629      	mov	r1, r5
1a0020d8:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0020dc:	f7ff fb02 	bl	1a0016e4 <vTaskPlaceOnEventListRestricted>
1a0020e0:	e7ec      	b.n	1a0020bc <vQueueWaitForMessageRestricted+0x2c>
1a0020e2:	Address 0x1a0020e2 is out of bounds.


1a0020e4 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
1a0020e4:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
1a0020e6:	2300      	movs	r3, #0
1a0020e8:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
1a0020ea:	4b0d      	ldr	r3, [pc, #52]	; (1a002120 <prvTaskExitError+0x3c>)
1a0020ec:	681b      	ldr	r3, [r3, #0]
1a0020ee:	f1b3 3fff 	cmp.w	r3, #4294967295
1a0020f2:	d008      	beq.n	1a002106 <prvTaskExitError+0x22>
1a0020f4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0020f8:	f383 8811 	msr	BASEPRI, r3
1a0020fc:	f3bf 8f6f 	isb	sy
1a002100:	f3bf 8f4f 	dsb	sy
1a002104:	e7fe      	b.n	1a002104 <prvTaskExitError+0x20>
1a002106:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00210a:	f383 8811 	msr	BASEPRI, r3
1a00210e:	f3bf 8f6f 	isb	sy
1a002112:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
1a002116:	9b01      	ldr	r3, [sp, #4]
1a002118:	2b00      	cmp	r3, #0
1a00211a:	d0fc      	beq.n	1a002116 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
1a00211c:	b002      	add	sp, #8
1a00211e:	4770      	bx	lr
1a002120:	10000048 	.word	0x10000048

1a002124 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
1a002124:	4808      	ldr	r0, [pc, #32]	; (1a002148 <prvPortStartFirstTask+0x24>)
1a002126:	6800      	ldr	r0, [r0, #0]
1a002128:	6800      	ldr	r0, [r0, #0]
1a00212a:	f380 8808 	msr	MSP, r0
1a00212e:	f04f 0000 	mov.w	r0, #0
1a002132:	f380 8814 	msr	CONTROL, r0
1a002136:	b662      	cpsie	i
1a002138:	b661      	cpsie	f
1a00213a:	f3bf 8f4f 	dsb	sy
1a00213e:	f3bf 8f6f 	isb	sy
1a002142:	df00      	svc	0
1a002144:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
1a002146:	0000      	.short	0x0000
1a002148:	e000ed08 	.word	0xe000ed08

1a00214c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
1a00214c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 1a00215c <vPortEnableVFP+0x10>
1a002150:	6801      	ldr	r1, [r0, #0]
1a002152:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a002156:	6001      	str	r1, [r0, #0]
1a002158:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
1a00215a:	0000      	.short	0x0000
1a00215c:	e000ed88 	.word	0xe000ed88

1a002160 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
1a002160:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
1a002164:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
1a002168:	f021 0101 	bic.w	r1, r1, #1
1a00216c:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
1a002170:	4b05      	ldr	r3, [pc, #20]	; (1a002188 <pxPortInitialiseStack+0x28>)
1a002172:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
1a002176:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
1a00217a:	f06f 0302 	mvn.w	r3, #2
1a00217e:	f840 3c24 	str.w	r3, [r0, #-36]
}
1a002182:	3844      	subs	r0, #68	; 0x44
1a002184:	4770      	bx	lr
1a002186:	bf00      	nop
1a002188:	1a0020e5 	.word	0x1a0020e5
1a00218c:	ffffffff 	.word	0xffffffff

1a002190 <SVC_Handler>:
	__asm volatile (
1a002190:	4b07      	ldr	r3, [pc, #28]	; (1a0021b0 <pxCurrentTCBConst2>)
1a002192:	6819      	ldr	r1, [r3, #0]
1a002194:	6808      	ldr	r0, [r1, #0]
1a002196:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00219a:	f380 8809 	msr	PSP, r0
1a00219e:	f3bf 8f6f 	isb	sy
1a0021a2:	f04f 0000 	mov.w	r0, #0
1a0021a6:	f380 8811 	msr	BASEPRI, r0
1a0021aa:	4770      	bx	lr
1a0021ac:	f3af 8000 	nop.w

1a0021b0 <pxCurrentTCBConst2>:
1a0021b0:	1000224c 	.word	0x1000224c

1a0021b4 <vPortEnterCritical>:
1a0021b4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0021b8:	f383 8811 	msr	BASEPRI, r3
1a0021bc:	f3bf 8f6f 	isb	sy
1a0021c0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
1a0021c4:	4a0a      	ldr	r2, [pc, #40]	; (1a0021f0 <vPortEnterCritical+0x3c>)
1a0021c6:	6813      	ldr	r3, [r2, #0]
1a0021c8:	3301      	adds	r3, #1
1a0021ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
1a0021cc:	2b01      	cmp	r3, #1
1a0021ce:	d000      	beq.n	1a0021d2 <vPortEnterCritical+0x1e>
}
1a0021d0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
1a0021d2:	4b08      	ldr	r3, [pc, #32]	; (1a0021f4 <vPortEnterCritical+0x40>)
1a0021d4:	681b      	ldr	r3, [r3, #0]
1a0021d6:	f013 0fff 	tst.w	r3, #255	; 0xff
1a0021da:	d0f9      	beq.n	1a0021d0 <vPortEnterCritical+0x1c>
1a0021dc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0021e0:	f383 8811 	msr	BASEPRI, r3
1a0021e4:	f3bf 8f6f 	isb	sy
1a0021e8:	f3bf 8f4f 	dsb	sy
1a0021ec:	e7fe      	b.n	1a0021ec <vPortEnterCritical+0x38>
1a0021ee:	bf00      	nop
1a0021f0:	10000048 	.word	0x10000048
1a0021f4:	e000ed04 	.word	0xe000ed04

1a0021f8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
1a0021f8:	4b09      	ldr	r3, [pc, #36]	; (1a002220 <vPortExitCritical+0x28>)
1a0021fa:	681b      	ldr	r3, [r3, #0]
1a0021fc:	b943      	cbnz	r3, 1a002210 <vPortExitCritical+0x18>
1a0021fe:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002202:	f383 8811 	msr	BASEPRI, r3
1a002206:	f3bf 8f6f 	isb	sy
1a00220a:	f3bf 8f4f 	dsb	sy
1a00220e:	e7fe      	b.n	1a00220e <vPortExitCritical+0x16>
	uxCriticalNesting--;
1a002210:	3b01      	subs	r3, #1
1a002212:	4a03      	ldr	r2, [pc, #12]	; (1a002220 <vPortExitCritical+0x28>)
1a002214:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
1a002216:	b90b      	cbnz	r3, 1a00221c <vPortExitCritical+0x24>
	__asm volatile
1a002218:	f383 8811 	msr	BASEPRI, r3
}
1a00221c:	4770      	bx	lr
1a00221e:	bf00      	nop
1a002220:	10000048 	.word	0x10000048
1a002224:	ffffffff 	.word	0xffffffff
1a002228:	ffffffff 	.word	0xffffffff
1a00222c:	ffffffff 	.word	0xffffffff

1a002230 <PendSV_Handler>:
	__asm volatile
1a002230:	f3ef 8009 	mrs	r0, PSP
1a002234:	f3bf 8f6f 	isb	sy
1a002238:	4b15      	ldr	r3, [pc, #84]	; (1a002290 <pxCurrentTCBConst>)
1a00223a:	681a      	ldr	r2, [r3, #0]
1a00223c:	f01e 0f10 	tst.w	lr, #16
1a002240:	bf08      	it	eq
1a002242:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
1a002246:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00224a:	6010      	str	r0, [r2, #0]
1a00224c:	e92d 0009 	stmdb	sp!, {r0, r3}
1a002250:	f04f 00a0 	mov.w	r0, #160	; 0xa0
1a002254:	f380 8811 	msr	BASEPRI, r0
1a002258:	f3bf 8f4f 	dsb	sy
1a00225c:	f3bf 8f6f 	isb	sy
1a002260:	f7ff f9c2 	bl	1a0015e8 <vTaskSwitchContext>
1a002264:	f04f 0000 	mov.w	r0, #0
1a002268:	f380 8811 	msr	BASEPRI, r0
1a00226c:	bc09      	pop	{r0, r3}
1a00226e:	6819      	ldr	r1, [r3, #0]
1a002270:	6808      	ldr	r0, [r1, #0]
1a002272:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002276:	f01e 0f10 	tst.w	lr, #16
1a00227a:	bf08      	it	eq
1a00227c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
1a002280:	f380 8809 	msr	PSP, r0
1a002284:	f3bf 8f6f 	isb	sy
1a002288:	4770      	bx	lr
1a00228a:	bf00      	nop
1a00228c:	f3af 8000 	nop.w

1a002290 <pxCurrentTCBConst>:
1a002290:	1000224c 	.word	0x1000224c

1a002294 <SysTick_Handler>:
{
1a002294:	b508      	push	{r3, lr}
	__asm volatile
1a002296:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00229a:	f383 8811 	msr	BASEPRI, r3
1a00229e:	f3bf 8f6f 	isb	sy
1a0022a2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
1a0022a6:	f7ff f843 	bl	1a001330 <xTaskIncrementTick>
1a0022aa:	b118      	cbz	r0, 1a0022b4 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
1a0022ac:	4b03      	ldr	r3, [pc, #12]	; (1a0022bc <SysTick_Handler+0x28>)
1a0022ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0022b2:	601a      	str	r2, [r3, #0]
	__asm volatile
1a0022b4:	2300      	movs	r3, #0
1a0022b6:	f383 8811 	msr	BASEPRI, r3
}
1a0022ba:	bd08      	pop	{r3, pc}
1a0022bc:	e000ed04 	.word	0xe000ed04

1a0022c0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
1a0022c0:	4a08      	ldr	r2, [pc, #32]	; (1a0022e4 <vPortSetupTimerInterrupt+0x24>)
1a0022c2:	2300      	movs	r3, #0
1a0022c4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
1a0022c6:	4908      	ldr	r1, [pc, #32]	; (1a0022e8 <vPortSetupTimerInterrupt+0x28>)
1a0022c8:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
1a0022ca:	4b08      	ldr	r3, [pc, #32]	; (1a0022ec <vPortSetupTimerInterrupt+0x2c>)
1a0022cc:	681b      	ldr	r3, [r3, #0]
1a0022ce:	4908      	ldr	r1, [pc, #32]	; (1a0022f0 <vPortSetupTimerInterrupt+0x30>)
1a0022d0:	fba1 1303 	umull	r1, r3, r1, r3
1a0022d4:	099b      	lsrs	r3, r3, #6
1a0022d6:	3b01      	subs	r3, #1
1a0022d8:	4906      	ldr	r1, [pc, #24]	; (1a0022f4 <vPortSetupTimerInterrupt+0x34>)
1a0022da:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
1a0022dc:	2307      	movs	r3, #7
1a0022de:	6013      	str	r3, [r2, #0]
}
1a0022e0:	4770      	bx	lr
1a0022e2:	bf00      	nop
1a0022e4:	e000e010 	.word	0xe000e010
1a0022e8:	e000e018 	.word	0xe000e018
1a0022ec:	10002be0 	.word	0x10002be0
1a0022f0:	10624dd3 	.word	0x10624dd3
1a0022f4:	e000e014 	.word	0xe000e014

1a0022f8 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a0022f8:	4b3a      	ldr	r3, [pc, #232]	; (1a0023e4 <xPortStartScheduler+0xec>)
1a0022fa:	681a      	ldr	r2, [r3, #0]
1a0022fc:	4b3a      	ldr	r3, [pc, #232]	; (1a0023e8 <xPortStartScheduler+0xf0>)
1a0022fe:	429a      	cmp	r2, r3
1a002300:	d029      	beq.n	1a002356 <xPortStartScheduler+0x5e>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a002302:	4b38      	ldr	r3, [pc, #224]	; (1a0023e4 <xPortStartScheduler+0xec>)
1a002304:	681a      	ldr	r2, [r3, #0]
1a002306:	4b39      	ldr	r3, [pc, #228]	; (1a0023ec <xPortStartScheduler+0xf4>)
1a002308:	429a      	cmp	r2, r3
1a00230a:	d02d      	beq.n	1a002368 <xPortStartScheduler+0x70>
{
1a00230c:	b510      	push	{r4, lr}
1a00230e:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
1a002310:	4b37      	ldr	r3, [pc, #220]	; (1a0023f0 <xPortStartScheduler+0xf8>)
1a002312:	781a      	ldrb	r2, [r3, #0]
1a002314:	b2d2      	uxtb	r2, r2
1a002316:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
1a002318:	22ff      	movs	r2, #255	; 0xff
1a00231a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
1a00231c:	781b      	ldrb	r3, [r3, #0]
1a00231e:	b2db      	uxtb	r3, r3
1a002320:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
1a002324:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a002328:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
1a00232c:	4a31      	ldr	r2, [pc, #196]	; (1a0023f4 <xPortStartScheduler+0xfc>)
1a00232e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
1a002330:	4b31      	ldr	r3, [pc, #196]	; (1a0023f8 <xPortStartScheduler+0x100>)
1a002332:	2207      	movs	r2, #7
1a002334:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a002336:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a00233a:	f013 0f80 	tst.w	r3, #128	; 0x80
1a00233e:	d01c      	beq.n	1a00237a <xPortStartScheduler+0x82>
			ulMaxPRIGROUPValue--;
1a002340:	4a2d      	ldr	r2, [pc, #180]	; (1a0023f8 <xPortStartScheduler+0x100>)
1a002342:	6813      	ldr	r3, [r2, #0]
1a002344:	3b01      	subs	r3, #1
1a002346:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
1a002348:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a00234c:	005b      	lsls	r3, r3, #1
1a00234e:	b2db      	uxtb	r3, r3
1a002350:	f88d 3003 	strb.w	r3, [sp, #3]
1a002354:	e7ef      	b.n	1a002336 <xPortStartScheduler+0x3e>
	__asm volatile
1a002356:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00235a:	f383 8811 	msr	BASEPRI, r3
1a00235e:	f3bf 8f6f 	isb	sy
1a002362:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a002366:	e7fe      	b.n	1a002366 <xPortStartScheduler+0x6e>
1a002368:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00236c:	f383 8811 	msr	BASEPRI, r3
1a002370:	f3bf 8f6f 	isb	sy
1a002374:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a002378:	e7fe      	b.n	1a002378 <xPortStartScheduler+0x80>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
1a00237a:	4b1f      	ldr	r3, [pc, #124]	; (1a0023f8 <xPortStartScheduler+0x100>)
1a00237c:	681b      	ldr	r3, [r3, #0]
1a00237e:	2b04      	cmp	r3, #4
1a002380:	d008      	beq.n	1a002394 <xPortStartScheduler+0x9c>
1a002382:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002386:	f383 8811 	msr	BASEPRI, r3
1a00238a:	f3bf 8f6f 	isb	sy
1a00238e:	f3bf 8f4f 	dsb	sy
1a002392:	e7fe      	b.n	1a002392 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
1a002394:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
1a002396:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a00239a:	4a17      	ldr	r2, [pc, #92]	; (1a0023f8 <xPortStartScheduler+0x100>)
1a00239c:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
1a00239e:	9b01      	ldr	r3, [sp, #4]
1a0023a0:	b2db      	uxtb	r3, r3
1a0023a2:	4a13      	ldr	r2, [pc, #76]	; (1a0023f0 <xPortStartScheduler+0xf8>)
1a0023a4:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
1a0023a6:	4b15      	ldr	r3, [pc, #84]	; (1a0023fc <xPortStartScheduler+0x104>)
1a0023a8:	681a      	ldr	r2, [r3, #0]
1a0023aa:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
1a0023ae:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
1a0023b0:	681a      	ldr	r2, [r3, #0]
1a0023b2:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
1a0023b6:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
1a0023b8:	f7ff ff82 	bl	1a0022c0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
1a0023bc:	2400      	movs	r4, #0
1a0023be:	4b10      	ldr	r3, [pc, #64]	; (1a002400 <xPortStartScheduler+0x108>)
1a0023c0:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
1a0023c2:	f7ff fec3 	bl	1a00214c <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
1a0023c6:	4a0f      	ldr	r2, [pc, #60]	; (1a002404 <xPortStartScheduler+0x10c>)
1a0023c8:	6813      	ldr	r3, [r2, #0]
1a0023ca:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
1a0023ce:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
1a0023d0:	f7ff fea8 	bl	1a002124 <prvPortStartFirstTask>
	vTaskSwitchContext();
1a0023d4:	f7ff f908 	bl	1a0015e8 <vTaskSwitchContext>
	prvTaskExitError();
1a0023d8:	f7ff fe84 	bl	1a0020e4 <prvTaskExitError>
}
1a0023dc:	4620      	mov	r0, r4
1a0023de:	b002      	add	sp, #8
1a0023e0:	bd10      	pop	{r4, pc}
1a0023e2:	bf00      	nop
1a0023e4:	e000ed00 	.word	0xe000ed00
1a0023e8:	410fc271 	.word	0x410fc271
1a0023ec:	410fc270 	.word	0x410fc270
1a0023f0:	e000e400 	.word	0xe000e400
1a0023f4:	10002b3c 	.word	0x10002b3c
1a0023f8:	10002b40 	.word	0x10002b40
1a0023fc:	e000ed20 	.word	0xe000ed20
1a002400:	10000048 	.word	0x10000048
1a002404:	e000ef34 	.word	0xe000ef34

1a002408 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
1a002408:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
1a00240c:	2b0f      	cmp	r3, #15
1a00240e:	d90f      	bls.n	1a002430 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
1a002410:	4a10      	ldr	r2, [pc, #64]	; (1a002454 <vPortValidateInterruptPriority+0x4c>)
1a002412:	5c9b      	ldrb	r3, [r3, r2]
1a002414:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
1a002416:	4a10      	ldr	r2, [pc, #64]	; (1a002458 <vPortValidateInterruptPriority+0x50>)
1a002418:	7812      	ldrb	r2, [r2, #0]
1a00241a:	429a      	cmp	r2, r3
1a00241c:	d908      	bls.n	1a002430 <vPortValidateInterruptPriority+0x28>
1a00241e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002422:	f383 8811 	msr	BASEPRI, r3
1a002426:	f3bf 8f6f 	isb	sy
1a00242a:	f3bf 8f4f 	dsb	sy
1a00242e:	e7fe      	b.n	1a00242e <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
1a002430:	4b0a      	ldr	r3, [pc, #40]	; (1a00245c <vPortValidateInterruptPriority+0x54>)
1a002432:	681b      	ldr	r3, [r3, #0]
1a002434:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a002438:	4a09      	ldr	r2, [pc, #36]	; (1a002460 <vPortValidateInterruptPriority+0x58>)
1a00243a:	6812      	ldr	r2, [r2, #0]
1a00243c:	4293      	cmp	r3, r2
1a00243e:	d908      	bls.n	1a002452 <vPortValidateInterruptPriority+0x4a>
1a002440:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002444:	f383 8811 	msr	BASEPRI, r3
1a002448:	f3bf 8f6f 	isb	sy
1a00244c:	f3bf 8f4f 	dsb	sy
1a002450:	e7fe      	b.n	1a002450 <vPortValidateInterruptPriority+0x48>
	}
1a002452:	4770      	bx	lr
1a002454:	e000e3f0 	.word	0xe000e3f0
1a002458:	10002b3c 	.word	0x10002b3c
1a00245c:	e000ed0c 	.word	0xe000ed0c
1a002460:	10002b40 	.word	0x10002b40

1a002464 <DAC_IRQHandler>:
}
/*-----------------------------------------------------------*/

// ISR Handler
void vSoftwareInterruptHandler( void )
{
1a002464:	b508      	push	{r3, lr}
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a002466:	4b05      	ldr	r3, [pc, #20]	; (1a00247c <DAC_IRQHandler+0x18>)
1a002468:	2201      	movs	r2, #1
1a00246a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   NVIC_ClearPendingIRQ( mainSW_INTERRUPT_ID );

   // Execute Tick Hook function if pointer is not NULL
   if( freeRtosInterruptCallback != NULL ) {
1a00246e:	4b04      	ldr	r3, [pc, #16]	; (1a002480 <DAC_IRQHandler+0x1c>)
1a002470:	681b      	ldr	r3, [r3, #0]
1a002472:	b113      	cbz	r3, 1a00247a <DAC_IRQHandler+0x16>
      (* freeRtosInterruptCallback )();
1a002474:	4b02      	ldr	r3, [pc, #8]	; (1a002480 <DAC_IRQHandler+0x1c>)
1a002476:	681b      	ldr	r3, [r3, #0]
1a002478:	4798      	blx	r3
   }
}
1a00247a:	bd08      	pop	{r3, pc}
1a00247c:	e000e100 	.word	0xe000e100
1a002480:	10002b44 	.word	0x10002b44

1a002484 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a002484:	2300      	movs	r3, #0
1a002486:	2b1c      	cmp	r3, #28
1a002488:	d812      	bhi.n	1a0024b0 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a00248a:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a00248c:	4a09      	ldr	r2, [pc, #36]	; (1a0024b4 <Board_SetupMuxing+0x30>)
1a00248e:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a002492:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a002496:	784a      	ldrb	r2, [r1, #1]
1a002498:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a00249a:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a00249e:	4906      	ldr	r1, [pc, #24]	; (1a0024b8 <Board_SetupMuxing+0x34>)
1a0024a0:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0024a4:	3301      	adds	r3, #1
1a0024a6:	2b1c      	cmp	r3, #28
1a0024a8:	d9f0      	bls.n	1a00248c <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a0024aa:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0024ae:	4770      	bx	lr
1a0024b0:	4770      	bx	lr
1a0024b2:	bf00      	nop
1a0024b4:	1a00573c 	.word	0x1a00573c
1a0024b8:	40086000 	.word	0x40086000

1a0024bc <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a0024bc:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a0024be:	4a17      	ldr	r2, [pc, #92]	; (1a00251c <Board_SetupClocking+0x60>)
1a0024c0:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a0024c4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0024c8:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0024cc:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a0024d0:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a0024d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0024d8:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0024dc:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a0024e0:	2201      	movs	r2, #1
1a0024e2:	490f      	ldr	r1, [pc, #60]	; (1a002520 <Board_SetupClocking+0x64>)
1a0024e4:	2006      	movs	r0, #6
1a0024e6:	f000 fa9d 	bl	1a002a24 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a0024ea:	2400      	movs	r4, #0
1a0024ec:	b14c      	cbz	r4, 1a002502 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a0024ee:	4b0b      	ldr	r3, [pc, #44]	; (1a00251c <Board_SetupClocking+0x60>)
1a0024f0:	685a      	ldr	r2, [r3, #4]
1a0024f2:	f022 020c 	bic.w	r2, r2, #12
1a0024f6:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a0024f8:	685a      	ldr	r2, [r3, #4]
1a0024fa:	f042 0203 	orr.w	r2, r2, #3
1a0024fe:	605a      	str	r2, [r3, #4]
}
1a002500:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a002502:	4808      	ldr	r0, [pc, #32]	; (1a002524 <Board_SetupClocking+0x68>)
1a002504:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002508:	2301      	movs	r3, #1
1a00250a:	788a      	ldrb	r2, [r1, #2]
1a00250c:	7849      	ldrb	r1, [r1, #1]
1a00250e:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a002512:	f000 fd93 	bl	1a00303c <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002516:	3401      	adds	r4, #1
1a002518:	e7e8      	b.n	1a0024ec <Board_SetupClocking+0x30>
1a00251a:	bf00      	nop
1a00251c:	40043000 	.word	0x40043000
1a002520:	0c28cb00 	.word	0x0c28cb00
1a002524:	1a005738 	.word	0x1a005738

1a002528 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a002528:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a00252a:	f7ff ffab 	bl	1a002484 <Board_SetupMuxing>
    Board_SetupClocking();
1a00252e:	f7ff ffc5 	bl	1a0024bc <Board_SetupClocking>
}
1a002532:	bd08      	pop	{r3, pc}

1a002534 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a002534:	2200      	movs	r2, #0
1a002536:	2a05      	cmp	r2, #5
1a002538:	d819      	bhi.n	1a00256e <Board_LED_Init+0x3a>
{
1a00253a:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a00253c:	490c      	ldr	r1, [pc, #48]	; (1a002570 <Board_LED_Init+0x3c>)
1a00253e:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a002542:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a002546:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a002548:	4b0a      	ldr	r3, [pc, #40]	; (1a002574 <Board_LED_Init+0x40>)
1a00254a:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a00254e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a002552:	2001      	movs	r0, #1
1a002554:	40a0      	lsls	r0, r4
1a002556:	4301      	orrs	r1, r0
1a002558:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a00255c:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a002560:	2100      	movs	r1, #0
1a002562:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a002564:	3201      	adds	r2, #1
1a002566:	2a05      	cmp	r2, #5
1a002568:	d9e8      	bls.n	1a00253c <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a00256a:	bc70      	pop	{r4, r5, r6}
1a00256c:	4770      	bx	lr
1a00256e:	4770      	bx	lr
1a002570:	1a0057bc 	.word	0x1a0057bc
1a002574:	400f4000 	.word	0x400f4000

1a002578 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a002578:	2300      	movs	r3, #0
1a00257a:	2b03      	cmp	r3, #3
1a00257c:	d816      	bhi.n	1a0025ac <Board_TEC_Init+0x34>
{
1a00257e:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002580:	490b      	ldr	r1, [pc, #44]	; (1a0025b0 <Board_TEC_Init+0x38>)
1a002582:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002586:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00258a:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a00258c:	4c09      	ldr	r4, [pc, #36]	; (1a0025b4 <Board_TEC_Init+0x3c>)
1a00258e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002592:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002596:	2001      	movs	r0, #1
1a002598:	40a8      	lsls	r0, r5
1a00259a:	ea21 0100 	bic.w	r1, r1, r0
1a00259e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0025a2:	3301      	adds	r3, #1
1a0025a4:	2b03      	cmp	r3, #3
1a0025a6:	d9eb      	bls.n	1a002580 <Board_TEC_Init+0x8>
   }
}
1a0025a8:	bc30      	pop	{r4, r5}
1a0025aa:	4770      	bx	lr
1a0025ac:	4770      	bx	lr
1a0025ae:	bf00      	nop
1a0025b0:	1a0057b4 	.word	0x1a0057b4
1a0025b4:	400f4000 	.word	0x400f4000

1a0025b8 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0025b8:	2300      	movs	r3, #0
1a0025ba:	2b08      	cmp	r3, #8
1a0025bc:	d816      	bhi.n	1a0025ec <Board_GPIO_Init+0x34>
{
1a0025be:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0025c0:	490b      	ldr	r1, [pc, #44]	; (1a0025f0 <Board_GPIO_Init+0x38>)
1a0025c2:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0025c6:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0025ca:	784d      	ldrb	r5, [r1, #1]
1a0025cc:	4c09      	ldr	r4, [pc, #36]	; (1a0025f4 <Board_GPIO_Init+0x3c>)
1a0025ce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0025d2:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0025d6:	2001      	movs	r0, #1
1a0025d8:	40a8      	lsls	r0, r5
1a0025da:	ea21 0100 	bic.w	r1, r1, r0
1a0025de:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0025e2:	3301      	adds	r3, #1
1a0025e4:	2b08      	cmp	r3, #8
1a0025e6:	d9eb      	bls.n	1a0025c0 <Board_GPIO_Init+0x8>
   }
}
1a0025e8:	bc30      	pop	{r4, r5}
1a0025ea:	4770      	bx	lr
1a0025ec:	4770      	bx	lr
1a0025ee:	bf00      	nop
1a0025f0:	1a0057c8 	.word	0x1a0057c8
1a0025f4:	400f4000 	.word	0x400f4000

1a0025f8 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a0025f8:	b510      	push	{r4, lr}
1a0025fa:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a0025fc:	4c08      	ldr	r4, [pc, #32]	; (1a002620 <Board_ADC_Init+0x28>)
1a0025fe:	4669      	mov	r1, sp
1a002600:	4620      	mov	r0, r4
1a002602:	f000 f95f 	bl	1a0028c4 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a002606:	4a07      	ldr	r2, [pc, #28]	; (1a002624 <Board_ADC_Init+0x2c>)
1a002608:	4669      	mov	r1, sp
1a00260a:	4620      	mov	r0, r4
1a00260c:	f000 f9c5 	bl	1a00299a <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a002610:	2200      	movs	r2, #0
1a002612:	4669      	mov	r1, sp
1a002614:	4620      	mov	r0, r4
1a002616:	f000 f9d9 	bl	1a0029cc <Chip_ADC_SetResolution>
}
1a00261a:	b002      	add	sp, #8
1a00261c:	bd10      	pop	{r4, pc}
1a00261e:	bf00      	nop
1a002620:	400e3000 	.word	0x400e3000
1a002624:	00061a80 	.word	0x00061a80

1a002628 <Board_SPI_Init>:
{
1a002628:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a00262a:	4c0b      	ldr	r4, [pc, #44]	; (1a002658 <Board_SPI_Init+0x30>)
1a00262c:	4620      	mov	r0, r4
1a00262e:	f000 f8b7 	bl	1a0027a0 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a002632:	6863      	ldr	r3, [r4, #4]
1a002634:	f023 0304 	bic.w	r3, r3, #4
1a002638:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a00263a:	6823      	ldr	r3, [r4, #0]
1a00263c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a002640:	f043 0307 	orr.w	r3, r3, #7
1a002644:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a002646:	4905      	ldr	r1, [pc, #20]	; (1a00265c <Board_SPI_Init+0x34>)
1a002648:	4620      	mov	r0, r4
1a00264a:	f000 f88a 	bl	1a002762 <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a00264e:	6863      	ldr	r3, [r4, #4]
1a002650:	f043 0302 	orr.w	r3, r3, #2
1a002654:	6063      	str	r3, [r4, #4]
}
1a002656:	bd10      	pop	{r4, pc}
1a002658:	400c5000 	.word	0x400c5000
1a00265c:	000186a0 	.word	0x000186a0

1a002660 <Board_I2C_Init>:
{
1a002660:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a002662:	2000      	movs	r0, #0
1a002664:	f000 f8c8 	bl	1a0027f8 <Chip_I2C_Init>
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a002668:	4b04      	ldr	r3, [pc, #16]	; (1a00267c <Board_I2C_Init+0x1c>)
1a00266a:	f640 0208 	movw	r2, #2056	; 0x808
1a00266e:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a002672:	4903      	ldr	r1, [pc, #12]	; (1a002680 <Board_I2C_Init+0x20>)
1a002674:	2000      	movs	r0, #0
1a002676:	f000 f8d1 	bl	1a00281c <Chip_I2C_SetClockRate>
}
1a00267a:	bd08      	pop	{r3, pc}
1a00267c:	40086000 	.word	0x40086000
1a002680:	000f4240 	.word	0x000f4240

1a002684 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a002684:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a002686:	4c07      	ldr	r4, [pc, #28]	; (1a0026a4 <Board_Debug_Init+0x20>)
1a002688:	4620      	mov	r0, r4
1a00268a:	f000 fde9 	bl	1a003260 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a00268e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a002692:	4620      	mov	r0, r4
1a002694:	f000 fe42 	bl	1a00331c <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a002698:	2303      	movs	r3, #3
1a00269a:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a00269c:	2301      	movs	r3, #1
1a00269e:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a0026a0:	bd10      	pop	{r4, pc}
1a0026a2:	bf00      	nop
1a0026a4:	400c1000 	.word	0x400c1000

1a0026a8 <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a0026a8:	4b03      	ldr	r3, [pc, #12]	; (1a0026b8 <Board_UARTPutChar+0x10>)
1a0026aa:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
   while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a0026ac:	f013 0f20 	tst.w	r3, #32
1a0026b0:	d0fa      	beq.n	1a0026a8 <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a0026b2:	4b01      	ldr	r3, [pc, #4]	; (1a0026b8 <Board_UARTPutChar+0x10>)
1a0026b4:	6018      	str	r0, [r3, #0]
   Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a0026b6:	4770      	bx	lr
1a0026b8:	400c1000 	.word	0x400c1000

1a0026bc <Board_UARTGetChar>:
	return pUART->LSR;
1a0026bc:	4b05      	ldr	r3, [pc, #20]	; (1a0026d4 <Board_UARTGetChar+0x18>)
1a0026be:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a0026c0:	f013 0f01 	tst.w	r3, #1
1a0026c4:	d003      	beq.n	1a0026ce <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a0026c6:	4b03      	ldr	r3, [pc, #12]	; (1a0026d4 <Board_UARTGetChar+0x18>)
1a0026c8:	6818      	ldr	r0, [r3, #0]
      return (int) Chip_UART_ReadByte(DEBUG_UART);
1a0026ca:	b2c0      	uxtb	r0, r0
1a0026cc:	4770      	bx	lr
   }
   return EOF;
1a0026ce:	f04f 30ff 	mov.w	r0, #4294967295
}
1a0026d2:	4770      	bx	lr
1a0026d4:	400c1000 	.word	0x400c1000

1a0026d8 <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a0026d8:	b508      	push	{r3, lr}
   DEBUGINIT();
1a0026da:	f7ff ffd3 	bl	1a002684 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a0026de:	4809      	ldr	r0, [pc, #36]	; (1a002704 <Board_Init+0x2c>)
1a0026e0:	f000 f8b8 	bl	1a002854 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a0026e4:	f7ff ff68 	bl	1a0025b8 <Board_GPIO_Init>
   Board_ADC_Init();
1a0026e8:	f7ff ff86 	bl	1a0025f8 <Board_ADC_Init>
   Board_SPI_Init();
1a0026ec:	f7ff ff9c 	bl	1a002628 <Board_SPI_Init>
   Board_I2C_Init();
1a0026f0:	f7ff ffb6 	bl	1a002660 <Board_I2C_Init>

   Board_LED_Init();
1a0026f4:	f7ff ff1e 	bl	1a002534 <Board_LED_Init>
   Board_TEC_Init();
1a0026f8:	f7ff ff3e 	bl	1a002578 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a0026fc:	f000 fa72 	bl	1a002be4 <SystemCoreClockUpdate>
}
1a002700:	bd08      	pop	{r3, pc}
1a002702:	bf00      	nop
1a002704:	400f4000 	.word	0x400f4000

1a002708 <__stdio_putchar>:
   curADCChannel = 0xFF;
   return data;
}

void __stdio_putchar(int c)
{
1a002708:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a00270a:	b2c0      	uxtb	r0, r0
1a00270c:	f7ff ffcc 	bl	1a0026a8 <Board_UARTPutChar>
}
1a002710:	bd08      	pop	{r3, pc}

1a002712 <__stdio_getchar>:

int __stdio_getchar()
{
1a002712:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a002714:	f7ff ffd2 	bl	1a0026bc <Board_UARTGetChar>
}
1a002718:	bd08      	pop	{r3, pc}

1a00271a <__stdio_init>:

void __stdio_init()
{
1a00271a:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a00271c:	f7ff ffb2 	bl	1a002684 <Board_Debug_Init>
1a002720:	bd08      	pop	{r3, pc}
1a002722:	Address 0x1a002722 is out of bounds.


1a002724 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a002724:	4b03      	ldr	r3, [pc, #12]	; (1a002734 <Chip_SSP_GetClockIndex+0x10>)
1a002726:	4298      	cmp	r0, r3
1a002728:	d001      	beq.n	1a00272e <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a00272a:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a00272c:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a00272e:	20a5      	movs	r0, #165	; 0xa5
1a002730:	4770      	bx	lr
1a002732:	bf00      	nop
1a002734:	400c5000 	.word	0x400c5000

1a002738 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a002738:	4b04      	ldr	r3, [pc, #16]	; (1a00274c <Chip_SSP_GetPeriphClockIndex+0x14>)
1a00273a:	4298      	cmp	r0, r3
1a00273c:	d002      	beq.n	1a002744 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a00273e:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a002742:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a002744:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a002748:	4770      	bx	lr
1a00274a:	bf00      	nop
1a00274c:	400c5000 	.word	0x400c5000

1a002750 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a002750:	6803      	ldr	r3, [r0, #0]
1a002752:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a002756:	0209      	lsls	r1, r1, #8
1a002758:	b289      	uxth	r1, r1
1a00275a:	4319      	orrs	r1, r3
1a00275c:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a00275e:	6102      	str	r2, [r0, #16]
}
1a002760:	4770      	bx	lr

1a002762 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a002762:	b570      	push	{r4, r5, r6, lr}
1a002764:	4606      	mov	r6, r0
1a002766:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a002768:	f7ff ffe6 	bl	1a002738 <Chip_SSP_GetPeriphClockIndex>
1a00276c:	f000 fd0a 	bl	1a003184 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a002770:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a002772:	f04f 33ff 	mov.w	r3, #4294967295
	cr0_div = 0;
1a002776:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a002778:	e000      	b.n	1a00277c <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a00277a:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a00277c:	42ab      	cmp	r3, r5
1a00277e:	d90b      	bls.n	1a002798 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a002780:	1c4c      	adds	r4, r1, #1
1a002782:	fb02 f304 	mul.w	r3, r2, r4
1a002786:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a00278a:	429d      	cmp	r5, r3
1a00278c:	d2f6      	bcs.n	1a00277c <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a00278e:	2cff      	cmp	r4, #255	; 0xff
1a002790:	d9f3      	bls.n	1a00277a <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a002792:	3202      	adds	r2, #2
				cr0_div = 0;
1a002794:	2100      	movs	r1, #0
1a002796:	e7f1      	b.n	1a00277c <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a002798:	4630      	mov	r0, r6
1a00279a:	f7ff ffd9 	bl	1a002750 <Chip_SSP_SetClockRate>
}
1a00279e:	bd70      	pop	{r4, r5, r6, pc}

1a0027a0 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a0027a0:	b510      	push	{r4, lr}
1a0027a2:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a0027a4:	f7ff ffbe 	bl	1a002724 <Chip_SSP_GetClockIndex>
1a0027a8:	f000 fcb8 	bl	1a00311c <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a0027ac:	4620      	mov	r0, r4
1a0027ae:	f7ff ffc3 	bl	1a002738 <Chip_SSP_GetPeriphClockIndex>
1a0027b2:	f000 fcb3 	bl	1a00311c <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a0027b6:	6863      	ldr	r3, [r4, #4]
1a0027b8:	f023 0304 	bic.w	r3, r3, #4
1a0027bc:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0027be:	6823      	ldr	r3, [r4, #0]
1a0027c0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0027c4:	f043 0307 	orr.w	r3, r3, #7
1a0027c8:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a0027ca:	4902      	ldr	r1, [pc, #8]	; (1a0027d4 <Chip_SSP_Init+0x34>)
1a0027cc:	4620      	mov	r0, r4
1a0027ce:	f7ff ffc8 	bl	1a002762 <Chip_SSP_SetBitRate>
}
1a0027d2:	bd10      	pop	{r4, pc}
1a0027d4:	000186a0 	.word	0x000186a0

1a0027d8 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a0027d8:	2901      	cmp	r1, #1
1a0027da:	d109      	bne.n	1a0027f0 <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a0027dc:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a0027e0:	0082      	lsls	r2, r0, #2
1a0027e2:	4b04      	ldr	r3, [pc, #16]	; (1a0027f4 <Chip_I2C_EventHandler+0x1c>)
1a0027e4:	4413      	add	r3, r2
1a0027e6:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a0027e8:	7d13      	ldrb	r3, [r2, #20]
1a0027ea:	b2db      	uxtb	r3, r3
1a0027ec:	2b04      	cmp	r3, #4
1a0027ee:	d0fb      	beq.n	1a0027e8 <Chip_I2C_EventHandler+0x10>
}
1a0027f0:	4770      	bx	lr
1a0027f2:	bf00      	nop
1a0027f4:	1000004c 	.word	0x1000004c

1a0027f8 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a0027f8:	b570      	push	{r4, r5, r6, lr}
1a0027fa:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a0027fc:	4e06      	ldr	r6, [pc, #24]	; (1a002818 <Chip_I2C_Init+0x20>)
1a0027fe:	00c4      	lsls	r4, r0, #3
1a002800:	1a22      	subs	r2, r4, r0
1a002802:	0093      	lsls	r3, r2, #2
1a002804:	4433      	add	r3, r6
1a002806:	8898      	ldrh	r0, [r3, #4]
1a002808:	f000 fc88 	bl	1a00311c <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a00280c:	1b64      	subs	r4, r4, r5
1a00280e:	00a3      	lsls	r3, r4, #2
1a002810:	58f3      	ldr	r3, [r6, r3]
1a002812:	226c      	movs	r2, #108	; 0x6c
1a002814:	619a      	str	r2, [r3, #24]
}
1a002816:	bd70      	pop	{r4, r5, r6, pc}
1a002818:	1000004c 	.word	0x1000004c

1a00281c <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a00281c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002820:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a002822:	4e0b      	ldr	r6, [pc, #44]	; (1a002850 <Chip_I2C_SetClockRate+0x34>)
1a002824:	00c5      	lsls	r5, r0, #3
1a002826:	1a2b      	subs	r3, r5, r0
1a002828:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a00282c:	eb06 0308 	add.w	r3, r6, r8
1a002830:	8898      	ldrh	r0, [r3, #4]
1a002832:	f000 fca7 	bl	1a003184 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a002836:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a00283a:	f856 3008 	ldr.w	r3, [r6, r8]
1a00283e:	0842      	lsrs	r2, r0, #1
1a002840:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a002842:	f856 3008 	ldr.w	r3, [r6, r8]
1a002846:	691a      	ldr	r2, [r3, #16]
1a002848:	1a80      	subs	r0, r0, r2
1a00284a:	6158      	str	r0, [r3, #20]
}
1a00284c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002850:	1000004c 	.word	0x1000004c

1a002854 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a002854:	4770      	bx	lr
1a002856:	Address 0x1a002856 is out of bounds.


1a002858 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a002858:	4b03      	ldr	r3, [pc, #12]	; (1a002868 <Chip_ADC_GetClockIndex+0x10>)
1a00285a:	4298      	cmp	r0, r3
1a00285c:	d001      	beq.n	1a002862 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a00285e:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a002860:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a002862:	2004      	movs	r0, #4
1a002864:	4770      	bx	lr
1a002866:	bf00      	nop
1a002868:	400e4000 	.word	0x400e4000

1a00286c <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a00286c:	b570      	push	{r4, r5, r6, lr}
1a00286e:	460d      	mov	r5, r1
1a002870:	4614      	mov	r4, r2
1a002872:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a002874:	f7ff fff0 	bl	1a002858 <Chip_ADC_GetClockIndex>
1a002878:	f000 fc84 	bl	1a003184 <Chip_Clock_GetRate>
	if (burstMode) {
1a00287c:	b155      	cbz	r5, 1a002894 <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a00287e:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a002882:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a002886:	0064      	lsls	r4, r4, #1
1a002888:	fbb0 f0f4 	udiv	r0, r0, r4
1a00288c:	b2c0      	uxtb	r0, r0
1a00288e:	3801      	subs	r0, #1
	return div;
}
1a002890:	b2c0      	uxtb	r0, r0
1a002892:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a002894:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a002898:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a00289c:	e7f1      	b.n	1a002882 <getClkDiv+0x16>

1a00289e <setStartMode>:

/* Set start mode for ADC */
void setStartMode(LPC_ADC_T *pADC, uint8_t start_mode)
{
	uint32_t temp;
	temp = pADC->CR & (~ADC_CR_START_MASK);
1a00289e:	6803      	ldr	r3, [r0, #0]
1a0028a0:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
	pADC->CR = temp | (ADC_CR_START_MODE_SEL((uint32_t) start_mode));
1a0028a4:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
1a0028a8:	6001      	str	r1, [r0, #0]
}
1a0028aa:	4770      	bx	lr

1a0028ac <readAdcVal>:

/* Get the ADC value */
Status readAdcVal(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
	uint32_t temp;
	temp = pADC->DR[channel];
1a0028ac:	3104      	adds	r1, #4
1a0028ae:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
	if (!ADC_DR_DONE(temp)) {
1a0028b2:	2b00      	cmp	r3, #0
1a0028b4:	da04      	bge.n	1a0028c0 <readAdcVal+0x14>
		return ERROR;
	}
	/*	if(ADC_DR_OVERRUN(temp) && (pADC->CR & ADC_CR_BURST)) */
	/*	return ERROR; */
	*data = (uint16_t) ADC_DR_RESULT(temp);
1a0028b6:	f3c3 1389 	ubfx	r3, r3, #6, #10
1a0028ba:	8013      	strh	r3, [r2, #0]
	return SUCCESS;
1a0028bc:	2001      	movs	r0, #1
1a0028be:	4770      	bx	lr
		return ERROR;
1a0028c0:	2000      	movs	r0, #0
}
1a0028c2:	4770      	bx	lr

1a0028c4 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a0028c4:	b538      	push	{r3, r4, r5, lr}
1a0028c6:	4605      	mov	r5, r0
1a0028c8:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a0028ca:	f7ff ffc5 	bl	1a002858 <Chip_ADC_GetClockIndex>
1a0028ce:	2301      	movs	r3, #1
1a0028d0:	461a      	mov	r2, r3
1a0028d2:	4619      	mov	r1, r3
1a0028d4:	f000 fc04 	bl	1a0030e0 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a0028d8:	2100      	movs	r1, #0
1a0028da:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a0028dc:	4a08      	ldr	r2, [pc, #32]	; (1a002900 <Chip_ADC_Init+0x3c>)
1a0028de:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a0028e0:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a0028e2:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a0028e4:	230b      	movs	r3, #11
1a0028e6:	4628      	mov	r0, r5
1a0028e8:	f7ff ffc0 	bl	1a00286c <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a0028ec:	0200      	lsls	r0, r0, #8
1a0028ee:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0028f2:	7920      	ldrb	r0, [r4, #4]
1a0028f4:	0440      	lsls	r0, r0, #17
1a0028f6:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a0028fa:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a0028fc:	6028      	str	r0, [r5, #0]
}
1a0028fe:	bd38      	pop	{r3, r4, r5, pc}
1a002900:	00061a80 	.word	0x00061a80

1a002904 <Chip_ADC_DeInit>:

/* Shutdown ADC */
void Chip_ADC_DeInit(LPC_ADC_T *pADC)
{
1a002904:	b508      	push	{r3, lr}
	pADC->INTEN = 0x00000100;
1a002906:	f44f 7280 	mov.w	r2, #256	; 0x100
1a00290a:	60c2      	str	r2, [r0, #12]
	pADC->CR = 0;
1a00290c:	2200      	movs	r2, #0
1a00290e:	6002      	str	r2, [r0, #0]
	Chip_Clock_Disable(Chip_ADC_GetClockIndex(pADC));
1a002910:	f7ff ffa2 	bl	1a002858 <Chip_ADC_GetClockIndex>
1a002914:	f000 fc1c 	bl	1a003150 <Chip_Clock_Disable>
}
1a002918:	bd08      	pop	{r3, pc}

1a00291a <Chip_ADC_ReadValue>:

/* Get the ADC value */
Status Chip_ADC_ReadValue(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
1a00291a:	b508      	push	{r3, lr}
	return readAdcVal(pADC, channel, data);
1a00291c:	f7ff ffc6 	bl	1a0028ac <readAdcVal>
}
1a002920:	bd08      	pop	{r3, pc}

1a002922 <Chip_ADC_ReadStatus>:

/* Get ADC Channel status from ADC data register */
FlagStatus Chip_ADC_ReadStatus(LPC_ADC_T *pADC, uint8_t channel, uint32_t StatusType)
{
	switch (StatusType) {
1a002922:	2a01      	cmp	r2, #1
1a002924:	d00a      	beq.n	1a00293c <Chip_ADC_ReadStatus+0x1a>
1a002926:	b11a      	cbz	r2, 1a002930 <Chip_ADC_ReadStatus+0xe>
1a002928:	2a02      	cmp	r2, #2
1a00292a:	d00f      	beq.n	1a00294c <Chip_ADC_ReadStatus+0x2a>
		return pADC->STAT >> 16 ? SET : RESET;

	default:
		break;
	}
	return RESET;
1a00292c:	2000      	movs	r0, #0
1a00292e:	4770      	bx	lr
		return (pADC->STAT & (1UL << channel)) ? SET : RESET;
1a002930:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a002932:	40c8      	lsrs	r0, r1
1a002934:	f000 0001 	and.w	r0, r0, #1
1a002938:	b2c0      	uxtb	r0, r0
1a00293a:	4770      	bx	lr
		channel += 8;
1a00293c:	3108      	adds	r1, #8
1a00293e:	b2c9      	uxtb	r1, r1
		return (pADC->STAT & (1UL << channel)) ? SET : RESET;
1a002940:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a002942:	40c8      	lsrs	r0, r1
1a002944:	f000 0001 	and.w	r0, r0, #1
1a002948:	b2c0      	uxtb	r0, r0
1a00294a:	4770      	bx	lr
		return pADC->STAT >> 16 ? SET : RESET;
1a00294c:	6b03      	ldr	r3, [r0, #48]	; 0x30
1a00294e:	0c1b      	lsrs	r3, r3, #16
1a002950:	bf14      	ite	ne
1a002952:	2001      	movne	r0, #1
1a002954:	2000      	moveq	r0, #0
}
1a002956:	4770      	bx	lr

1a002958 <Chip_ADC_Int_SetChannelCmd>:

/* Enable/Disable interrupt for ADC channel */
void Chip_ADC_Int_SetChannelCmd(LPC_ADC_T *pADC, uint8_t channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a002958:	2a01      	cmp	r2, #1
1a00295a:	d006      	beq.n	1a00296a <Chip_ADC_Int_SetChannelCmd+0x12>
		pADC->INTEN |= (1UL << channel);
	}
	else {
		pADC->INTEN &= (~(1UL << channel));
1a00295c:	68c3      	ldr	r3, [r0, #12]
1a00295e:	2201      	movs	r2, #1
1a002960:	408a      	lsls	r2, r1
1a002962:	ea23 0302 	bic.w	r3, r3, r2
1a002966:	60c3      	str	r3, [r0, #12]
1a002968:	4770      	bx	lr
{
1a00296a:	b410      	push	{r4}
		pADC->INTEN |= (1UL << channel);
1a00296c:	68c4      	ldr	r4, [r0, #12]
1a00296e:	408a      	lsls	r2, r1
1a002970:	4314      	orrs	r4, r2
1a002972:	60c4      	str	r4, [r0, #12]
	}
}
1a002974:	f85d 4b04 	ldr.w	r4, [sp], #4
1a002978:	4770      	bx	lr

1a00297a <Chip_ADC_SetStartMode>:

/* Select the mode starting the AD conversion */
void Chip_ADC_SetStartMode(LPC_ADC_T *pADC, ADC_START_MODE_T mode, ADC_EDGE_CFG_T EdgeOption)
{
1a00297a:	b508      	push	{r3, lr}
	if ((mode != ADC_START_NOW) && (mode != ADC_NO_START)) {
1a00297c:	2901      	cmp	r1, #1
1a00297e:	d904      	bls.n	1a00298a <Chip_ADC_SetStartMode+0x10>
		if (EdgeOption) {
1a002980:	b132      	cbz	r2, 1a002990 <Chip_ADC_SetStartMode+0x16>
			pADC->CR |= ADC_CR_EDGE;
1a002982:	6803      	ldr	r3, [r0, #0]
1a002984:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
1a002988:	6003      	str	r3, [r0, #0]
		}
		else {
			pADC->CR &= ~ADC_CR_EDGE;
		}
	}
	setStartMode(pADC, (uint8_t) mode);
1a00298a:	f7ff ff88 	bl	1a00289e <setStartMode>
}
1a00298e:	bd08      	pop	{r3, pc}
			pADC->CR &= ~ADC_CR_EDGE;
1a002990:	6803      	ldr	r3, [r0, #0]
1a002992:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
1a002996:	6003      	str	r3, [r0, #0]
1a002998:	e7f7      	b.n	1a00298a <Chip_ADC_SetStartMode+0x10>

1a00299a <Chip_ADC_SetSampleRate>:

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a00299a:	b570      	push	{r4, r5, r6, lr}
1a00299c:	4605      	mov	r5, r0
1a00299e:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a0029a0:	6804      	ldr	r4, [r0, #0]
1a0029a2:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a0029a6:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a0029aa:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a0029ac:	790b      	ldrb	r3, [r1, #4]
1a0029ae:	f1c3 030b 	rsb	r3, r3, #11
1a0029b2:	b2db      	uxtb	r3, r3
1a0029b4:	7949      	ldrb	r1, [r1, #5]
1a0029b6:	f7ff ff59 	bl	1a00286c <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a0029ba:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0029be:	7933      	ldrb	r3, [r6, #4]
1a0029c0:	045b      	lsls	r3, r3, #17
1a0029c2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a0029c6:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a0029c8:	602b      	str	r3, [r5, #0]
}
1a0029ca:	bd70      	pop	{r4, r5, r6, pc}

1a0029cc <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a0029cc:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a0029ce:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a0029d0:	680a      	ldr	r2, [r1, #0]
1a0029d2:	f7ff ffe2 	bl	1a00299a <Chip_ADC_SetSampleRate>
}
1a0029d6:	bd08      	pop	{r3, pc}

1a0029d8 <Chip_ADC_EnableChannel>:

/* Enable or disable the ADC channel on ADC peripheral */
void Chip_ADC_EnableChannel(LPC_ADC_T *pADC, ADC_CHANNEL_T channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a0029d8:	2a01      	cmp	r2, #1
1a0029da:	d00a      	beq.n	1a0029f2 <Chip_ADC_EnableChannel+0x1a>
		pADC->CR |= ADC_CR_CH_SEL(channel);
	}
	else {
		pADC->CR &= ~ADC_CR_START_MASK;
1a0029dc:	6802      	ldr	r2, [r0, #0]
1a0029de:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
1a0029e2:	6002      	str	r2, [r0, #0]
		pADC->CR &= ~ADC_CR_CH_SEL(channel);
1a0029e4:	6803      	ldr	r3, [r0, #0]
1a0029e6:	2201      	movs	r2, #1
1a0029e8:	408a      	lsls	r2, r1
1a0029ea:	ea23 0302 	bic.w	r3, r3, r2
1a0029ee:	6003      	str	r3, [r0, #0]
1a0029f0:	4770      	bx	lr
{
1a0029f2:	b410      	push	{r4}
		pADC->CR |= ADC_CR_CH_SEL(channel);
1a0029f4:	6804      	ldr	r4, [r0, #0]
1a0029f6:	408a      	lsls	r2, r1
1a0029f8:	4314      	orrs	r4, r2
1a0029fa:	6004      	str	r4, [r0, #0]
	}
}
1a0029fc:	f85d 4b04 	ldr.w	r4, [sp], #4
1a002a00:	4770      	bx	lr

1a002a02 <Chip_ADC_SetBurstCmd>:

/* Enable burst mode */
void Chip_ADC_SetBurstCmd(LPC_ADC_T *pADC, FunctionalState NewState)
{
1a002a02:	b538      	push	{r3, r4, r5, lr}
1a002a04:	4604      	mov	r4, r0
1a002a06:	460d      	mov	r5, r1
	setStartMode(pADC, ADC_NO_START);
1a002a08:	2100      	movs	r1, #0
1a002a0a:	f7ff ff48 	bl	1a00289e <setStartMode>
	
    if (NewState == DISABLE) {
1a002a0e:	b925      	cbnz	r5, 1a002a1a <Chip_ADC_SetBurstCmd+0x18>
		pADC->CR &= ~ADC_CR_BURST;
1a002a10:	6823      	ldr	r3, [r4, #0]
1a002a12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1a002a16:	6023      	str	r3, [r4, #0]
	}
	else {
		pADC->CR |= ADC_CR_BURST;
	}
}
1a002a18:	bd38      	pop	{r3, r4, r5, pc}
		pADC->CR |= ADC_CR_BURST;
1a002a1a:	6823      	ldr	r3, [r4, #0]
1a002a1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1a002a20:	6023      	str	r3, [r4, #0]
}
1a002a22:	e7f9      	b.n	1a002a18 <Chip_ADC_SetBurstCmd+0x16>

1a002a24 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a002a24:	b570      	push	{r4, r5, r6, lr}
1a002a26:	b08a      	sub	sp, #40	; 0x28
1a002a28:	4605      	mov	r5, r0
1a002a2a:	460e      	mov	r6, r1
1a002a2c:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a002a2e:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002a32:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a002a34:	2806      	cmp	r0, #6
1a002a36:	d018      	beq.n	1a002a6a <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a002a38:	2300      	movs	r3, #0
1a002a3a:	2201      	movs	r2, #1
1a002a3c:	4629      	mov	r1, r5
1a002a3e:	2004      	movs	r0, #4
1a002a40:	f000 fafc 	bl	1a00303c <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a002a44:	4a4a      	ldr	r2, [pc, #296]	; (1a002b70 <Chip_SetupCoreClock+0x14c>)
1a002a46:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a002a48:	f043 0301 	orr.w	r3, r3, #1
1a002a4c:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a002a4e:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a002a52:	a901      	add	r1, sp, #4
1a002a54:	4630      	mov	r0, r6
1a002a56:	f000 fa69 	bl	1a002f2c <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a002a5a:	4b46      	ldr	r3, [pc, #280]	; (1a002b74 <Chip_SetupCoreClock+0x150>)
1a002a5c:	429e      	cmp	r6, r3
1a002a5e:	d916      	bls.n	1a002a8e <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a002a60:	9b01      	ldr	r3, [sp, #4]
1a002a62:	f013 0f40 	tst.w	r3, #64	; 0x40
1a002a66:	d003      	beq.n	1a002a70 <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a002a68:	e7fe      	b.n	1a002a68 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a002a6a:	f000 f9c1 	bl	1a002df0 <Chip_Clock_EnableCrystal>
1a002a6e:	e7e3      	b.n	1a002a38 <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a002a70:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002a74:	d005      	beq.n	1a002a82 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a002a76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a002a7a:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a002a7c:	2500      	movs	r5, #0
			direct = 1;
1a002a7e:	2601      	movs	r6, #1
1a002a80:	e007      	b.n	1a002a92 <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a002a82:	9b04      	ldr	r3, [sp, #16]
1a002a84:	3301      	adds	r3, #1
1a002a86:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a002a88:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a002a8a:	2600      	movs	r6, #0
1a002a8c:	e001      	b.n	1a002a92 <Chip_SetupCoreClock+0x6e>
1a002a8e:	2500      	movs	r5, #0
1a002a90:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a002a92:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a002a96:	9b01      	ldr	r3, [sp, #4]
1a002a98:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a002a9c:	9a05      	ldr	r2, [sp, #20]
1a002a9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a002aa2:	9a03      	ldr	r2, [sp, #12]
1a002aa4:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a002aa8:	9a04      	ldr	r2, [sp, #16]
1a002aaa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002aae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002ab2:	4a2f      	ldr	r2, [pc, #188]	; (1a002b70 <Chip_SetupCoreClock+0x14c>)
1a002ab4:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a002ab6:	4b2e      	ldr	r3, [pc, #184]	; (1a002b70 <Chip_SetupCoreClock+0x14c>)
1a002ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a002aba:	f013 0f01 	tst.w	r3, #1
1a002abe:	d0fa      	beq.n	1a002ab6 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a002ac0:	2300      	movs	r3, #0
1a002ac2:	2201      	movs	r2, #1
1a002ac4:	2109      	movs	r1, #9
1a002ac6:	2004      	movs	r0, #4
1a002ac8:	f000 fab8 	bl	1a00303c <Chip_Clock_SetBaseClock>

	if (direct) {
1a002acc:	b306      	cbz	r6, 1a002b10 <Chip_SetupCoreClock+0xec>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a002ace:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002ad2:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a002ad4:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002ad6:	1e5a      	subs	r2, r3, #1
1a002ad8:	9209      	str	r2, [sp, #36]	; 0x24
1a002ada:	2b00      	cmp	r3, #0
1a002adc:	d1fa      	bne.n	1a002ad4 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a002ade:	9b01      	ldr	r3, [sp, #4]
1a002ae0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002ae4:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a002ae6:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a002aea:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a002aee:	9a05      	ldr	r2, [sp, #20]
1a002af0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a002af4:	9a03      	ldr	r2, [sp, #12]
1a002af6:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a002afa:	9a04      	ldr	r2, [sp, #16]
1a002afc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002b00:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002b04:	4a1a      	ldr	r2, [pc, #104]	; (1a002b70 <Chip_SetupCoreClock+0x14c>)
1a002b06:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a002b08:	2c00      	cmp	r4, #0
1a002b0a:	d12e      	bne.n	1a002b6a <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a002b0c:	b00a      	add	sp, #40	; 0x28
1a002b0e:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a002b10:	2d00      	cmp	r5, #0
1a002b12:	d0f9      	beq.n	1a002b08 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a002b14:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002b18:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a002b1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002b1c:	1e5a      	subs	r2, r3, #1
1a002b1e:	9209      	str	r2, [sp, #36]	; 0x24
1a002b20:	2b00      	cmp	r3, #0
1a002b22:	d1fa      	bne.n	1a002b1a <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a002b24:	9b04      	ldr	r3, [sp, #16]
1a002b26:	1e5a      	subs	r2, r3, #1
1a002b28:	9204      	str	r2, [sp, #16]
1a002b2a:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a002b2e:	9b01      	ldr	r3, [sp, #4]
1a002b30:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a002b34:	9905      	ldr	r1, [sp, #20]
1a002b36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a002b3a:	9903      	ldr	r1, [sp, #12]
1a002b3c:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a002b40:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002b44:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002b48:	4a09      	ldr	r2, [pc, #36]	; (1a002b70 <Chip_SetupCoreClock+0x14c>)
1a002b4a:	6453      	str	r3, [r2, #68]	; 0x44
1a002b4c:	e7dc      	b.n	1a002b08 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a002b4e:	480a      	ldr	r0, [pc, #40]	; (1a002b78 <Chip_SetupCoreClock+0x154>)
1a002b50:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002b54:	78cb      	ldrb	r3, [r1, #3]
1a002b56:	788a      	ldrb	r2, [r1, #2]
1a002b58:	7849      	ldrb	r1, [r1, #1]
1a002b5a:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a002b5e:	f000 fa6d 	bl	1a00303c <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a002b62:	3401      	adds	r4, #1
1a002b64:	2c11      	cmp	r4, #17
1a002b66:	d9f2      	bls.n	1a002b4e <Chip_SetupCoreClock+0x12a>
1a002b68:	e7d0      	b.n	1a002b0c <Chip_SetupCoreClock+0xe8>
1a002b6a:	2400      	movs	r4, #0
1a002b6c:	e7fa      	b.n	1a002b64 <Chip_SetupCoreClock+0x140>
1a002b6e:	bf00      	nop
1a002b70:	40050000 	.word	0x40050000
1a002b74:	068e7780 	.word	0x068e7780
1a002b78:	1a0057e0 	.word	0x1a0057e0

1a002b7c <Chip_USB_PllSetup>:
/*****************************************************************************
 * Private functions
 ****************************************************************************/

static void Chip_USB_PllSetup(void)
{
1a002b7c:	b508      	push	{r3, lr}
	/* No need to setup anything if PLL is already setup for the frequency */
	if (Chip_Clock_GetClockInputHz(CLKIN_USBPLL) == usbPLLSetup.freq)
1a002b7e:	2007      	movs	r0, #7
1a002b80:	f000 f978 	bl	1a002e74 <Chip_Clock_GetClockInputHz>
1a002b84:	4b08      	ldr	r3, [pc, #32]	; (1a002ba8 <Chip_USB_PllSetup+0x2c>)
1a002b86:	4298      	cmp	r0, r3
1a002b88:	d00d      	beq.n	1a002ba6 <Chip_USB_PllSetup+0x2a>
		return ;

	/* Setup default USB PLL state for a 480MHz output and attach */
	Chip_Clock_SetupPLL(CLKIN_CRYSTAL, CGU_USB_PLL, &usbPLLSetup);
1a002b8a:	4a08      	ldr	r2, [pc, #32]	; (1a002bac <Chip_USB_PllSetup+0x30>)
1a002b8c:	2100      	movs	r1, #0
1a002b8e:	2006      	movs	r0, #6
1a002b90:	f000 fb1e 	bl	1a0031d0 <Chip_Clock_SetupPLL>

	/* enable USB PLL */
	Chip_Clock_EnablePLL(CGU_USB_PLL);
1a002b94:	2000      	movs	r0, #0
1a002b96:	f000 fb3b 	bl	1a003210 <Chip_Clock_EnablePLL>

	/* Wait for PLL lock */
	while (!(Chip_Clock_GetPLLStatus(CGU_USB_PLL) & CGU_PLL_LOCKED)) {}
1a002b9a:	2000      	movs	r0, #0
1a002b9c:	f000 fb42 	bl	1a003224 <Chip_Clock_GetPLLStatus>
1a002ba0:	f010 0f01 	tst.w	r0, #1
1a002ba4:	d0f9      	beq.n	1a002b9a <Chip_USB_PllSetup+0x1e>
}
1a002ba6:	bd08      	pop	{r3, pc}
1a002ba8:	1c9c3800 	.word	0x1c9c3800
1a002bac:	1a005828 	.word	0x1a005828

1a002bb0 <Chip_USB0_Init>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/

void Chip_USB0_Init(void)
{
1a002bb0:	b508      	push	{r3, lr}
	/* Set up USB PLL */
	Chip_USB_PllSetup();
1a002bb2:	f7ff ffe3 	bl	1a002b7c <Chip_USB_PllSetup>

	/* Setup USB0 base clock as clock out from USB PLL */
	Chip_Clock_SetBaseClock( CLK_BASE_USB0, CLKIN_USBPLL, true, true);
1a002bb6:	2301      	movs	r3, #1
1a002bb8:	461a      	mov	r2, r3
1a002bba:	2107      	movs	r1, #7
1a002bbc:	4618      	mov	r0, r3
1a002bbe:	f000 fa3d 	bl	1a00303c <Chip_Clock_SetBaseClock>

	/* enable USB main clock */
	Chip_Clock_EnableBaseClock(CLK_BASE_USB0);
1a002bc2:	2001      	movs	r0, #1
1a002bc4:	f000 fa66 	bl	1a003094 <Chip_Clock_EnableBaseClock>
	Chip_Clock_EnableOpts(CLK_MX_USB0, true, true, 1);
1a002bc8:	2301      	movs	r3, #1
1a002bca:	461a      	mov	r2, r3
1a002bcc:	4619      	mov	r1, r3
1a002bce:	2065      	movs	r0, #101	; 0x65
1a002bd0:	f000 fa86 	bl	1a0030e0 <Chip_Clock_EnableOpts>
 * @note	The USB0 PLL & clock should be configured before calling this function. This function
 * should be called before the USB0 registers are accessed.
 */
STATIC INLINE void Chip_CREG_EnableUSB0Phy(void)
{
	LPC_CREG->CREG0 &= ~(1 << 5);
1a002bd4:	4a02      	ldr	r2, [pc, #8]	; (1a002be0 <Chip_USB0_Init+0x30>)
1a002bd6:	6853      	ldr	r3, [r2, #4]
1a002bd8:	f023 0320 	bic.w	r3, r3, #32
1a002bdc:	6053      	str	r3, [r2, #4]
	/* enable USB0 phy */
	Chip_CREG_EnableUSB0Phy();
}
1a002bde:	bd08      	pop	{r3, pc}
1a002be0:	40043000 	.word	0x40043000

1a002be4 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a002be4:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a002be6:	2069      	movs	r0, #105	; 0x69
1a002be8:	f000 facc 	bl	1a003184 <Chip_Clock_GetRate>
1a002bec:	4b01      	ldr	r3, [pc, #4]	; (1a002bf4 <SystemCoreClockUpdate+0x10>)
1a002bee:	6018      	str	r0, [r3, #0]
}
1a002bf0:	bd08      	pop	{r3, pc}
1a002bf2:	bf00      	nop
1a002bf4:	10002be0 	.word	0x10002be0

1a002bf8 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002bf8:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a002bfa:	680b      	ldr	r3, [r1, #0]
1a002bfc:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002c00:	d002      	beq.n	1a002c08 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a002c02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002c06:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a002c08:	4607      	mov	r7, r0
1a002c0a:	2501      	movs	r5, #1
1a002c0c:	e03a      	b.n	1a002c84 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a002c0e:	694b      	ldr	r3, [r1, #20]
1a002c10:	fb03 f302 	mul.w	r3, r3, r2
1a002c14:	fbb3 f3f5 	udiv	r3, r3, r5
1a002c18:	e01c      	b.n	1a002c54 <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a002c1a:	461c      	mov	r4, r3
	if (val < 0)
1a002c1c:	ebb0 0c04 	subs.w	ip, r0, r4
1a002c20:	d427      	bmi.n	1a002c72 <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a002c22:	4567      	cmp	r7, ip
1a002c24:	d906      	bls.n	1a002c34 <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a002c26:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a002c28:	1c77      	adds	r7, r6, #1
1a002c2a:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a002c2c:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a002c2e:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a002c30:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a002c32:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a002c34:	3201      	adds	r2, #1
1a002c36:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a002c3a:	dc1d      	bgt.n	1a002c78 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a002c3c:	680c      	ldr	r4, [r1, #0]
1a002c3e:	f014 0f40 	tst.w	r4, #64	; 0x40
1a002c42:	d0e4      	beq.n	1a002c0e <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a002c44:	1c73      	adds	r3, r6, #1
1a002c46:	fa02 fc03 	lsl.w	ip, r2, r3
1a002c4a:	694b      	ldr	r3, [r1, #20]
1a002c4c:	fb03 f30c 	mul.w	r3, r3, ip
1a002c50:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a002c54:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a002c90 <pll_calc_divs+0x98>
1a002c58:	4563      	cmp	r3, ip
1a002c5a:	d9eb      	bls.n	1a002c34 <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a002c5c:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a002c94 <pll_calc_divs+0x9c>
1a002c60:	4563      	cmp	r3, ip
1a002c62:	d809      	bhi.n	1a002c78 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a002c64:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002c68:	d1d7      	bne.n	1a002c1a <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a002c6a:	1c74      	adds	r4, r6, #1
1a002c6c:	fa23 f404 	lsr.w	r4, r3, r4
1a002c70:	e7d4      	b.n	1a002c1c <pll_calc_divs+0x24>
		return -val;
1a002c72:	f1cc 0c00 	rsb	ip, ip, #0
1a002c76:	e7d4      	b.n	1a002c22 <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a002c78:	3601      	adds	r6, #1
1a002c7a:	2e03      	cmp	r6, #3
1a002c7c:	dc01      	bgt.n	1a002c82 <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a002c7e:	2201      	movs	r2, #1
1a002c80:	e7d9      	b.n	1a002c36 <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a002c82:	3501      	adds	r5, #1
1a002c84:	2d04      	cmp	r5, #4
1a002c86:	dc01      	bgt.n	1a002c8c <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a002c88:	2600      	movs	r6, #0
1a002c8a:	e7f6      	b.n	1a002c7a <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a002c8c:	bcf0      	pop	{r4, r5, r6, r7}
1a002c8e:	4770      	bx	lr
1a002c90:	094c5eff 	.word	0x094c5eff
1a002c94:	1312d000 	.word	0x1312d000

1a002c98 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002c98:	b5f0      	push	{r4, r5, r6, r7, lr}
1a002c9a:	b099      	sub	sp, #100	; 0x64
1a002c9c:	4605      	mov	r5, r0
1a002c9e:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a002ca0:	225c      	movs	r2, #92	; 0x5c
1a002ca2:	2100      	movs	r1, #0
1a002ca4:	a801      	add	r0, sp, #4
1a002ca6:	f001 fe4a 	bl	1a00493e <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a002caa:	2380      	movs	r3, #128	; 0x80
1a002cac:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a002cae:	6963      	ldr	r3, [r4, #20]
1a002cb0:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a002cb2:	7923      	ldrb	r3, [r4, #4]
1a002cb4:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a002cb8:	4669      	mov	r1, sp
1a002cba:	4628      	mov	r0, r5
1a002cbc:	f7ff ff9c 	bl	1a002bf8 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a002cc0:	9b06      	ldr	r3, [sp, #24]
1a002cc2:	42ab      	cmp	r3, r5
1a002cc4:	d027      	beq.n	1a002d16 <pll_get_frac+0x7e>
	if (val < 0)
1a002cc6:	1aeb      	subs	r3, r5, r3
1a002cc8:	d42e      	bmi.n	1a002d28 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a002cca:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a002ccc:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a002cce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002cd2:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a002cd4:	6963      	ldr	r3, [r4, #20]
1a002cd6:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a002cd8:	7923      	ldrb	r3, [r4, #4]
1a002cda:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a002cde:	a910      	add	r1, sp, #64	; 0x40
1a002ce0:	4628      	mov	r0, r5
1a002ce2:	f7ff ff89 	bl	1a002bf8 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a002ce6:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a002ce8:	42ab      	cmp	r3, r5
1a002cea:	d01f      	beq.n	1a002d2c <pll_get_frac+0x94>
	if (val < 0)
1a002cec:	1aeb      	subs	r3, r5, r3
1a002cee:	d425      	bmi.n	1a002d3c <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a002cf0:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a002cf2:	4b2b      	ldr	r3, [pc, #172]	; (1a002da0 <pll_get_frac+0x108>)
1a002cf4:	429d      	cmp	r5, r3
1a002cf6:	d923      	bls.n	1a002d40 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a002cf8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a002cfa:	1aed      	subs	r5, r5, r3
1a002cfc:	d433      	bmi.n	1a002d66 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a002cfe:	42ae      	cmp	r6, r5
1a002d00:	dc3b      	bgt.n	1a002d7a <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a002d02:	42be      	cmp	r6, r7
1a002d04:	dc31      	bgt.n	1a002d6a <pll_get_frac+0xd2>
			*ppll = pll[0];
1a002d06:	466d      	mov	r5, sp
1a002d08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002d0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002d0c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002d10:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002d14:	e006      	b.n	1a002d24 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a002d16:	466d      	mov	r5, sp
1a002d18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002d1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002d1c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002d20:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a002d24:	b019      	add	sp, #100	; 0x64
1a002d26:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a002d28:	425b      	negs	r3, r3
1a002d2a:	e7ce      	b.n	1a002cca <pll_get_frac+0x32>
		*ppll = pll[2];
1a002d2c:	ad10      	add	r5, sp, #64	; 0x40
1a002d2e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002d30:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002d32:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002d36:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a002d3a:	e7f3      	b.n	1a002d24 <pll_get_frac+0x8c>
		return -val;
1a002d3c:	425b      	negs	r3, r3
1a002d3e:	e7d7      	b.n	1a002cf0 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a002d40:	2340      	movs	r3, #64	; 0x40
1a002d42:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a002d44:	6963      	ldr	r3, [r4, #20]
1a002d46:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a002d48:	a908      	add	r1, sp, #32
1a002d4a:	4628      	mov	r0, r5
1a002d4c:	f7ff ff54 	bl	1a002bf8 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a002d50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a002d52:	42ab      	cmp	r3, r5
1a002d54:	d1d0      	bne.n	1a002cf8 <pll_get_frac+0x60>
			*ppll = pll[1];
1a002d56:	ad08      	add	r5, sp, #32
1a002d58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002d5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002d5c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002d60:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a002d64:	e7de      	b.n	1a002d24 <pll_get_frac+0x8c>
		return -val;
1a002d66:	426d      	negs	r5, r5
1a002d68:	e7c9      	b.n	1a002cfe <pll_get_frac+0x66>
			*ppll = pll[2];
1a002d6a:	ad10      	add	r5, sp, #64	; 0x40
1a002d6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002d6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002d70:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002d74:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002d78:	e7d4      	b.n	1a002d24 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a002d7a:	42af      	cmp	r7, r5
1a002d7c:	db07      	blt.n	1a002d8e <pll_get_frac+0xf6>
			*ppll = pll[1];
1a002d7e:	ad08      	add	r5, sp, #32
1a002d80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002d82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002d84:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002d88:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002d8c:	e7ca      	b.n	1a002d24 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a002d8e:	ad10      	add	r5, sp, #64	; 0x40
1a002d90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002d92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002d94:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002d98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002d9c:	e7c2      	b.n	1a002d24 <pll_get_frac+0x8c>
1a002d9e:	bf00      	nop
1a002da0:	068e7780 	.word	0x068e7780

1a002da4 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a002da4:	b430      	push	{r4, r5}
1a002da6:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a002da8:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a002daa:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002dac:	e000      	b.n	1a002db0 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a002dae:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002db0:	281c      	cmp	r0, #28
1a002db2:	d118      	bne.n	1a002de6 <Chip_Clock_FindBaseClock+0x42>
1a002db4:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002db8:	0051      	lsls	r1, r2, #1
1a002dba:	4a0c      	ldr	r2, [pc, #48]	; (1a002dec <Chip_Clock_FindBaseClock+0x48>)
1a002dbc:	440a      	add	r2, r1
1a002dbe:	7914      	ldrb	r4, [r2, #4]
1a002dc0:	4284      	cmp	r4, r0
1a002dc2:	d010      	beq.n	1a002de6 <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a002dc4:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a002dc8:	004a      	lsls	r2, r1, #1
1a002dca:	4908      	ldr	r1, [pc, #32]	; (1a002dec <Chip_Clock_FindBaseClock+0x48>)
1a002dcc:	5a8a      	ldrh	r2, [r1, r2]
1a002dce:	42aa      	cmp	r2, r5
1a002dd0:	d8ed      	bhi.n	1a002dae <Chip_Clock_FindBaseClock+0xa>
1a002dd2:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002dd6:	0051      	lsls	r1, r2, #1
1a002dd8:	4a04      	ldr	r2, [pc, #16]	; (1a002dec <Chip_Clock_FindBaseClock+0x48>)
1a002dda:	440a      	add	r2, r1
1a002ddc:	8852      	ldrh	r2, [r2, #2]
1a002dde:	42aa      	cmp	r2, r5
1a002de0:	d3e5      	bcc.n	1a002dae <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a002de2:	4620      	mov	r0, r4
1a002de4:	e7e4      	b.n	1a002db0 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a002de6:	bc30      	pop	{r4, r5}
1a002de8:	4770      	bx	lr
1a002dea:	bf00      	nop
1a002dec:	1a005848 	.word	0x1a005848

1a002df0 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a002df0:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a002df2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a002df6:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a002df8:	4a0d      	ldr	r2, [pc, #52]	; (1a002e30 <Chip_Clock_EnableCrystal+0x40>)
1a002dfa:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a002dfc:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a002e00:	6992      	ldr	r2, [r2, #24]
1a002e02:	428a      	cmp	r2, r1
1a002e04:	d001      	beq.n	1a002e0a <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002e06:	4a0a      	ldr	r2, [pc, #40]	; (1a002e30 <Chip_Clock_EnableCrystal+0x40>)
1a002e08:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a002e0a:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a002e0e:	4a09      	ldr	r2, [pc, #36]	; (1a002e34 <Chip_Clock_EnableCrystal+0x44>)
1a002e10:	6811      	ldr	r1, [r2, #0]
1a002e12:	4a09      	ldr	r2, [pc, #36]	; (1a002e38 <Chip_Clock_EnableCrystal+0x48>)
1a002e14:	4291      	cmp	r1, r2
1a002e16:	d901      	bls.n	1a002e1c <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a002e18:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002e1c:	4a04      	ldr	r2, [pc, #16]	; (1a002e30 <Chip_Clock_EnableCrystal+0x40>)
1a002e1e:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a002e20:	9b01      	ldr	r3, [sp, #4]
1a002e22:	1e5a      	subs	r2, r3, #1
1a002e24:	9201      	str	r2, [sp, #4]
1a002e26:	2b00      	cmp	r3, #0
1a002e28:	d1fa      	bne.n	1a002e20 <Chip_Clock_EnableCrystal+0x30>
}
1a002e2a:	b002      	add	sp, #8
1a002e2c:	4770      	bx	lr
1a002e2e:	bf00      	nop
1a002e30:	40050000 	.word	0x40050000
1a002e34:	1a0057dc 	.word	0x1a0057dc
1a002e38:	01312cff 	.word	0x01312cff

1a002e3c <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a002e3c:	3012      	adds	r0, #18
1a002e3e:	4b05      	ldr	r3, [pc, #20]	; (1a002e54 <Chip_Clock_GetDividerSource+0x18>)
1a002e40:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a002e44:	f010 0f01 	tst.w	r0, #1
1a002e48:	d102      	bne.n	1a002e50 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a002e4a:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a002e4e:	4770      	bx	lr
		return CLKINPUT_PD;
1a002e50:	2011      	movs	r0, #17
}
1a002e52:	4770      	bx	lr
1a002e54:	40050000 	.word	0x40050000

1a002e58 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a002e58:	f100 0212 	add.w	r2, r0, #18
1a002e5c:	4b03      	ldr	r3, [pc, #12]	; (1a002e6c <Chip_Clock_GetDividerDivisor+0x14>)
1a002e5e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a002e62:	4b03      	ldr	r3, [pc, #12]	; (1a002e70 <Chip_Clock_GetDividerDivisor+0x18>)
1a002e64:	5c18      	ldrb	r0, [r3, r0]
}
1a002e66:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a002e6a:	4770      	bx	lr
1a002e6c:	40050000 	.word	0x40050000
1a002e70:	1a005840 	.word	0x1a005840

1a002e74 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a002e74:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a002e76:	2810      	cmp	r0, #16
1a002e78:	d80a      	bhi.n	1a002e90 <Chip_Clock_GetClockInputHz+0x1c>
1a002e7a:	e8df f000 	tbb	[pc, r0]
1a002e7e:	0b44      	.short	0x0b44
1a002e80:	0921180d 	.word	0x0921180d
1a002e84:	2d2a2724 	.word	0x2d2a2724
1a002e88:	34300909 	.word	0x34300909
1a002e8c:	3c38      	.short	0x3c38
1a002e8e:	40          	.byte	0x40
1a002e8f:	00          	.byte	0x00
	uint32_t rate = 0;
1a002e90:	2000      	movs	r0, #0
1a002e92:	e03a      	b.n	1a002f0a <Chip_Clock_GetClockInputHz+0x96>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a002e94:	481e      	ldr	r0, [pc, #120]	; (1a002f10 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a002e96:	e038      	b.n	1a002f0a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002e98:	4b1e      	ldr	r3, [pc, #120]	; (1a002f14 <Chip_Clock_GetClockInputHz+0xa0>)
1a002e9a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002e9e:	f003 0307 	and.w	r3, r3, #7
1a002ea2:	2b04      	cmp	r3, #4
1a002ea4:	d001      	beq.n	1a002eaa <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a002ea6:	481c      	ldr	r0, [pc, #112]	; (1a002f18 <Chip_Clock_GetClockInputHz+0xa4>)
1a002ea8:	e02f      	b.n	1a002f0a <Chip_Clock_GetClockInputHz+0x96>
	uint32_t rate = 0;
1a002eaa:	2000      	movs	r0, #0
1a002eac:	e02d      	b.n	1a002f0a <Chip_Clock_GetClockInputHz+0x96>
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002eae:	4b19      	ldr	r3, [pc, #100]	; (1a002f14 <Chip_Clock_GetClockInputHz+0xa0>)
1a002eb0:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002eb4:	f003 0307 	and.w	r3, r3, #7
1a002eb8:	2b04      	cmp	r3, #4
1a002eba:	d027      	beq.n	1a002f0c <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a002ebc:	4816      	ldr	r0, [pc, #88]	; (1a002f18 <Chip_Clock_GetClockInputHz+0xa4>)
1a002ebe:	e024      	b.n	1a002f0a <Chip_Clock_GetClockInputHz+0x96>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a002ec0:	4b16      	ldr	r3, [pc, #88]	; (1a002f1c <Chip_Clock_GetClockInputHz+0xa8>)
1a002ec2:	6818      	ldr	r0, [r3, #0]
		break;
1a002ec4:	e021      	b.n	1a002f0a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a002ec6:	4b16      	ldr	r3, [pc, #88]	; (1a002f20 <Chip_Clock_GetClockInputHz+0xac>)
1a002ec8:	6818      	ldr	r0, [r3, #0]
		break;
1a002eca:	e01e      	b.n	1a002f0a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a002ecc:	4b15      	ldr	r3, [pc, #84]	; (1a002f24 <Chip_Clock_GetClockInputHz+0xb0>)
1a002ece:	6818      	ldr	r0, [r3, #0]
		break;
1a002ed0:	e01b      	b.n	1a002f0a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a002ed2:	4b14      	ldr	r3, [pc, #80]	; (1a002f24 <Chip_Clock_GetClockInputHz+0xb0>)
1a002ed4:	6858      	ldr	r0, [r3, #4]
		break;
1a002ed6:	e018      	b.n	1a002f0a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a002ed8:	f000 f868 	bl	1a002fac <Chip_Clock_GetMainPLLHz>
		break;
1a002edc:	e015      	b.n	1a002f0a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a002ede:	2100      	movs	r1, #0
1a002ee0:	f000 f89a 	bl	1a003018 <Chip_Clock_GetDivRate>
		break;
1a002ee4:	e011      	b.n	1a002f0a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a002ee6:	2101      	movs	r1, #1
1a002ee8:	f000 f896 	bl	1a003018 <Chip_Clock_GetDivRate>
		break;
1a002eec:	e00d      	b.n	1a002f0a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a002eee:	2102      	movs	r1, #2
1a002ef0:	f000 f892 	bl	1a003018 <Chip_Clock_GetDivRate>
		break;
1a002ef4:	e009      	b.n	1a002f0a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a002ef6:	2103      	movs	r1, #3
1a002ef8:	f000 f88e 	bl	1a003018 <Chip_Clock_GetDivRate>
		break;
1a002efc:	e005      	b.n	1a002f0a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a002efe:	2104      	movs	r1, #4
1a002f00:	f000 f88a 	bl	1a003018 <Chip_Clock_GetDivRate>
		break;
1a002f04:	e001      	b.n	1a002f0a <Chip_Clock_GetClockInputHz+0x96>
		rate = CRYSTAL_32K_FREQ_IN;
1a002f06:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a002f0a:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a002f0c:	4806      	ldr	r0, [pc, #24]	; (1a002f28 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a002f0e:	e7fc      	b.n	1a002f0a <Chip_Clock_GetClockInputHz+0x96>
1a002f10:	00b71b00 	.word	0x00b71b00
1a002f14:	40043000 	.word	0x40043000
1a002f18:	017d7840 	.word	0x017d7840
1a002f1c:	1a0057b0 	.word	0x1a0057b0
1a002f20:	1a0057dc 	.word	0x1a0057dc
1a002f24:	10002b48 	.word	0x10002b48
1a002f28:	02faf080 	.word	0x02faf080

1a002f2c <Chip_Clock_CalcMainPLLValue>:
{
1a002f2c:	b538      	push	{r3, r4, r5, lr}
1a002f2e:	4605      	mov	r5, r0
1a002f30:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a002f32:	7908      	ldrb	r0, [r1, #4]
1a002f34:	f7ff ff9e 	bl	1a002e74 <Chip_Clock_GetClockInputHz>
1a002f38:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a002f3a:	4b19      	ldr	r3, [pc, #100]	; (1a002fa0 <Chip_Clock_CalcMainPLLValue+0x74>)
1a002f3c:	442b      	add	r3, r5
1a002f3e:	4a19      	ldr	r2, [pc, #100]	; (1a002fa4 <Chip_Clock_CalcMainPLLValue+0x78>)
1a002f40:	4293      	cmp	r3, r2
1a002f42:	d821      	bhi.n	1a002f88 <Chip_Clock_CalcMainPLLValue+0x5c>
1a002f44:	b318      	cbz	r0, 1a002f8e <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a002f46:	2380      	movs	r3, #128	; 0x80
1a002f48:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a002f4a:	2300      	movs	r3, #0
1a002f4c:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a002f4e:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a002f50:	fbb5 f3f0 	udiv	r3, r5, r0
1a002f54:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a002f56:	4a14      	ldr	r2, [pc, #80]	; (1a002fa8 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a002f58:	4295      	cmp	r5, r2
1a002f5a:	d903      	bls.n	1a002f64 <Chip_Clock_CalcMainPLLValue+0x38>
1a002f5c:	fb03 f000 	mul.w	r0, r3, r0
1a002f60:	42a8      	cmp	r0, r5
1a002f62:	d007      	beq.n	1a002f74 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a002f64:	4621      	mov	r1, r4
1a002f66:	4628      	mov	r0, r5
1a002f68:	f7ff fe96 	bl	1a002c98 <pll_get_frac>
		if (!ppll->nsel) {
1a002f6c:	68a3      	ldr	r3, [r4, #8]
1a002f6e:	b18b      	cbz	r3, 1a002f94 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a002f70:	3b01      	subs	r3, #1
1a002f72:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a002f74:	6923      	ldr	r3, [r4, #16]
1a002f76:	b183      	cbz	r3, 1a002f9a <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a002f78:	68e2      	ldr	r2, [r4, #12]
1a002f7a:	b10a      	cbz	r2, 1a002f80 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a002f7c:	3a01      	subs	r2, #1
1a002f7e:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a002f80:	3b01      	subs	r3, #1
1a002f82:	6123      	str	r3, [r4, #16]
	return 0;
1a002f84:	2000      	movs	r0, #0
}
1a002f86:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a002f88:	f04f 30ff 	mov.w	r0, #4294967295
1a002f8c:	e7fb      	b.n	1a002f86 <Chip_Clock_CalcMainPLLValue+0x5a>
1a002f8e:	f04f 30ff 	mov.w	r0, #4294967295
1a002f92:	e7f8      	b.n	1a002f86 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a002f94:	f04f 30ff 	mov.w	r0, #4294967295
1a002f98:	e7f5      	b.n	1a002f86 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a002f9a:	f04f 30ff 	mov.w	r0, #4294967295
1a002f9e:	e7f2      	b.n	1a002f86 <Chip_Clock_CalcMainPLLValue+0x5a>
1a002fa0:	ff6b3a10 	.word	0xff6b3a10
1a002fa4:	0b940510 	.word	0x0b940510
1a002fa8:	094c5eff 	.word	0x094c5eff

1a002fac <Chip_Clock_GetMainPLLHz>:
{
1a002fac:	b530      	push	{r4, r5, lr}
1a002fae:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a002fb0:	4d17      	ldr	r5, [pc, #92]	; (1a003010 <Chip_Clock_GetMainPLLHz+0x64>)
1a002fb2:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a002fb4:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a002fb8:	f7ff ff5c 	bl	1a002e74 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a002fbc:	4b15      	ldr	r3, [pc, #84]	; (1a003014 <Chip_Clock_GetMainPLLHz+0x68>)
1a002fbe:	681b      	ldr	r3, [r3, #0]
1a002fc0:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a002fc2:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a002fc4:	f013 0f01 	tst.w	r3, #1
1a002fc8:	d020      	beq.n	1a00300c <Chip_Clock_GetMainPLLHz+0x60>
	msel = (PLLReg >> 16) & 0xFF;
1a002fca:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a002fce:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a002fd2:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a002fd6:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a002fda:	3301      	adds	r3, #1
	n = nsel + 1;
1a002fdc:	3201      	adds	r2, #1
	p = ptab[psel];
1a002fde:	f10d 0c08 	add.w	ip, sp, #8
1a002fe2:	4461      	add	r1, ip
1a002fe4:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a002fe8:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002fec:	d108      	bne.n	1a003000 <Chip_Clock_GetMainPLLHz+0x54>
1a002fee:	b93d      	cbnz	r5, 1a003000 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a002ff0:	0049      	lsls	r1, r1, #1
1a002ff2:	fbb3 f3f1 	udiv	r3, r3, r1
1a002ff6:	fbb0 f0f2 	udiv	r0, r0, r2
1a002ffa:	fb00 f003 	mul.w	r0, r0, r3
1a002ffe:	e003      	b.n	1a003008 <Chip_Clock_GetMainPLLHz+0x5c>
		return m * (freq / n);
1a003000:	fbb0 f0f2 	udiv	r0, r0, r2
1a003004:	fb03 f000 	mul.w	r0, r3, r0
}
1a003008:	b003      	add	sp, #12
1a00300a:	bd30      	pop	{r4, r5, pc}
		return 0;
1a00300c:	2000      	movs	r0, #0
1a00300e:	e7fb      	b.n	1a003008 <Chip_Clock_GetMainPLLHz+0x5c>
1a003010:	40050000 	.word	0x40050000
1a003014:	1a00583c 	.word	0x1a00583c

1a003018 <Chip_Clock_GetDivRate>:
{
1a003018:	b538      	push	{r3, r4, r5, lr}
1a00301a:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a00301c:	4608      	mov	r0, r1
1a00301e:	f7ff ff0d 	bl	1a002e3c <Chip_Clock_GetDividerSource>
1a003022:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a003024:	4620      	mov	r0, r4
1a003026:	f7ff ff17 	bl	1a002e58 <Chip_Clock_GetDividerDivisor>
1a00302a:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a00302c:	4628      	mov	r0, r5
1a00302e:	f7ff ff21 	bl	1a002e74 <Chip_Clock_GetClockInputHz>
1a003032:	3401      	adds	r4, #1
}
1a003034:	fbb0 f0f4 	udiv	r0, r0, r4
1a003038:	bd38      	pop	{r3, r4, r5, pc}
1a00303a:	Address 0x1a00303a is out of bounds.


1a00303c <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a00303c:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a00303e:	f100 0416 	add.w	r4, r0, #22
1a003042:	00a4      	lsls	r4, r4, #2
1a003044:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a003048:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a00304c:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a00304e:	281b      	cmp	r0, #27
1a003050:	d813      	bhi.n	1a00307a <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a003052:	2911      	cmp	r1, #17
1a003054:	d01a      	beq.n	1a00308c <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a003056:	4d0e      	ldr	r5, [pc, #56]	; (1a003090 <Chip_Clock_SetBaseClock+0x54>)
1a003058:	4025      	ands	r5, r4

			if (autoblocken) {
1a00305a:	b10a      	cbz	r2, 1a003060 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a00305c:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a003060:	b10b      	cbz	r3, 1a003066 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a003062:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a003066:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a00306a:	3016      	adds	r0, #22
1a00306c:	0080      	lsls	r0, r0, #2
1a00306e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a003072:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a003076:	6045      	str	r5, [r0, #4]
1a003078:	e008      	b.n	1a00308c <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a00307a:	f044 0401 	orr.w	r4, r4, #1
1a00307e:	3016      	adds	r0, #22
1a003080:	0080      	lsls	r0, r0, #2
1a003082:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a003086:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00308a:	6044      	str	r4, [r0, #4]
	}
}
1a00308c:	bc30      	pop	{r4, r5}
1a00308e:	4770      	bx	lr
1a003090:	e0fff7fe 	.word	0xe0fff7fe

1a003094 <Chip_Clock_EnableBaseClock>:
}

/*Enables a base clock source */
void Chip_Clock_EnableBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	if (BaseClock < CLK_BASE_NONE) {
1a003094:	281b      	cmp	r0, #27
1a003096:	d809      	bhi.n	1a0030ac <Chip_Clock_EnableBaseClock+0x18>
		LPC_CGU->BASE_CLK[BaseClock] &= ~1;
1a003098:	3016      	adds	r0, #22
1a00309a:	0080      	lsls	r0, r0, #2
1a00309c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0030a0:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0030a4:	6843      	ldr	r3, [r0, #4]
1a0030a6:	f023 0301 	bic.w	r3, r3, #1
1a0030aa:	6043      	str	r3, [r0, #4]
	}
}
1a0030ac:	4770      	bx	lr

1a0030ae <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a0030ae:	281b      	cmp	r0, #27
1a0030b0:	d80c      	bhi.n	1a0030cc <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a0030b2:	3016      	adds	r0, #22
1a0030b4:	0080      	lsls	r0, r0, #2
1a0030b6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0030ba:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0030be:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a0030c0:	f010 0f01 	tst.w	r0, #1
1a0030c4:	d104      	bne.n	1a0030d0 <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0030c6:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0030ca:	4770      	bx	lr
		return CLKINPUT_PD;
1a0030cc:	2011      	movs	r0, #17
1a0030ce:	4770      	bx	lr
		return CLKINPUT_PD;
1a0030d0:	2011      	movs	r0, #17
}
1a0030d2:	4770      	bx	lr

1a0030d4 <Chip_Clock_GetBaseClocktHz>:
{
1a0030d4:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a0030d6:	f7ff ffea 	bl	1a0030ae <Chip_Clock_GetBaseClock>
1a0030da:	f7ff fecb 	bl	1a002e74 <Chip_Clock_GetClockInputHz>
}
1a0030de:	bd08      	pop	{r3, pc}

1a0030e0 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a0030e0:	b971      	cbnz	r1, 1a003100 <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a0030e2:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a0030e4:	b10a      	cbz	r2, 1a0030ea <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a0030e6:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a0030ea:	2b02      	cmp	r3, #2
1a0030ec:	d00a      	beq.n	1a003104 <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a0030ee:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0030f2:	d30a      	bcc.n	1a00310a <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a0030f4:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0030f8:	4b06      	ldr	r3, [pc, #24]	; (1a003114 <Chip_Clock_EnableOpts+0x34>)
1a0030fa:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a0030fe:	4770      	bx	lr
		reg |= (1 << 1);
1a003100:	2103      	movs	r1, #3
1a003102:	e7ef      	b.n	1a0030e4 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a003104:	f041 0120 	orr.w	r1, r1, #32
1a003108:	e7f1      	b.n	1a0030ee <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a00310a:	3020      	adds	r0, #32
1a00310c:	4b02      	ldr	r3, [pc, #8]	; (1a003118 <Chip_Clock_EnableOpts+0x38>)
1a00310e:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a003112:	4770      	bx	lr
1a003114:	40052000 	.word	0x40052000
1a003118:	40051000 	.word	0x40051000

1a00311c <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a00311c:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a003120:	d309      	bcc.n	1a003136 <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a003122:	4a09      	ldr	r2, [pc, #36]	; (1a003148 <Chip_Clock_Enable+0x2c>)
1a003124:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a003128:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00312c:	f043 0301 	orr.w	r3, r3, #1
1a003130:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a003134:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a003136:	4a05      	ldr	r2, [pc, #20]	; (1a00314c <Chip_Clock_Enable+0x30>)
1a003138:	3020      	adds	r0, #32
1a00313a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00313e:	f043 0301 	orr.w	r3, r3, #1
1a003142:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a003146:	4770      	bx	lr
1a003148:	40052000 	.word	0x40052000
1a00314c:	40051000 	.word	0x40051000

1a003150 <Chip_Clock_Disable>:

/* Disables a peripheral clock */
void Chip_Clock_Disable(CHIP_CCU_CLK_T clk)
{
	/* Stop peripheral clock */
	if (clk >= CLK_CCU2_START) {
1a003150:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a003154:	d309      	bcc.n	1a00316a <Chip_Clock_Disable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG &= ~1;
1a003156:	4a09      	ldr	r2, [pc, #36]	; (1a00317c <Chip_Clock_Disable+0x2c>)
1a003158:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a00315c:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a003160:	f023 0301 	bic.w	r3, r3, #1
1a003164:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a003168:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG &= ~1;
1a00316a:	4a05      	ldr	r2, [pc, #20]	; (1a003180 <Chip_Clock_Disable+0x30>)
1a00316c:	3020      	adds	r0, #32
1a00316e:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a003172:	f023 0301 	bic.w	r3, r3, #1
1a003176:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a00317a:	4770      	bx	lr
1a00317c:	40052000 	.word	0x40052000
1a003180:	40051000 	.word	0x40051000

1a003184 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a003184:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a003186:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00318a:	d309      	bcc.n	1a0031a0 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a00318c:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a003190:	4a0d      	ldr	r2, [pc, #52]	; (1a0031c8 <Chip_Clock_GetRate+0x44>)
1a003192:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a003196:	f014 0f01 	tst.w	r4, #1
1a00319a:	d107      	bne.n	1a0031ac <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a00319c:	2000      	movs	r0, #0
	}

	return rate;
}
1a00319e:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a0031a0:	f100 0320 	add.w	r3, r0, #32
1a0031a4:	4a09      	ldr	r2, [pc, #36]	; (1a0031cc <Chip_Clock_GetRate+0x48>)
1a0031a6:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a0031aa:	e7f4      	b.n	1a003196 <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a0031ac:	f7ff fdfa 	bl	1a002da4 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a0031b0:	f7ff ff90 	bl	1a0030d4 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a0031b4:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a0031b8:	d103      	bne.n	1a0031c2 <Chip_Clock_GetRate+0x3e>
			div = 1;
1a0031ba:	2301      	movs	r3, #1
		rate = rate / div;
1a0031bc:	fbb0 f0f3 	udiv	r0, r0, r3
1a0031c0:	e7ed      	b.n	1a00319e <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a0031c2:	2302      	movs	r3, #2
1a0031c4:	e7fa      	b.n	1a0031bc <Chip_Clock_GetRate+0x38>
1a0031c6:	bf00      	nop
1a0031c8:	40052000 	.word	0x40052000
1a0031cc:	40051000 	.word	0x40051000

1a0031d0 <Chip_Clock_SetupPLL>:
}

/* Sets up the audio or USB PLL */
void Chip_Clock_SetupPLL(CHIP_CGU_CLKIN_T Input, CHIP_CGU_USB_AUDIO_PLL_T pllnum,
						 const CGU_USBAUDIO_PLL_SETUP_T *pPLLSetup)
{
1a0031d0:	b410      	push	{r4}
	uint32_t reg = pPLLSetup->ctrl | (Input << 24);
1a0031d2:	6813      	ldr	r3, [r2, #0]
1a0031d4:	ea43 6000 	orr.w	r0, r3, r0, lsl #24

	/* Setup from passed values */
	LPC_CGU->PLL[pllnum].PLL_CTRL = reg;
1a0031d8:	4b0b      	ldr	r3, [pc, #44]	; (1a003208 <Chip_Clock_SetupPLL+0x38>)
1a0031da:	eb03 1401 	add.w	r4, r3, r1, lsl #4
1a0031de:	6220      	str	r0, [r4, #32]
	LPC_CGU->PLL[pllnum].PLL_MDIV = pPLLSetup->mdiv;
1a0031e0:	6850      	ldr	r0, [r2, #4]
1a0031e2:	1c8c      	adds	r4, r1, #2
1a0031e4:	eb03 1304 	add.w	r3, r3, r4, lsl #4
1a0031e8:	6058      	str	r0, [r3, #4]
	LPC_CGU->PLL[pllnum].PLL_NP_DIV = pPLLSetup->ndiv;
1a0031ea:	6890      	ldr	r0, [r2, #8]
1a0031ec:	6098      	str	r0, [r3, #8]

	/* Fractional divider is for audio PLL only */
	if (pllnum == CGU_AUDIO_PLL) {
1a0031ee:	2901      	cmp	r1, #1
1a0031f0:	d006      	beq.n	1a003200 <Chip_Clock_SetupPLL+0x30>
		LPC_CGU->PLL0AUDIO_FRAC = pPLLSetup->fract;
	}
	audio_usb_pll_freq[pllnum] = pPLLSetup->freq;
1a0031f2:	6912      	ldr	r2, [r2, #16]
1a0031f4:	4b05      	ldr	r3, [pc, #20]	; (1a00320c <Chip_Clock_SetupPLL+0x3c>)
1a0031f6:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
1a0031fa:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0031fe:	4770      	bx	lr
		LPC_CGU->PLL0AUDIO_FRAC = pPLLSetup->fract;
1a003200:	68d0      	ldr	r0, [r2, #12]
1a003202:	4b01      	ldr	r3, [pc, #4]	; (1a003208 <Chip_Clock_SetupPLL+0x38>)
1a003204:	63d8      	str	r0, [r3, #60]	; 0x3c
1a003206:	e7f4      	b.n	1a0031f2 <Chip_Clock_SetupPLL+0x22>
1a003208:	40050000 	.word	0x40050000
1a00320c:	10002b48 	.word	0x10002b48

1a003210 <Chip_Clock_EnablePLL>:

/* Enables the audio or USB PLL */
void Chip_Clock_EnablePLL(CHIP_CGU_USB_AUDIO_PLL_T pllnum)
{
	LPC_CGU->PLL[pllnum].PLL_CTRL &= ~1;
1a003210:	0100      	lsls	r0, r0, #4
1a003212:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a003216:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00321a:	6a03      	ldr	r3, [r0, #32]
1a00321c:	f023 0301 	bic.w	r3, r3, #1
1a003220:	6203      	str	r3, [r0, #32]
}
1a003222:	4770      	bx	lr

1a003224 <Chip_Clock_GetPLLStatus>:
}

/* Returns the PLL status */
uint32_t Chip_Clock_GetPLLStatus(CHIP_CGU_USB_AUDIO_PLL_T pllnum)
{
	return LPC_CGU->PLL[pllnum].PLL_STAT;
1a003224:	0100      	lsls	r0, r0, #4
1a003226:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00322a:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00322e:	69c0      	ldr	r0, [r0, #28]
}
1a003230:	4770      	bx	lr
1a003232:	Address 0x1a003232 is out of bounds.


1a003234 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a003234:	4b09      	ldr	r3, [pc, #36]	; (1a00325c <Chip_UART_GetIndex+0x28>)
1a003236:	4298      	cmp	r0, r3
1a003238:	d009      	beq.n	1a00324e <Chip_UART_GetIndex+0x1a>
1a00323a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a00323e:	4298      	cmp	r0, r3
1a003240:	d007      	beq.n	1a003252 <Chip_UART_GetIndex+0x1e>
1a003242:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a003246:	4298      	cmp	r0, r3
1a003248:	d005      	beq.n	1a003256 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a00324a:	2000      	movs	r0, #0
1a00324c:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a00324e:	2002      	movs	r0, #2
1a003250:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a003252:	2003      	movs	r0, #3
1a003254:	4770      	bx	lr
			return 1;
1a003256:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a003258:	4770      	bx	lr
1a00325a:	bf00      	nop
1a00325c:	400c1000 	.word	0x400c1000

1a003260 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a003260:	b530      	push	{r4, r5, lr}
1a003262:	b083      	sub	sp, #12
1a003264:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a003266:	f7ff ffe5 	bl	1a003234 <Chip_UART_GetIndex>
1a00326a:	2301      	movs	r3, #1
1a00326c:	461a      	mov	r2, r3
1a00326e:	4619      	mov	r1, r3
1a003270:	4d0e      	ldr	r5, [pc, #56]	; (1a0032ac <Chip_UART_Init+0x4c>)
1a003272:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a003276:	f7ff ff33 	bl	1a0030e0 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a00327a:	2307      	movs	r3, #7
1a00327c:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a00327e:	2300      	movs	r3, #0
1a003280:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a003282:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a003284:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a003286:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a003288:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a00328a:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a00328c:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a00328e:	4b08      	ldr	r3, [pc, #32]	; (1a0032b0 <Chip_UART_Init+0x50>)
1a003290:	429c      	cmp	r4, r3
1a003292:	d006      	beq.n	1a0032a2 <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a003294:	2303      	movs	r3, #3
1a003296:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a003298:	2310      	movs	r3, #16
1a00329a:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a00329c:	9b01      	ldr	r3, [sp, #4]
}
1a00329e:	b003      	add	sp, #12
1a0032a0:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a0032a2:	2300      	movs	r3, #0
1a0032a4:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a0032a6:	69a3      	ldr	r3, [r4, #24]
1a0032a8:	9301      	str	r3, [sp, #4]
1a0032aa:	e7f3      	b.n	1a003294 <Chip_UART_Init+0x34>
1a0032ac:	1a0058bc 	.word	0x1a0058bc
1a0032b0:	40082000 	.word	0x40082000

1a0032b4 <Chip_UART_Send>:
}

/* Transmit a byte array through the UART peripheral (non-blocking) */
int Chip_UART_Send(LPC_USART_T *pUART, const void *data, int numBytes)
{
	int sent = 0;
1a0032b4:	2300      	movs	r3, #0
	uint8_t *p8 = (uint8_t *) data;

	/* Send until the transmit FIFO is full or out of bytes */
	while ((sent < numBytes) &&
1a0032b6:	4293      	cmp	r3, r2
1a0032b8:	da0e      	bge.n	1a0032d8 <Chip_UART_Send+0x24>
{
1a0032ba:	b410      	push	{r4}
	return pUART->LSR;
1a0032bc:	6944      	ldr	r4, [r0, #20]
	while ((sent < numBytes) &&
1a0032be:	f014 0f20 	tst.w	r4, #32
1a0032c2:	d005      	beq.n	1a0032d0 <Chip_UART_Send+0x1c>
		   ((Chip_UART_ReadLineStatus(pUART) & UART_LSR_THRE) != 0)) {
		Chip_UART_SendByte(pUART, *p8);
1a0032c4:	f811 4b01 	ldrb.w	r4, [r1], #1
	pUART->THR = (uint32_t) data;
1a0032c8:	6004      	str	r4, [r0, #0]
		p8++;
		sent++;
1a0032ca:	3301      	adds	r3, #1
	while ((sent < numBytes) &&
1a0032cc:	4293      	cmp	r3, r2
1a0032ce:	dbf5      	blt.n	1a0032bc <Chip_UART_Send+0x8>
	}

	return sent;
}
1a0032d0:	4618      	mov	r0, r3
1a0032d2:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0032d6:	4770      	bx	lr
1a0032d8:	4618      	mov	r0, r3
1a0032da:	4770      	bx	lr

1a0032dc <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a0032dc:	b538      	push	{r3, r4, r5, lr}
1a0032de:	4605      	mov	r5, r0
1a0032e0:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0032e2:	f7ff ffa7 	bl	1a003234 <Chip_UART_GetIndex>
1a0032e6:	4b0c      	ldr	r3, [pc, #48]	; (1a003318 <Chip_UART_SetBaud+0x3c>)
1a0032e8:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0032ec:	f7ff ff4a 	bl	1a003184 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a0032f0:	0123      	lsls	r3, r4, #4
1a0032f2:	fbb0 f3f3 	udiv	r3, r0, r3

	/* High and low halves of the divider */
	divh = div / 256;
	divl = div - (divh * 256);
1a0032f6:	b2d9      	uxtb	r1, r3
	pUART->LCR |= UART_LCR_DLAB_EN;
1a0032f8:	68ea      	ldr	r2, [r5, #12]
1a0032fa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a0032fe:	60ea      	str	r2, [r5, #12]
	pUART->DLL = (uint32_t) dll;
1a003300:	6029      	str	r1, [r5, #0]
	pUART->DLM = (uint32_t) dlm;
1a003302:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a003306:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a003308:	68ea      	ldr	r2, [r5, #12]
1a00330a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a00330e:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a003310:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a003314:	0900      	lsrs	r0, r0, #4
1a003316:	bd38      	pop	{r3, r4, r5, pc}
1a003318:	1a0058b4 	.word	0x1a0058b4

1a00331c <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a00331c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a003320:	b083      	sub	sp, #12
1a003322:	9001      	str	r0, [sp, #4]
1a003324:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a003326:	f7ff ff85 	bl	1a003234 <Chip_UART_GetIndex>
1a00332a:	4b32      	ldr	r3, [pc, #200]	; (1a0033f4 <Chip_UART_SetBaudFDR+0xd8>)
1a00332c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a003330:	f7ff ff28 	bl	1a003184 <Chip_Clock_GetRate>
1a003334:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a003336:	f04f 37ff 	mov.w	r7, #4294967295

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a00333a:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a00333c:	f04f 0b00 	mov.w	fp, #0
1a003340:	46a2      	mov	sl, r4
1a003342:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a003344:	e02a      	b.n	1a00339c <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a003346:	4242      	negs	r2, r0
				div ++;
1a003348:	1c4b      	adds	r3, r1, #1
1a00334a:	e017      	b.n	1a00337c <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a00334c:	b30a      	cbz	r2, 1a003392 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a00334e:	4617      	mov	r7, r2
			sd = d;
1a003350:	46ab      	mov	fp, r5
			sm = m;
1a003352:	46a2      	mov	sl, r4
			sdiv = div;
1a003354:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a003356:	3501      	adds	r5, #1
1a003358:	42ac      	cmp	r4, r5
1a00335a:	d91e      	bls.n	1a00339a <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a00335c:	0933      	lsrs	r3, r6, #4
1a00335e:	0730      	lsls	r0, r6, #28
1a003360:	fba4 0100 	umull	r0, r1, r4, r0
1a003364:	fb04 1103 	mla	r1, r4, r3, r1
1a003368:	1962      	adds	r2, r4, r5
1a00336a:	fb08 f202 	mul.w	r2, r8, r2
1a00336e:	2300      	movs	r3, #0
1a003370:	f000 ff78 	bl	1a004264 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a003374:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a003376:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a003378:	2800      	cmp	r0, #0
1a00337a:	dbe4      	blt.n	1a003346 <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a00337c:	4297      	cmp	r7, r2
1a00337e:	d3ea      	bcc.n	1a003356 <Chip_UART_SetBaudFDR+0x3a>
1a003380:	2b00      	cmp	r3, #0
1a003382:	d0e8      	beq.n	1a003356 <Chip_UART_SetBaudFDR+0x3a>
1a003384:	0c19      	lsrs	r1, r3, #16
1a003386:	d1e6      	bne.n	1a003356 <Chip_UART_SetBaudFDR+0x3a>
1a003388:	2b02      	cmp	r3, #2
1a00338a:	d8df      	bhi.n	1a00334c <Chip_UART_SetBaudFDR+0x30>
1a00338c:	2d00      	cmp	r5, #0
1a00338e:	d0dd      	beq.n	1a00334c <Chip_UART_SetBaudFDR+0x30>
1a003390:	e7e1      	b.n	1a003356 <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a003392:	4617      	mov	r7, r2
			sd = d;
1a003394:	46ab      	mov	fp, r5
			sm = m;
1a003396:	46a2      	mov	sl, r4
			sdiv = div;
1a003398:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a00339a:	3401      	adds	r4, #1
1a00339c:	b11f      	cbz	r7, 1a0033a6 <Chip_UART_SetBaudFDR+0x8a>
1a00339e:	2c0f      	cmp	r4, #15
1a0033a0:	d801      	bhi.n	1a0033a6 <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a0033a2:	2500      	movs	r5, #0
1a0033a4:	e7d8      	b.n	1a003358 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a0033a6:	f1b9 0f00 	cmp.w	r9, #0
1a0033aa:	d01e      	beq.n	1a0033ea <Chip_UART_SetBaudFDR+0xce>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a0033ac:	9a01      	ldr	r2, [sp, #4]
1a0033ae:	4611      	mov	r1, r2
1a0033b0:	68d3      	ldr	r3, [r2, #12]
1a0033b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0033b6:	60d3      	str	r3, [r2, #12]
	pUART->DLL = (uint32_t) dll;
1a0033b8:	fa5f f389 	uxtb.w	r3, r9
1a0033bc:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a0033be:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a0033c2:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a0033c4:	68d3      	ldr	r3, [r2, #12]
1a0033c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0033ca:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a0033cc:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a0033d0:	b2db      	uxtb	r3, r3
1a0033d2:	f00b 020f 	and.w	r2, fp, #15
1a0033d6:	4313      	orrs	r3, r2
1a0033d8:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a0033da:	0933      	lsrs	r3, r6, #4
1a0033dc:	fb0a f303 	mul.w	r3, sl, r3
1a0033e0:	44da      	add	sl, fp
1a0033e2:	fb09 f90a 	mul.w	r9, r9, sl
1a0033e6:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a0033ea:	4648      	mov	r0, r9
1a0033ec:	b003      	add	sp, #12
1a0033ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0033f2:	bf00      	nop
1a0033f4:	1a0058b4 	.word	0x1a0058b4

1a0033f8 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a0033f8:	b508      	push	{r3, lr}
   extern void * const g_pfnVectors[];
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a0033fa:	4a0b      	ldr	r2, [pc, #44]	; (1a003428 <SystemInit+0x30>)
1a0033fc:	4b0b      	ldr	r3, [pc, #44]	; (1a00342c <SystemInit+0x34>)
1a0033fe:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a003400:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a003404:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a003406:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a00340a:	2b20      	cmp	r3, #32
1a00340c:	d004      	beq.n	1a003418 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a00340e:	f7ff f88b 	bl	1a002528 <Board_SystemInit>
   Board_Init();
1a003412:	f7ff f961 	bl	1a0026d8 <Board_Init>
}
1a003416:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a003418:	4a04      	ldr	r2, [pc, #16]	; (1a00342c <SystemInit+0x34>)
1a00341a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a00341e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a003422:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a003426:	e7f2      	b.n	1a00340e <SystemInit+0x16>
1a003428:	1a000000 	.word	0x1a000000
1a00342c:	e000ed00 	.word	0xe000ed00

1a003430 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a003430:	4b04      	ldr	r3, [pc, #16]	; (1a003444 <cyclesCounterInit+0x14>)
1a003432:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a003434:	4a04      	ldr	r2, [pc, #16]	; (1a003448 <cyclesCounterInit+0x18>)
1a003436:	6813      	ldr	r3, [r2, #0]
1a003438:	f043 0301 	orr.w	r3, r3, #1
1a00343c:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a00343e:	2001      	movs	r0, #1
1a003440:	4770      	bx	lr
1a003442:	bf00      	nop
1a003444:	10000084 	.word	0x10000084
1a003448:	e0001000 	.word	0xe0001000

1a00344c <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a00344c:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a00344e:	4d0b      	ldr	r5, [pc, #44]	; (1a00347c <gpioObtainPinInit+0x30>)
1a003450:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a003454:	182c      	adds	r4, r5, r0
1a003456:	5628      	ldrsb	r0, [r5, r0]
1a003458:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a00345a:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a00345e:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a003460:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a003464:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a003466:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a00346a:	9b02      	ldr	r3, [sp, #8]
1a00346c:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a00346e:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a003472:	9b03      	ldr	r3, [sp, #12]
1a003474:	701a      	strb	r2, [r3, #0]
}
1a003476:	bc30      	pop	{r4, r5}
1a003478:	4770      	bx	lr
1a00347a:	bf00      	nop
1a00347c:	1a0058c4 	.word	0x1a0058c4

1a003480 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
   if( pin == VCC ){
1a003480:	f110 0f02 	cmn.w	r0, #2
1a003484:	f000 80c7 	beq.w	1a003616 <gpioInit+0x196>
	  return FALSE;
   }
   if( pin == GND ){
1a003488:	f1b0 3fff 	cmp.w	r0, #4294967295
1a00348c:	f000 80c5 	beq.w	1a00361a <gpioInit+0x19a>
{
1a003490:	b570      	push	{r4, r5, r6, lr}
1a003492:	b084      	sub	sp, #16
1a003494:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a003496:	2300      	movs	r3, #0
1a003498:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a00349c:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0034a0:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0034a4:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0034a8:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0034ac:	f10d 030b 	add.w	r3, sp, #11
1a0034b0:	9301      	str	r3, [sp, #4]
1a0034b2:	ab03      	add	r3, sp, #12
1a0034b4:	9300      	str	r3, [sp, #0]
1a0034b6:	f10d 030d 	add.w	r3, sp, #13
1a0034ba:	f10d 020e 	add.w	r2, sp, #14
1a0034be:	f10d 010f 	add.w	r1, sp, #15
1a0034c2:	f7ff ffc3 	bl	1a00344c <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a0034c6:	2c05      	cmp	r4, #5
1a0034c8:	f200 80a9 	bhi.w	1a00361e <gpioInit+0x19e>
1a0034cc:	e8df f004 	tbb	[pc, r4]
1a0034d0:	45278109 	.word	0x45278109
1a0034d4:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a0034d6:	4853      	ldr	r0, [pc, #332]	; (1a003624 <gpioInit+0x1a4>)
1a0034d8:	f7ff f9bc 	bl	1a002854 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a0034dc:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a0034de:	b004      	add	sp, #16
1a0034e0:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a0034e2:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0034e6:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0034ea:	f89d 200d 	ldrb.w	r2, [sp, #13]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0034ee:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0034f2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0034f6:	494c      	ldr	r1, [pc, #304]	; (1a003628 <gpioInit+0x1a8>)
1a0034f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0034fc:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003500:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003504:	2001      	movs	r0, #1
1a003506:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a00350a:	4c46      	ldr	r4, [pc, #280]	; (1a003624 <gpioInit+0x1a4>)
1a00350c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003510:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003514:	ea22 0201 	bic.w	r2, r2, r1
1a003518:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00351c:	e7df      	b.n	1a0034de <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a00351e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003522:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003526:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00352a:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a00352e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003532:	493d      	ldr	r1, [pc, #244]	; (1a003628 <gpioInit+0x1a8>)
1a003534:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003538:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00353c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003540:	2001      	movs	r0, #1
1a003542:	fa00 f102 	lsl.w	r1, r0, r2
1a003546:	4c37      	ldr	r4, [pc, #220]	; (1a003624 <gpioInit+0x1a4>)
1a003548:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a00354c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003550:	ea22 0201 	bic.w	r2, r2, r1
1a003554:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003558:	e7c1      	b.n	1a0034de <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a00355a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00355e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003562:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003566:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a00356a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00356e:	492e      	ldr	r1, [pc, #184]	; (1a003628 <gpioInit+0x1a8>)
1a003570:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003574:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003578:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00357c:	2001      	movs	r0, #1
1a00357e:	fa00 f102 	lsl.w	r1, r0, r2
1a003582:	4c28      	ldr	r4, [pc, #160]	; (1a003624 <gpioInit+0x1a4>)
1a003584:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003588:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a00358c:	ea22 0201 	bic.w	r2, r2, r1
1a003590:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003594:	e7a3      	b.n	1a0034de <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a003596:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00359a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00359e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0035a2:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a0035a6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0035aa:	491f      	ldr	r1, [pc, #124]	; (1a003628 <gpioInit+0x1a8>)
1a0035ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0035b0:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0035b4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0035b8:	2001      	movs	r0, #1
1a0035ba:	fa00 f102 	lsl.w	r1, r0, r2
1a0035be:	4c19      	ldr	r4, [pc, #100]	; (1a003624 <gpioInit+0x1a4>)
1a0035c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0035c4:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0035c8:	ea22 0201 	bic.w	r2, r2, r1
1a0035cc:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0035d0:	e785      	b.n	1a0034de <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0035d2:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0035d6:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0035da:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0035de:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0035e2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0035e6:	4910      	ldr	r1, [pc, #64]	; (1a003628 <gpioInit+0x1a8>)
1a0035e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a0035ec:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a0035f0:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0035f4:	2001      	movs	r0, #1
1a0035f6:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a0035fa:	4b0a      	ldr	r3, [pc, #40]	; (1a003624 <gpioInit+0x1a4>)
1a0035fc:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a003600:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a003604:	4331      	orrs	r1, r6
1a003606:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a00360a:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a00360c:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a003610:	2100      	movs	r1, #0
1a003612:	5499      	strb	r1, [r3, r2]
1a003614:	e763      	b.n	1a0034de <gpioInit+0x5e>
	  return FALSE;
1a003616:	2000      	movs	r0, #0
1a003618:	4770      	bx	lr
	  return FALSE;
1a00361a:	2000      	movs	r0, #0
}
1a00361c:	4770      	bx	lr
      ret_val = 0;
1a00361e:	2000      	movs	r0, #0
1a003620:	e75d      	b.n	1a0034de <gpioInit+0x5e>
1a003622:	bf00      	nop
1a003624:	400f4000 	.word	0x400f4000
1a003628:	40086000 	.word	0x40086000

1a00362c <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
   if( pin == VCC ){
1a00362c:	f110 0f02 	cmn.w	r0, #2
1a003630:	d02d      	beq.n	1a00368e <gpioWrite+0x62>
	  return FALSE;
   }
   if( pin == GND ){
1a003632:	f1b0 3fff 	cmp.w	r0, #4294967295
1a003636:	d02c      	beq.n	1a003692 <gpioWrite+0x66>
{
1a003638:	b510      	push	{r4, lr}
1a00363a:	b084      	sub	sp, #16
1a00363c:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00363e:	2300      	movs	r3, #0
1a003640:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a003644:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003648:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00364c:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a003650:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a003654:	f10d 030b 	add.w	r3, sp, #11
1a003658:	9301      	str	r3, [sp, #4]
1a00365a:	ab03      	add	r3, sp, #12
1a00365c:	9300      	str	r3, [sp, #0]
1a00365e:	f10d 030d 	add.w	r3, sp, #13
1a003662:	f10d 020e 	add.w	r2, sp, #14
1a003666:	f10d 010f 	add.w	r1, sp, #15
1a00366a:	f7ff feef 	bl	1a00344c <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a00366e:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003672:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a003676:	1c21      	adds	r1, r4, #0
1a003678:	bf18      	it	ne
1a00367a:	2101      	movne	r1, #1
1a00367c:	015b      	lsls	r3, r3, #5
1a00367e:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a003682:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a003686:	5499      	strb	r1, [r3, r2]

   return ret_val;
1a003688:	2001      	movs	r0, #1
}
1a00368a:	b004      	add	sp, #16
1a00368c:	bd10      	pop	{r4, pc}
	  return FALSE;
1a00368e:	2000      	movs	r0, #0
1a003690:	4770      	bx	lr
	  return FALSE;
1a003692:	2000      	movs	r0, #0
}
1a003694:	4770      	bx	lr

1a003696 <gpioRead>:
}


bool_t gpioRead( gpioMap_t pin )
{
   if( pin == VCC ){
1a003696:	f110 0f02 	cmn.w	r0, #2
1a00369a:	d02c      	beq.n	1a0036f6 <gpioRead+0x60>
      return TRUE;
   }
   if( pin == GND ){
1a00369c:	f1b0 3fff 	cmp.w	r0, #4294967295
1a0036a0:	d02b      	beq.n	1a0036fa <gpioRead+0x64>
{
1a0036a2:	b500      	push	{lr}
1a0036a4:	b085      	sub	sp, #20
      return FALSE;
   }

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a0036a6:	2300      	movs	r3, #0
1a0036a8:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0036ac:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0036b0:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0036b4:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0036b8:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0036bc:	f10d 030b 	add.w	r3, sp, #11
1a0036c0:	9301      	str	r3, [sp, #4]
1a0036c2:	ab03      	add	r3, sp, #12
1a0036c4:	9300      	str	r3, [sp, #0]
1a0036c6:	f10d 030d 	add.w	r3, sp, #13
1a0036ca:	f10d 020e 	add.w	r2, sp, #14
1a0036ce:	f10d 010f 	add.w	r1, sp, #15
1a0036d2:	f7ff febb 	bl	1a00344c <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a0036d6:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a0036da:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a0036de:	015b      	lsls	r3, r3, #5
1a0036e0:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0036e4:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0036e8:	5c98      	ldrb	r0, [r3, r2]
1a0036ea:	3000      	adds	r0, #0
1a0036ec:	bf18      	it	ne
1a0036ee:	2001      	movne	r0, #1

   return ret_val;
}
1a0036f0:	b005      	add	sp, #20
1a0036f2:	f85d fb04 	ldr.w	pc, [sp], #4
      return TRUE;
1a0036f6:	2001      	movs	r0, #1
1a0036f8:	4770      	bx	lr
      return FALSE;
1a0036fa:	2000      	movs	r0, #0
}
1a0036fc:	4770      	bx	lr
1a0036fe:	Address 0x1a0036fe is out of bounds.


1a003700 <adcInit>:
 * @brief:  enable/disable the ADC and DAC peripheral
 * @param:  ADC_ENABLE, ADC_DISABLE
 * @return: none
*/
void adcInit( adcInit_t config )
{
1a003700:	b530      	push	{r4, r5, lr}
1a003702:	b083      	sub	sp, #12
   T_FIL3  ---- 7   ADC0_0 (ANALOG_SEL)
   T_COL1  ---- 132 ADC0_4 (ANALOG_SEL)
   ENET_MDC --- 140 ADC1_6 (ANALOG_SEL)
   */
   
   switch(config) {
1a003704:	b118      	cbz	r0, 1a00370e <adcInit+0xe>
1a003706:	2801      	cmp	r0, #1
1a003708:	d04a      	beq.n	1a0037a0 <adcInit+0xa0>
         /* Disable ADC peripheral */
         Chip_ADC_DeInit( LPC_ADC0 );
         break;
      }

}
1a00370a:	b003      	add	sp, #12
1a00370c:	bd30      	pop	{r4, r5, pc}
         ADC_CLOCK_SETUP_T ADCSetup = {
1a00370e:	4b26      	ldr	r3, [pc, #152]	; (1a0037a8 <adcInit+0xa8>)
1a003710:	466d      	mov	r5, sp
1a003712:	e893 0003 	ldmia.w	r3, {r0, r1}
1a003716:	e885 0003 	stmia.w	r5, {r0, r1}
         Chip_ADC_Init( LPC_ADC0, &ADCSetup );
1a00371a:	4c24      	ldr	r4, [pc, #144]	; (1a0037ac <adcInit+0xac>)
1a00371c:	4629      	mov	r1, r5
1a00371e:	4620      	mov	r0, r4
1a003720:	f7ff f8d0 	bl	1a0028c4 <Chip_ADC_Init>
         Chip_ADC_SetBurstCmd( LPC_ADC0, DISABLE );
1a003724:	2100      	movs	r1, #0
1a003726:	4620      	mov	r0, r4
1a003728:	f7ff f96b 	bl	1a002a02 <Chip_ADC_SetBurstCmd>
         Chip_ADC_SetSampleRate( LPC_ADC0, &ADCSetup, ADC_MAX_SAMPLE_RATE/2 );
1a00372c:	4a20      	ldr	r2, [pc, #128]	; (1a0037b0 <adcInit+0xb0>)
1a00372e:	4629      	mov	r1, r5
1a003730:	4620      	mov	r0, r4
1a003732:	f7ff f932 	bl	1a00299a <Chip_ADC_SetSampleRate>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH1, DISABLE );
1a003736:	2200      	movs	r2, #0
1a003738:	2101      	movs	r1, #1
1a00373a:	4620      	mov	r0, r4
1a00373c:	f7ff f94c 	bl	1a0029d8 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH1, DISABLE );
1a003740:	2200      	movs	r2, #0
1a003742:	2101      	movs	r1, #1
1a003744:	4620      	mov	r0, r4
1a003746:	f7ff f907 	bl	1a002958 <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH2, DISABLE );
1a00374a:	2200      	movs	r2, #0
1a00374c:	2102      	movs	r1, #2
1a00374e:	4620      	mov	r0, r4
1a003750:	f7ff f942 	bl	1a0029d8 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH2, DISABLE );
1a003754:	2200      	movs	r2, #0
1a003756:	2102      	movs	r1, #2
1a003758:	4620      	mov	r0, r4
1a00375a:	f7ff f8fd 	bl	1a002958 <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH3, DISABLE );
1a00375e:	2200      	movs	r2, #0
1a003760:	2103      	movs	r1, #3
1a003762:	4620      	mov	r0, r4
1a003764:	f7ff f938 	bl	1a0029d8 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH3, DISABLE );
1a003768:	2200      	movs	r2, #0
1a00376a:	2103      	movs	r1, #3
1a00376c:	4620      	mov	r0, r4
1a00376e:	f7ff f8f3 	bl	1a002958 <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH4, DISABLE );
1a003772:	2200      	movs	r2, #0
1a003774:	2104      	movs	r1, #4
1a003776:	4620      	mov	r0, r4
1a003778:	f7ff f92e 	bl	1a0029d8 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH4, DISABLE );
1a00377c:	2200      	movs	r2, #0
1a00377e:	2104      	movs	r1, #4
1a003780:	4620      	mov	r0, r4
1a003782:	f7ff f8e9 	bl	1a002958 <Chip_ADC_Int_SetChannelCmd>
	LPC_SCU->ENAIO[ADC_ID] |= 1UL << channel;
1a003786:	4a0b      	ldr	r2, [pc, #44]	; (1a0037b4 <adcInit+0xb4>)
1a003788:	f8d2 3c88 	ldr.w	r3, [r2, #3208]	; 0xc88
1a00378c:	f043 0310 	orr.w	r3, r3, #16
1a003790:	f8c2 3c88 	str.w	r3, [r2, #3208]	; 0xc88
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH5, DISABLE ); // Revisar codigo
1a003794:	2200      	movs	r2, #0
1a003796:	2105      	movs	r1, #5
1a003798:	4620      	mov	r0, r4
1a00379a:	f7ff f8dd 	bl	1a002958 <Chip_ADC_Int_SetChannelCmd>
      break;
1a00379e:	e7b4      	b.n	1a00370a <adcInit+0xa>
         Chip_ADC_DeInit( LPC_ADC0 );
1a0037a0:	4802      	ldr	r0, [pc, #8]	; (1a0037ac <adcInit+0xac>)
1a0037a2:	f7ff f8af 	bl	1a002904 <Chip_ADC_DeInit>
}
1a0037a6:	e7b0      	b.n	1a00370a <adcInit+0xa>
1a0037a8:	1a0059ac 	.word	0x1a0059ac
1a0037ac:	400e3000 	.word	0x400e3000
1a0037b0:	00030d40 	.word	0x00030d40
1a0037b4:	40086000 	.word	0x40086000

1a0037b8 <adcRead>:
 * @brief   Get the value of one ADC channel. Mode: BLOCKING
 * @param   AI0 ... AIn
 * @return  analog value
 */
uint16_t adcRead( adcMap_t analogInput )
{
1a0037b8:	b570      	push	{r4, r5, r6, lr}
1a0037ba:	b082      	sub	sp, #8
   uint8_t lpcAdcChannel = analogInput + 1;
1a0037bc:	3001      	adds	r0, #1
1a0037be:	b2c4      	uxtb	r4, r0
   uint16_t analogValue = 0;
1a0037c0:	2600      	movs	r6, #0
1a0037c2:	f8ad 6006 	strh.w	r6, [sp, #6]

   // Enable channel
   Chip_ADC_EnableChannel(LPC_ADC0, lpcAdcChannel, ENABLE);
1a0037c6:	4d11      	ldr	r5, [pc, #68]	; (1a00380c <adcRead+0x54>)
1a0037c8:	2201      	movs	r2, #1
1a0037ca:	4621      	mov	r1, r4
1a0037cc:	4628      	mov	r0, r5
1a0037ce:	f7ff f903 	bl	1a0029d8 <Chip_ADC_EnableChannel>

   // Start conversion
   Chip_ADC_SetStartMode(LPC_ADC0, ADC_START_NOW, ADC_TRIGGERMODE_RISING);
1a0037d2:	4632      	mov	r2, r6
1a0037d4:	2101      	movs	r1, #1
1a0037d6:	4628      	mov	r0, r5
1a0037d8:	f7ff f8cf 	bl	1a00297a <Chip_ADC_SetStartMode>

   // Wait for conversion complete
   while(
      (Chip_ADC_ReadStatus(LPC_ADC0, lpcAdcChannel, ADC_DR_DONE_STAT) != SET)
1a0037dc:	2200      	movs	r2, #0
1a0037de:	4621      	mov	r1, r4
1a0037e0:	480a      	ldr	r0, [pc, #40]	; (1a00380c <adcRead+0x54>)
1a0037e2:	f7ff f89e 	bl	1a002922 <Chip_ADC_ReadStatus>
   while(
1a0037e6:	2801      	cmp	r0, #1
1a0037e8:	d1f8      	bne.n	1a0037dc <adcRead+0x24>
   );

   // Enable Read value
   Chip_ADC_ReadValue( LPC_ADC0, lpcAdcChannel, &analogValue );
1a0037ea:	4d08      	ldr	r5, [pc, #32]	; (1a00380c <adcRead+0x54>)
1a0037ec:	f10d 0206 	add.w	r2, sp, #6
1a0037f0:	4621      	mov	r1, r4
1a0037f2:	4628      	mov	r0, r5
1a0037f4:	f7ff f891 	bl	1a00291a <Chip_ADC_ReadValue>

   // Disable channel
   Chip_ADC_EnableChannel( LPC_ADC0, lpcAdcChannel, DISABLE );
1a0037f8:	2200      	movs	r2, #0
1a0037fa:	4621      	mov	r1, r4
1a0037fc:	4628      	mov	r0, r5
1a0037fe:	f7ff f8eb 	bl	1a0029d8 <Chip_ADC_EnableChannel>

   return analogValue;
}
1a003802:	f8bd 0006 	ldrh.w	r0, [sp, #6]
1a003806:	b002      	add	sp, #8
1a003808:	bd70      	pop	{r4, r5, r6, pc}
1a00380a:	bf00      	nop
1a00380c:	400e3000 	.word	0x400e3000

1a003810 <uartInit>:

//-------------------------------------------------------------

// UART Initialization
void uartInit( uartMap_t uart, uint32_t baudRate )
{
1a003810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a003814:	4680      	mov	r8, r0
1a003816:	4689      	mov	r9, r1
   // Initialize UART
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a003818:	4c19      	ldr	r4, [pc, #100]	; (1a003880 <uartInit+0x70>)
1a00381a:	0045      	lsls	r5, r0, #1
1a00381c:	182a      	adds	r2, r5, r0
1a00381e:	0093      	lsls	r3, r2, #2
1a003820:	18e6      	adds	r6, r4, r3
1a003822:	58e7      	ldr	r7, [r4, r3]
1a003824:	4638      	mov	r0, r7
1a003826:	f7ff fd1b 	bl	1a003260 <Chip_UART_Init>
   // Set Baud rate
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a00382a:	4649      	mov	r1, r9
1a00382c:	4638      	mov	r0, r7
1a00382e:	f7ff fd55 	bl	1a0032dc <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a003832:	2307      	movs	r3, #7
1a003834:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a003836:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a003838:	2301      	movs	r3, #1
1a00383a:	65fb      	str	r3, [r7, #92]	; 0x5c
   
   // Enable UART Transmission
   Chip_UART_TXEnable( lpcUarts[uart].uartAddr );
   
   // Configure SCU UARTn_TXD pin
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a00383c:	7930      	ldrb	r0, [r6, #4]
1a00383e:	7973      	ldrb	r3, [r6, #5]
1a003840:	79b2      	ldrb	r2, [r6, #6]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a003842:	f042 0218 	orr.w	r2, r2, #24
1a003846:	490f      	ldr	r1, [pc, #60]	; (1a003884 <uartInit+0x74>)
1a003848:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a00384c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].txPin.lpcScuPin,
                    MD_PDN,
                    lpcUarts[uart].txPin.lpcScuFunc );
                    
   // Configure SCU UARTn_RXD pin
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a003850:	79f0      	ldrb	r0, [r6, #7]
1a003852:	7a33      	ldrb	r3, [r6, #8]
1a003854:	7a72      	ldrb	r2, [r6, #9]
1a003856:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00385a:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a00385e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].rxPin.lpcScuPin,
                    MD_PLN | MD_EZI | MD_ZI,
                    lpcUarts[uart].rxPin.lpcScuFunc );

   // Specific configurations for RS485
   if( uart == UART_485 ) {
1a003862:	f1b8 0f01 	cmp.w	r8, #1
1a003866:	d001      	beq.n	1a00386c <uartInit+0x5c>
      Chip_SCU_PinMux( lpcUart485DirPin.lpcScuPort,
                       lpcUart485DirPin.lpcScuPin,
                       MD_PDN,
                       lpcUart485DirPin.lpcScuFunc );
   }
}
1a003868:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a00386c:	4a06      	ldr	r2, [pc, #24]	; (1a003888 <uartInit+0x78>)
1a00386e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a003870:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a003874:	64d3      	str	r3, [r2, #76]	; 0x4c
1a003876:	221a      	movs	r2, #26
1a003878:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a00387c:	e7f4      	b.n	1a003868 <uartInit+0x58>
1a00387e:	bf00      	nop
1a003880:	1a0059b4 	.word	0x1a0059b4
1a003884:	40086000 	.word	0x40086000
1a003888:	40081000 	.word	0x40081000

1a00388c <CDC_ep0_override_hdlr>:
	return LPC_OK;
}

/* CDC EP0_patch part of WORKAROUND for artf42016. */
static ErrorCode_t CDC_ep0_override_hdlr(USBD_HANDLE_T hUsb, void *data, uint32_t event)
{
1a00388c:	b538      	push	{r3, r4, r5, lr}
1a00388e:	4604      	mov	r4, r0
1a003890:	4608      	mov	r0, r1
	USB_CDC0_CTRL_T *pCdc0Ctrl = (USB_CDC0_CTRL_T *) data;
	uint8_t cif_num, dif_num;
	CIC_SetRequest_t setReq;
	ErrorCode_t ret = ERR_USBD_UNHANDLED;

	if ( (event == USB_EVT_OUT) &&
1a003892:	2a02      	cmp	r2, #2
1a003894:	d007      	beq.n	1a0038a6 <CDC_ep0_override_hdlr+0x1a>
			}
		}

	}
	else {
		ret = g_defaultCdcHdlr(hUsb, data, event);
1a003896:	4b1b      	ldr	r3, [pc, #108]	; (1a003904 <CDC_ep0_override_hdlr+0x78>)
1a003898:	681b      	ldr	r3, [r3, #0]
1a00389a:	4601      	mov	r1, r0
1a00389c:	4620      	mov	r0, r4
1a00389e:	4798      	blx	r3
1a0038a0:	4605      	mov	r5, r0
	}
	return ret;
}
1a0038a2:	4628      	mov	r0, r5
1a0038a4:	bd38      	pop	{r3, r4, r5, pc}
		 (pCtrl->SetupPacket.bmRequestType.BM.Type == REQUEST_CLASS) &&
1a0038a6:	f894 3174 	ldrb.w	r3, [r4, #372]	; 0x174
1a0038aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
1a0038ae:	2b21      	cmp	r3, #33	; 0x21
1a0038b0:	d1f1      	bne.n	1a003896 <CDC_ep0_override_hdlr+0xa>
		if ((pCdcCtrl->epin_num & 0x80) == 0) {
1a0038b2:	f991 301a 	ldrsb.w	r3, [r1, #26]
1a0038b6:	2b00      	cmp	r3, #0
1a0038b8:	db0a      	blt.n	1a0038d0 <CDC_ep0_override_hdlr+0x44>
			cif_num = pCdc0Ctrl->cif_num;
1a0038ba:	7dca      	ldrb	r2, [r1, #23]
			dif_num = pCdc0Ctrl->dif_num;
1a0038bc:	7e09      	ldrb	r1, [r1, #24]
			setReq = pCdc0Ctrl->CIC_SetRequest;
1a0038be:	6c05      	ldr	r5, [r0, #64]	; 0x40
		if (((pCtrl->SetupPacket.wIndex.WB.L == cif_num)  ||
1a0038c0:	f894 3178 	ldrb.w	r3, [r4, #376]	; 0x178
1a0038c4:	4293      	cmp	r3, r2
1a0038c6:	d007      	beq.n	1a0038d8 <CDC_ep0_override_hdlr+0x4c>
1a0038c8:	428b      	cmp	r3, r1
1a0038ca:	d005      	beq.n	1a0038d8 <CDC_ep0_override_hdlr+0x4c>
	ErrorCode_t ret = ERR_USBD_UNHANDLED;
1a0038cc:	4d0e      	ldr	r5, [pc, #56]	; (1a003908 <CDC_ep0_override_hdlr+0x7c>)
	return ret;
1a0038ce:	e7e8      	b.n	1a0038a2 <CDC_ep0_override_hdlr+0x16>
			cif_num = pCdcCtrl->cif_num;
1a0038d0:	7e0a      	ldrb	r2, [r1, #24]
			dif_num = pCdcCtrl->dif_num;
1a0038d2:	7e49      	ldrb	r1, [r1, #25]
			setReq = pCdcCtrl->CIC_SetRequest;
1a0038d4:	6c45      	ldr	r5, [r0, #68]	; 0x44
1a0038d6:	e7f3      	b.n	1a0038c0 <CDC_ep0_override_hdlr+0x34>
			pCtrl->EP0Data.pData -= pCtrl->SetupPacket.wLength;
1a0038d8:	f8b4 317a 	ldrh.w	r3, [r4, #378]	; 0x17a
1a0038dc:	f8d4 212c 	ldr.w	r2, [r4, #300]	; 0x12c
1a0038e0:	1ad2      	subs	r2, r2, r3
1a0038e2:	f8c4 212c 	str.w	r2, [r4, #300]	; 0x12c
			ret = setReq(pCdcCtrl, &pCtrl->SetupPacket, &pCtrl->EP0Data.pData,
1a0038e6:	f504 7296 	add.w	r2, r4, #300	; 0x12c
1a0038ea:	f504 71ba 	add.w	r1, r4, #372	; 0x174
1a0038ee:	47a8      	blx	r5
			if ( ret == LPC_OK) {
1a0038f0:	4605      	mov	r5, r0
1a0038f2:	2800      	cmp	r0, #0
1a0038f4:	d1d5      	bne.n	1a0038a2 <CDC_ep0_override_hdlr+0x16>
				USBD_API->core->StatusInStage(pCtrl);
1a0038f6:	4b05      	ldr	r3, [pc, #20]	; (1a00390c <CDC_ep0_override_hdlr+0x80>)
1a0038f8:	681b      	ldr	r3, [r3, #0]
1a0038fa:	685b      	ldr	r3, [r3, #4]
1a0038fc:	695b      	ldr	r3, [r3, #20]
1a0038fe:	4620      	mov	r0, r4
1a003900:	4798      	blx	r3
1a003902:	e7ce      	b.n	1a0038a2 <CDC_ep0_override_hdlr+0x16>
1a003904:	10002b50 	.word	0x10002b50
1a003908:	00040002 	.word	0x00040002
1a00390c:	10002be4 	.word	0x10002be4

1a003910 <UCOM_bulk_hdlr>:
{
1a003910:	b570      	push	{r4, r5, r6, lr}
1a003912:	460c      	mov	r4, r1
	switch (event) {
1a003914:	2a03      	cmp	r2, #3
1a003916:	d005      	beq.n	1a003924 <UCOM_bulk_hdlr+0x14>
1a003918:	2a04      	cmp	r2, #4
1a00391a:	d022      	beq.n	1a003962 <UCOM_bulk_hdlr+0x52>
1a00391c:	2a02      	cmp	r2, #2
1a00391e:	d02f      	beq.n	1a003980 <UCOM_bulk_hdlr+0x70>
}
1a003920:	2000      	movs	r0, #0
1a003922:	bd70      	pop	{r4, r5, r6, pc}
		if (pUcom->rxBuf_uartIndex < pUcom->rxBuf_usbIndex) {
1a003924:	7d0a      	ldrb	r2, [r1, #20]
1a003926:	7d4b      	ldrb	r3, [r1, #21]
1a003928:	429a      	cmp	r2, r3
1a00392a:	d215      	bcs.n	1a003958 <UCOM_bulk_hdlr+0x48>
			count = UCOM_RXBUF_SZ - pUcom->rxBuf_usbIndex;
1a00392c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
		if (count) {
1a003930:	b1a3      	cbz	r3, 1a00395c <UCOM_bulk_hdlr+0x4c>
			pUcom->usbTxBusy = 1;
1a003932:	2201      	movs	r2, #1
1a003934:	75a2      	strb	r2, [r4, #22]
			count = USBD_API->hw->WriteEP(pUcom->hUsb, USB_CDC_IN_EP, &pUcom->rxBuf[g_uCOM.rxBuf_usbIndex], count);
1a003936:	4a23      	ldr	r2, [pc, #140]	; (1a0039c4 <UCOM_bulk_hdlr+0xb4>)
1a003938:	6812      	ldr	r2, [r2, #0]
1a00393a:	6812      	ldr	r2, [r2, #0]
1a00393c:	6d16      	ldr	r6, [r2, #80]	; 0x50
1a00393e:	68a1      	ldr	r1, [r4, #8]
1a003940:	4d21      	ldr	r5, [pc, #132]	; (1a0039c8 <UCOM_bulk_hdlr+0xb8>)
1a003942:	7d6a      	ldrb	r2, [r5, #21]
1a003944:	440a      	add	r2, r1
1a003946:	2181      	movs	r1, #129	; 0x81
1a003948:	6820      	ldr	r0, [r4, #0]
1a00394a:	47b0      	blx	r6
			g_uCOM.rxBuf_usbIndex = (g_uCOM.rxBuf_usbIndex + count) & (UCOM_RXBUF_SZ - 1);
1a00394c:	7d6b      	ldrb	r3, [r5, #21]
1a00394e:	4418      	add	r0, r3
1a003950:	f000 003f 	and.w	r0, r0, #63	; 0x3f
1a003954:	7568      	strb	r0, [r5, #21]
1a003956:	e7e3      	b.n	1a003920 <UCOM_bulk_hdlr+0x10>
			count = pUcom->rxBuf_uartIndex - pUcom->rxBuf_usbIndex;
1a003958:	1ad3      	subs	r3, r2, r3
1a00395a:	e7e9      	b.n	1a003930 <UCOM_bulk_hdlr+0x20>
			pUcom->usbTxBusy = 0;
1a00395c:	2300      	movs	r3, #0
1a00395e:	75a3      	strb	r3, [r4, #22]
1a003960:	e7de      	b.n	1a003920 <UCOM_bulk_hdlr+0x10>
		if (pUcom->uartTxBusy == 0) {
1a003962:	7dcb      	ldrb	r3, [r1, #23]
1a003964:	2b00      	cmp	r3, #0
1a003966:	d1db      	bne.n	1a003920 <UCOM_bulk_hdlr+0x10>
			USBD_API->hw->ReadReqEP(hUsb, USB_CDC_OUT_EP, &pUcom->txBuf[0], UCOM_TXBUF_SZ);
1a003968:	4b16      	ldr	r3, [pc, #88]	; (1a0039c4 <UCOM_bulk_hdlr+0xb4>)
1a00396a:	681b      	ldr	r3, [r3, #0]
1a00396c:	681b      	ldr	r3, [r3, #0]
1a00396e:	6c9d      	ldr	r5, [r3, #72]	; 0x48
1a003970:	f44f 7300 	mov.w	r3, #512	; 0x200
1a003974:	68ca      	ldr	r2, [r1, #12]
1a003976:	2101      	movs	r1, #1
1a003978:	47a8      	blx	r5
			pUcom->uartTxBusy = 1;
1a00397a:	2301      	movs	r3, #1
1a00397c:	75e3      	strb	r3, [r4, #23]
1a00397e:	e7cf      	b.n	1a003920 <UCOM_bulk_hdlr+0x10>
	return pUART->IER;
1a003980:	4b12      	ldr	r3, [pc, #72]	; (1a0039cc <UCOM_bulk_hdlr+0xbc>)
1a003982:	685b      	ldr	r3, [r3, #4]
		if ((Chip_UART_GetIntsEnabled(LPC_UART) & UART_IER_THREINT) == 0) {
1a003984:	f013 0f02 	tst.w	r3, #2
1a003988:	d1ca      	bne.n	1a003920 <UCOM_bulk_hdlr+0x10>
			pUcom->txBuf_count = USBD_API->hw->ReadEP(hUsb, USB_CDC_OUT_EP, &pUcom->txBuf[0]);
1a00398a:	4b0e      	ldr	r3, [pc, #56]	; (1a0039c4 <UCOM_bulk_hdlr+0xb4>)
1a00398c:	681b      	ldr	r3, [r3, #0]
1a00398e:	681b      	ldr	r3, [r3, #0]
1a003990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
1a003992:	68ca      	ldr	r2, [r1, #12]
1a003994:	2101      	movs	r1, #1
1a003996:	4798      	blx	r3
1a003998:	b202      	sxth	r2, r0
1a00399a:	8262      	strh	r2, [r4, #18]
			pUcom->txBuf_uartIndex = 0;
1a00399c:	2300      	movs	r3, #0
1a00399e:	8223      	strh	r3, [r4, #16]
													&pUcom->txBuf[g_uCOM.txBuf_uartIndex],
1a0039a0:	68e1      	ldr	r1, [r4, #12]
1a0039a2:	4b09      	ldr	r3, [pc, #36]	; (1a0039c8 <UCOM_bulk_hdlr+0xb8>)
1a0039a4:	8a1b      	ldrh	r3, [r3, #16]
			pUcom->txBuf_uartIndex = Chip_UART_Send(LPC_UART,
1a0039a6:	4d09      	ldr	r5, [pc, #36]	; (1a0039cc <UCOM_bulk_hdlr+0xbc>)
1a0039a8:	4419      	add	r1, r3
1a0039aa:	4628      	mov	r0, r5
1a0039ac:	f7ff fc82 	bl	1a0032b4 <Chip_UART_Send>
1a0039b0:	b280      	uxth	r0, r0
1a0039b2:	8220      	strh	r0, [r4, #16]
			pUcom->txBuf_count -= pUcom->txBuf_uartIndex;
1a0039b4:	8a63      	ldrh	r3, [r4, #18]
1a0039b6:	1a1b      	subs	r3, r3, r0
1a0039b8:	8263      	strh	r3, [r4, #18]
	pUART->IER |= intMask;
1a0039ba:	686b      	ldr	r3, [r5, #4]
1a0039bc:	f043 0302 	orr.w	r3, r3, #2
1a0039c0:	606b      	str	r3, [r5, #4]
1a0039c2:	e7ad      	b.n	1a003920 <UCOM_bulk_hdlr+0x10>
1a0039c4:	10002be4 	.word	0x10002be4
1a0039c8:	10002b54 	.word	0x10002b54
1a0039cc:	400c1000 	.word	0x400c1000

1a0039d0 <UCOM_SetLineCode>:
{
1a0039d0:	b510      	push	{r4, lr}
	switch (line_coding->bDataBits) {
1a0039d2:	798b      	ldrb	r3, [r1, #6]
1a0039d4:	2b06      	cmp	r3, #6
1a0039d6:	d011      	beq.n	1a0039fc <UCOM_SetLineCode+0x2c>
1a0039d8:	2b07      	cmp	r3, #7
1a0039da:	d011      	beq.n	1a003a00 <UCOM_SetLineCode+0x30>
1a0039dc:	2b05      	cmp	r3, #5
1a0039de:	d011      	beq.n	1a003a04 <UCOM_SetLineCode+0x34>
		config_data |= UART_LCR_WLEN8;
1a0039e0:	2403      	movs	r4, #3
	switch (line_coding->bCharFormat) {
1a0039e2:	790a      	ldrb	r2, [r1, #4]
1a0039e4:	2a01      	cmp	r2, #1
1a0039e6:	d00f      	beq.n	1a003a08 <UCOM_SetLineCode+0x38>
1a0039e8:	2a02      	cmp	r2, #2
1a0039ea:	d012      	beq.n	1a003a12 <UCOM_SetLineCode+0x42>
	switch (line_coding->bParityType) {
1a0039ec:	794b      	ldrb	r3, [r1, #5]
1a0039ee:	3b01      	subs	r3, #1
1a0039f0:	2b03      	cmp	r3, #3
1a0039f2:	d815      	bhi.n	1a003a20 <UCOM_SetLineCode+0x50>
1a0039f4:	e8df f003 	tbb	[pc, r3]
1a0039f8:	221f1c12 	.word	0x221f1c12
		config_data |= UART_LCR_WLEN6;
1a0039fc:	2401      	movs	r4, #1
1a0039fe:	e7f0      	b.n	1a0039e2 <UCOM_SetLineCode+0x12>
		config_data |= UART_LCR_WLEN7;
1a003a00:	2402      	movs	r4, #2
1a003a02:	e7ee      	b.n	1a0039e2 <UCOM_SetLineCode+0x12>
		config_data |= UART_LCR_WLEN5;
1a003a04:	2400      	movs	r4, #0
1a003a06:	e7ec      	b.n	1a0039e2 <UCOM_SetLineCode+0x12>
		if (line_coding->bDataBits == 5) {
1a003a08:	2b05      	cmp	r3, #5
1a003a0a:	d11e      	bne.n	1a003a4a <UCOM_SetLineCode+0x7a>
			config_data |= UART_LCR_SBS_2BIT;
1a003a0c:	f044 0404 	orr.w	r4, r4, #4
		break;
1a003a10:	e7ec      	b.n	1a0039ec <UCOM_SetLineCode+0x1c>
		if (line_coding->bDataBits != 5) {
1a003a12:	2b05      	cmp	r3, #5
1a003a14:	d01b      	beq.n	1a003a4e <UCOM_SetLineCode+0x7e>
			config_data |= UART_LCR_SBS_2BIT;
1a003a16:	f044 0404 	orr.w	r4, r4, #4
		break;
1a003a1a:	e7e7      	b.n	1a0039ec <UCOM_SetLineCode+0x1c>
		config_data |= (UART_LCR_PARITY_EN | UART_LCR_PARITY_ODD);
1a003a1c:	f044 0408 	orr.w	r4, r4, #8
	if (line_coding->dwDTERate < 3125000) {
1a003a20:	6809      	ldr	r1, [r1, #0]
1a003a22:	4b0c      	ldr	r3, [pc, #48]	; (1a003a54 <UCOM_SetLineCode+0x84>)
1a003a24:	4299      	cmp	r1, r3
1a003a26:	d90c      	bls.n	1a003a42 <UCOM_SetLineCode+0x72>
	pUART->LCR = config;
1a003a28:	4b0b      	ldr	r3, [pc, #44]	; (1a003a58 <UCOM_SetLineCode+0x88>)
1a003a2a:	60dc      	str	r4, [r3, #12]
	return LPC_OK;
1a003a2c:	2000      	movs	r0, #0
}
1a003a2e:	bd10      	pop	{r4, pc}
		config_data |= (UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN);
1a003a30:	f044 0418 	orr.w	r4, r4, #24
		break;
1a003a34:	e7f4      	b.n	1a003a20 <UCOM_SetLineCode+0x50>
		config_data |= (UART_LCR_PARITY_EN | UART_LCR_PARITY_F_1);
1a003a36:	f044 0428 	orr.w	r4, r4, #40	; 0x28
		break;
1a003a3a:	e7f1      	b.n	1a003a20 <UCOM_SetLineCode+0x50>
		config_data |= (UART_LCR_PARITY_EN | UART_LCR_PARITY_F_0);
1a003a3c:	f044 0438 	orr.w	r4, r4, #56	; 0x38
		break;
1a003a40:	e7ee      	b.n	1a003a20 <UCOM_SetLineCode+0x50>
		Chip_UART_SetBaud(LPC_UART, line_coding->dwDTERate);
1a003a42:	4805      	ldr	r0, [pc, #20]	; (1a003a58 <UCOM_SetLineCode+0x88>)
1a003a44:	f7ff fc4a 	bl	1a0032dc <Chip_UART_SetBaud>
1a003a48:	e7ee      	b.n	1a003a28 <UCOM_SetLineCode+0x58>
			return ERR_USBD_UNHANDLED;
1a003a4a:	4804      	ldr	r0, [pc, #16]	; (1a003a5c <UCOM_SetLineCode+0x8c>)
1a003a4c:	e7ef      	b.n	1a003a2e <UCOM_SetLineCode+0x5e>
			return ERR_USBD_UNHANDLED;
1a003a4e:	4803      	ldr	r0, [pc, #12]	; (1a003a5c <UCOM_SetLineCode+0x8c>)
1a003a50:	e7ed      	b.n	1a003a2e <UCOM_SetLineCode+0x5e>
1a003a52:	bf00      	nop
1a003a54:	002faf07 	.word	0x002faf07
1a003a58:	400c1000 	.word	0x400c1000
1a003a5c:	00040002 	.word	0x00040002

1a003a60 <cdcUartLpcInit>:
//
//}

/* UART to USB com port init routine */
ErrorCode_t cdcUartLpcInit( USBD_HANDLE_T hUsb, USB_CORE_DESCS_T *pDesc,
                         USBD_API_INIT_PARAM_T *pUsbParam ){
1a003a60:	b5f0      	push	{r4, r5, r6, r7, lr}
1a003a62:	b093      	sub	sp, #76	; 0x4c
1a003a64:	4604      	mov	r4, r0
1a003a66:	460f      	mov	r7, r1
1a003a68:	4615      	mov	r5, r2
	uint32_t ep_indx;
	USB_CDC_CTRL_T *pCDC;
	USB_CORE_CTRL_T *pCtrl = (USB_CORE_CTRL_T *) hUsb;

	/* Store USB stack handle for future use. */
	g_uCOM.hUsb = hUsb;
1a003a6a:	4e2e      	ldr	r6, [pc, #184]	; (1a003b24 <cdcUartLpcInit+0xc4>)
1a003a6c:	f846 0b04 	str.w	r0, [r6], #4
	/* Initi CDC params */
	memset((void *) &cdc_param, 0, sizeof(USBD_CDC_INIT_PARAM_T));
1a003a70:	2248      	movs	r2, #72	; 0x48
1a003a72:	2100      	movs	r1, #0
1a003a74:	4668      	mov	r0, sp
1a003a76:	f000 ff62 	bl	1a00493e <memset>
	cdc_param.mem_base = pUsbParam->mem_base;
1a003a7a:	686b      	ldr	r3, [r5, #4]
1a003a7c:	9300      	str	r3, [sp, #0]
	cdc_param.mem_size = pUsbParam->mem_size;
1a003a7e:	68ab      	ldr	r3, [r5, #8]
1a003a80:	9301      	str	r3, [sp, #4]
	cdc_param.cif_intf_desc = (uint8_t *) find_IntfDesc(pDesc->high_speed_desc, CDC_COMMUNICATION_INTERFACE_CLASS);
1a003a82:	2102      	movs	r1, #2
1a003a84:	68f8      	ldr	r0, [r7, #12]
1a003a86:	f000 f997 	bl	1a003db8 <find_IntfDesc>
1a003a8a:	9002      	str	r0, [sp, #8]
	cdc_param.dif_intf_desc = (uint8_t *) find_IntfDesc(pDesc->high_speed_desc, CDC_DATA_INTERFACE_CLASS);
1a003a8c:	210a      	movs	r1, #10
1a003a8e:	68f8      	ldr	r0, [r7, #12]
1a003a90:	f000 f992 	bl	1a003db8 <find_IntfDesc>
1a003a94:	9003      	str	r0, [sp, #12]
	cdc_param.SetLineCode = UCOM_SetLineCode;
1a003a96:	4b24      	ldr	r3, [pc, #144]	; (1a003b28 <cdcUartLpcInit+0xc8>)
1a003a98:	930f      	str	r3, [sp, #60]	; 0x3c

	/* Init CDC interface */
	ret = USBD_API->cdc->init(hUsb, &cdc_param, &g_uCOM.hCdc);
1a003a9a:	4b24      	ldr	r3, [pc, #144]	; (1a003b2c <cdcUartLpcInit+0xcc>)
1a003a9c:	681b      	ldr	r3, [r3, #0]
1a003a9e:	695b      	ldr	r3, [r3, #20]
1a003aa0:	685b      	ldr	r3, [r3, #4]
1a003aa2:	4632      	mov	r2, r6
1a003aa4:	4669      	mov	r1, sp
1a003aa6:	4620      	mov	r0, r4
1a003aa8:	4798      	blx	r3

	if (ret == LPC_OK) {
1a003aaa:	4603      	mov	r3, r0
1a003aac:	2800      	cmp	r0, #0
1a003aae:	d135      	bne.n	1a003b1c <cdcUartLpcInit+0xbc>
		/* allocate transfer buffers */
		g_uCOM.txBuf = (uint8_t *) cdc_param.mem_base;
1a003ab0:	9a00      	ldr	r2, [sp, #0]
1a003ab2:	4b1c      	ldr	r3, [pc, #112]	; (1a003b24 <cdcUartLpcInit+0xc4>)
1a003ab4:	60da      	str	r2, [r3, #12]
		cdc_param.mem_base += UCOM_TXBUF_SZ;
1a003ab6:	f502 7100 	add.w	r1, r2, #512	; 0x200
		cdc_param.mem_size -= UCOM_TXBUF_SZ;
		g_uCOM.rxBuf = (uint8_t *) cdc_param.mem_base;
1a003aba:	6099      	str	r1, [r3, #8]
		cdc_param.mem_base += UCOM_RXBUF_SZ;
1a003abc:	f502 7210 	add.w	r2, r2, #576	; 0x240
1a003ac0:	9200      	str	r2, [sp, #0]
		cdc_param.mem_size -= UCOM_RXBUF_SZ;
1a003ac2:	9a01      	ldr	r2, [sp, #4]
1a003ac4:	f5a2 7210 	sub.w	r2, r2, #576	; 0x240
1a003ac8:	9201      	str	r2, [sp, #4]

		/* register endpoint interrupt handler */
		ep_indx = (((USB_CDC_IN_EP & 0x0F) << 1) + 1);
		ret = USBD_API->core->RegisterEpHandler(hUsb, ep_indx, UCOM_bulk_hdlr, &g_uCOM);
1a003aca:	4a18      	ldr	r2, [pc, #96]	; (1a003b2c <cdcUartLpcInit+0xcc>)
1a003acc:	6812      	ldr	r2, [r2, #0]
1a003ace:	6852      	ldr	r2, [r2, #4]
1a003ad0:	6856      	ldr	r6, [r2, #4]
1a003ad2:	4a17      	ldr	r2, [pc, #92]	; (1a003b30 <cdcUartLpcInit+0xd0>)
1a003ad4:	2103      	movs	r1, #3
1a003ad6:	4620      	mov	r0, r4
1a003ad8:	47b0      	blx	r6

		if (ret == LPC_OK) {
1a003ada:	4603      	mov	r3, r0
1a003adc:	b9d0      	cbnz	r0, 1a003b14 <cdcUartLpcInit+0xb4>
			    sending proper handshake after processing SET_REQUEST messages targeted
			    to CDC interfaces. The workaround will send the proper handshake to host.
			    Due to this bug some terminal applications such as Putty have problem
			    establishing connection.
			 */
			g_defaultCdcHdlr = pCtrl->ep0_hdlr_cb[pCtrl->num_ep0_hdlrs - 1];
1a003ade:	f894 30f8 	ldrb.w	r3, [r4, #248]	; 0xf8
1a003ae2:	332d      	adds	r3, #45	; 0x2d
1a003ae4:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
1a003ae8:	4a12      	ldr	r2, [pc, #72]	; (1a003b34 <cdcUartLpcInit+0xd4>)
1a003aea:	6011      	str	r1, [r2, #0]
			/* store the default CDC handler and replace it with ours */
			pCtrl->ep0_hdlr_cb[pCtrl->num_ep0_hdlrs - 1] = CDC_ep0_override_hdlr;
1a003aec:	4a12      	ldr	r2, [pc, #72]	; (1a003b38 <cdcUartLpcInit+0xd8>)
1a003aee:	f844 2023 	str.w	r2, [r4, r3, lsl #2]

			/* register endpoint interrupt handler */
			ep_indx = ((USB_CDC_OUT_EP & 0x0F) << 1);
			ret = USBD_API->core->RegisterEpHandler(hUsb, ep_indx, UCOM_bulk_hdlr, &g_uCOM);
1a003af2:	4b0e      	ldr	r3, [pc, #56]	; (1a003b2c <cdcUartLpcInit+0xcc>)
1a003af4:	681b      	ldr	r3, [r3, #0]
1a003af6:	685b      	ldr	r3, [r3, #4]
1a003af8:	685f      	ldr	r7, [r3, #4]
1a003afa:	4e0a      	ldr	r6, [pc, #40]	; (1a003b24 <cdcUartLpcInit+0xc4>)
1a003afc:	4633      	mov	r3, r6
1a003afe:	4a0c      	ldr	r2, [pc, #48]	; (1a003b30 <cdcUartLpcInit+0xd0>)
1a003b00:	2102      	movs	r1, #2
1a003b02:	4620      	mov	r0, r4
1a003b04:	47b8      	blx	r7
1a003b06:	4603      	mov	r3, r0
         
//			UCOM_UartInit();


			/* Set the line coding values as per UART Settings */
			pCDC = (USB_CDC_CTRL_T *) g_uCOM.hCdc;
1a003b08:	6872      	ldr	r2, [r6, #4]
			pCDC->line_coding.dwDTERate = 115200;
1a003b0a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a003b0e:	6111      	str	r1, [r2, #16]
			pCDC->line_coding.bDataBits = 8;
1a003b10:	2108      	movs	r1, #8
1a003b12:	7591      	strb	r1, [r2, #22]
		}

		/* update mem_base and size variables for cascading calls. */
		pUsbParam->mem_base = cdc_param.mem_base;
1a003b14:	9a00      	ldr	r2, [sp, #0]
1a003b16:	606a      	str	r2, [r5, #4]
		pUsbParam->mem_size = cdc_param.mem_size;
1a003b18:	9a01      	ldr	r2, [sp, #4]
1a003b1a:	60aa      	str	r2, [r5, #8]
	}

	return ret;
}
1a003b1c:	4618      	mov	r0, r3
1a003b1e:	b013      	add	sp, #76	; 0x4c
1a003b20:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a003b22:	bf00      	nop
1a003b24:	10002b54 	.word	0x10002b54
1a003b28:	1a0039d1 	.word	0x1a0039d1
1a003b2c:	10002be4 	.word	0x10002be4
1a003b30:	1a003911 	.word	0x1a003911
1a003b34:	10002b50 	.word	0x10002b50
1a003b38:	1a00388d 	.word	0x1a00388d

1a003b3c <Keyboard_EpIN_Hdlr>:

/* HID interrupt IN endpoint handler */
static ErrorCode_t Keyboard_EpIN_Hdlr( USBD_HANDLE_T hUsb,
                                       void *data,
                                       uint32_t event ){
   switch (event) {
1a003b3c:	2a03      	cmp	r2, #3
1a003b3e:	d001      	beq.n	1a003b44 <Keyboard_EpIN_Hdlr+0x8>
      case USB_EVT_IN:
         g_keyBoard.tx_busy = 0;
         break;
   }
   return LPC_OK;
}
1a003b40:	2000      	movs	r0, #0
1a003b42:	4770      	bx	lr
         g_keyBoard.tx_busy = 0;
1a003b44:	4b01      	ldr	r3, [pc, #4]	; (1a003b4c <Keyboard_EpIN_Hdlr+0x10>)
1a003b46:	2200      	movs	r2, #0
1a003b48:	731a      	strb	r2, [r3, #12]
         break;
1a003b4a:	e7f9      	b.n	1a003b40 <Keyboard_EpIN_Hdlr+0x4>
1a003b4c:	10002b6c 	.word	0x10002b6c

1a003b50 <Keyboard_UpdateReport>:
static void Keyboard_UpdateReport(void){
1a003b50:	b508      	push	{r3, lr}
   HID_KEYBOARD_CLEAR_REPORT(&g_keyBoard.report[0]);
1a003b52:	4a05      	ldr	r2, [pc, #20]	; (1a003b68 <Keyboard_UpdateReport+0x18>)
1a003b54:	2300      	movs	r3, #0
1a003b56:	6053      	str	r3, [r2, #4]
1a003b58:	6093      	str	r3, [r2, #8]
   if( (keyboardCheckKeysFunction != NULL) ) {
1a003b5a:	4b04      	ldr	r3, [pc, #16]	; (1a003b6c <Keyboard_UpdateReport+0x1c>)
1a003b5c:	681b      	ldr	r3, [r3, #0]
1a003b5e:	b10b      	cbz	r3, 1a003b64 <Keyboard_UpdateReport+0x14>
      (* keyboardCheckKeysFunction )( NULL );
1a003b60:	2000      	movs	r0, #0
1a003b62:	4798      	blx	r3
}
1a003b64:	bd08      	pop	{r3, pc}
1a003b66:	bf00      	nop
1a003b68:	10002b6c 	.word	0x10002b6c
1a003b6c:	10002b7c 	.word	0x10002b7c

1a003b70 <Keyboard_SetReport>:
   if (length == 0) {
1a003b70:	b1d3      	cbz	r3, 1a003ba8 <Keyboard_SetReport+0x38>
                                       uint16_t length){
1a003b72:	b508      	push	{r3, lr}
   switch (pSetup->wValue.WB.H){
1a003b74:	78cb      	ldrb	r3, [r1, #3]
1a003b76:	2b02      	cmp	r3, #2
1a003b78:	d005      	beq.n	1a003b86 <Keyboard_SetReport+0x16>
1a003b7a:	2b03      	cmp	r3, #3
1a003b7c:	d016      	beq.n	1a003bac <Keyboard_SetReport+0x3c>
1a003b7e:	2b01      	cmp	r3, #1
1a003b80:	d016      	beq.n	1a003bb0 <Keyboard_SetReport+0x40>
   return LPC_OK;
1a003b82:	2000      	movs	r0, #0
}
1a003b84:	bd08      	pop	{r3, pc}
         if (**pBuffer & 0x01) {
1a003b86:	6813      	ldr	r3, [r2, #0]
1a003b88:	781b      	ldrb	r3, [r3, #0]
1a003b8a:	f013 0f01 	tst.w	r3, #1
1a003b8e:	d005      	beq.n	1a003b9c <Keyboard_SetReport+0x2c>
            gpioWrite( LED, ON );
1a003b90:	2101      	movs	r1, #1
1a003b92:	202a      	movs	r0, #42	; 0x2a
1a003b94:	f7ff fd4a 	bl	1a00362c <gpioWrite>
   return LPC_OK;
1a003b98:	2000      	movs	r0, #0
1a003b9a:	e7f3      	b.n	1a003b84 <Keyboard_SetReport+0x14>
            gpioWrite( LED, OFF);
1a003b9c:	2100      	movs	r1, #0
1a003b9e:	202a      	movs	r0, #42	; 0x2a
1a003ba0:	f7ff fd44 	bl	1a00362c <gpioWrite>
   return LPC_OK;
1a003ba4:	2000      	movs	r0, #0
1a003ba6:	e7ed      	b.n	1a003b84 <Keyboard_SetReport+0x14>
      return LPC_OK;
1a003ba8:	2000      	movs	r0, #0
}
1a003baa:	4770      	bx	lr
         return ERR_USBD_STALL;
1a003bac:	4801      	ldr	r0, [pc, #4]	; (1a003bb4 <Keyboard_SetReport+0x44>)
1a003bae:	e7e9      	b.n	1a003b84 <Keyboard_SetReport+0x14>
1a003bb0:	4800      	ldr	r0, [pc, #0]	; (1a003bb4 <Keyboard_SetReport+0x44>)
1a003bb2:	e7e7      	b.n	1a003b84 <Keyboard_SetReport+0x14>
1a003bb4:	00040003 	.word	0x00040003

1a003bb8 <Keyboard_GetReport>:
                                       uint16_t *plength ){
1a003bb8:	b538      	push	{r3, r4, r5, lr}
	switch (pSetup->wValue.WB.H) {
1a003bba:	78c9      	ldrb	r1, [r1, #3]
1a003bbc:	2901      	cmp	r1, #1
1a003bbe:	d005      	beq.n	1a003bcc <Keyboard_GetReport+0x14>
1a003bc0:	b24b      	sxtb	r3, r1
1a003bc2:	b183      	cbz	r3, 1a003be6 <Keyboard_GetReport+0x2e>
1a003bc4:	2903      	cmp	r1, #3
1a003bc6:	d810      	bhi.n	1a003bea <Keyboard_GetReport+0x32>
         return ERR_USBD_STALL;
1a003bc8:	4809      	ldr	r0, [pc, #36]	; (1a003bf0 <Keyboard_GetReport+0x38>)
}
1a003bca:	bd38      	pop	{r3, r4, r5, pc}
1a003bcc:	461c      	mov	r4, r3
1a003bce:	4615      	mov	r5, r2
         Keyboard_UpdateReport();
1a003bd0:	f7ff ffbe 	bl	1a003b50 <Keyboard_UpdateReport>
         memcpy(*pBuffer, &g_keyBoard.report[0], KEYBOARD_REPORT_SIZE);
1a003bd4:	682a      	ldr	r2, [r5, #0]
1a003bd6:	4b07      	ldr	r3, [pc, #28]	; (1a003bf4 <Keyboard_GetReport+0x3c>)
1a003bd8:	cb03      	ldmia	r3!, {r0, r1}
1a003bda:	6010      	str	r0, [r2, #0]
1a003bdc:	6051      	str	r1, [r2, #4]
         *plength = KEYBOARD_REPORT_SIZE;
1a003bde:	2308      	movs	r3, #8
1a003be0:	8023      	strh	r3, [r4, #0]
	return LPC_OK;
1a003be2:	2000      	movs	r0, #0
      break;
1a003be4:	e7f1      	b.n	1a003bca <Keyboard_GetReport+0x12>
	return LPC_OK;
1a003be6:	2000      	movs	r0, #0
1a003be8:	e7ef      	b.n	1a003bca <Keyboard_GetReport+0x12>
1a003bea:	2000      	movs	r0, #0
1a003bec:	e7ed      	b.n	1a003bca <Keyboard_GetReport+0x12>
1a003bee:	bf00      	nop
1a003bf0:	00040003 	.word	0x00040003
1a003bf4:	10002b70 	.word	0x10002b70

1a003bf8 <usbDeviceKeyboardInit>:
   USBD_HID_INIT_PARAM_T hid_param;
   USB_HID_REPORT_T reports_data[1];
   ErrorCode_t ret = LPC_OK;

   /* Do a quick check of if the interface descriptor passed is the right one. */
   if( (pIntfDesc == 0) || (pIntfDesc->bInterfaceClass
1a003bf8:	2900      	cmp	r1, #0
1a003bfa:	d036      	beq.n	1a003c6a <usbDeviceKeyboardInit+0x72>
{
1a003bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
1a003bfe:	b091      	sub	sp, #68	; 0x44
1a003c00:	460c      	mov	r4, r1
   if( (pIntfDesc == 0) || (pIntfDesc->bInterfaceClass
1a003c02:	7949      	ldrb	r1, [r1, #5]
1a003c04:	2903      	cmp	r1, #3
1a003c06:	d133      	bne.n	1a003c70 <usbDeviceKeyboardInit+0x78>
1a003c08:	461f      	mov	r7, r3
1a003c0a:	4616      	mov	r6, r2
1a003c0c:	4605      	mov	r5, r0
       != USB_DEVICE_CLASS_HUMAN_INTERFACE)) {
      return ERR_FAILED;
   }

   /* Init HID params */
   memset((void *) &hid_param, 0, sizeof(USBD_HID_INIT_PARAM_T));
1a003c0e:	2238      	movs	r2, #56	; 0x38
1a003c10:	2100      	movs	r1, #0
1a003c12:	a802      	add	r0, sp, #8
1a003c14:	f000 fe93 	bl	1a00493e <memset>
   hid_param.max_reports = 1;
1a003c18:	2301      	movs	r3, #1
1a003c1a:	f88d 3010 	strb.w	r3, [sp, #16]
   hid_param.mem_base = *mem_base;
1a003c1e:	6833      	ldr	r3, [r6, #0]
1a003c20:	9302      	str	r3, [sp, #8]
   hid_param.mem_size = *mem_size;
1a003c22:	683b      	ldr	r3, [r7, #0]
1a003c24:	9303      	str	r3, [sp, #12]
   hid_param.intf_desc = (uint8_t *) pIntfDesc;
1a003c26:	9405      	str	r4, [sp, #20]

   /* user defined functions */
   hid_param.HID_GetReport = Keyboard_GetReport;
1a003c28:	4b13      	ldr	r3, [pc, #76]	; (1a003c78 <usbDeviceKeyboardInit+0x80>)
1a003c2a:	9307      	str	r3, [sp, #28]
   hid_param.HID_SetReport = Keyboard_SetReport;
1a003c2c:	4b13      	ldr	r3, [pc, #76]	; (1a003c7c <usbDeviceKeyboardInit+0x84>)
1a003c2e:	9308      	str	r3, [sp, #32]
   hid_param.HID_EpIn_Hdlr  = Keyboard_EpIN_Hdlr;
1a003c30:	4b13      	ldr	r3, [pc, #76]	; (1a003c80 <usbDeviceKeyboardInit+0x88>)
1a003c32:	930c      	str	r3, [sp, #48]	; 0x30

   /* Init reports_data */
   reports_data[0].len = Keyboard_ReportDescSize;
1a003c34:	4b13      	ldr	r3, [pc, #76]	; (1a003c84 <usbDeviceKeyboardInit+0x8c>)
1a003c36:	881b      	ldrh	r3, [r3, #0]
1a003c38:	f8ad 3000 	strh.w	r3, [sp]
   reports_data[0].idle_time = 0;
1a003c3c:	2400      	movs	r4, #0
1a003c3e:	f88d 4002 	strb.w	r4, [sp, #2]
   reports_data[0].desc = (uint8_t *) &Keyboard_ReportDescriptor[0];
1a003c42:	4b11      	ldr	r3, [pc, #68]	; (1a003c88 <usbDeviceKeyboardInit+0x90>)
1a003c44:	9301      	str	r3, [sp, #4]
   hid_param.report_data  = reports_data;
1a003c46:	f8cd d018 	str.w	sp, [sp, #24]

   ret = USBD_API->hid->init(hUsb, &hid_param);
1a003c4a:	4b10      	ldr	r3, [pc, #64]	; (1a003c8c <usbDeviceKeyboardInit+0x94>)
1a003c4c:	681b      	ldr	r3, [r3, #0]
1a003c4e:	691b      	ldr	r3, [r3, #16]
1a003c50:	685b      	ldr	r3, [r3, #4]
1a003c52:	a902      	add	r1, sp, #8
1a003c54:	4628      	mov	r0, r5
1a003c56:	4798      	blx	r3

   /* update memory variables */
   *mem_base = hid_param.mem_base;
1a003c58:	9b02      	ldr	r3, [sp, #8]
1a003c5a:	6033      	str	r3, [r6, #0]
   *mem_size = hid_param.mem_size;
1a003c5c:	9b03      	ldr	r3, [sp, #12]
1a003c5e:	603b      	str	r3, [r7, #0]

   /* store stack handle for later use. */
   g_keyBoard.hUsb = hUsb;
1a003c60:	4b0b      	ldr	r3, [pc, #44]	; (1a003c90 <usbDeviceKeyboardInit+0x98>)
1a003c62:	601d      	str	r5, [r3, #0]
   g_keyBoard.tx_busy = 0;
1a003c64:	731c      	strb	r4, [r3, #12]

   return ret;
}
1a003c66:	b011      	add	sp, #68	; 0x44
1a003c68:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return ERR_FAILED;
1a003c6a:	f04f 30ff 	mov.w	r0, #4294967295
}
1a003c6e:	4770      	bx	lr
      return ERR_FAILED;
1a003c70:	f04f 30ff 	mov.w	r0, #4294967295
1a003c74:	e7f7      	b.n	1a003c66 <usbDeviceKeyboardInit+0x6e>
1a003c76:	bf00      	nop
1a003c78:	1a003bb9 	.word	0x1a003bb9
1a003c7c:	1a003b71 	.word	0x1a003b71
1a003c80:	1a003b3d 	.word	0x1a003b3d
1a003c84:	1a0055fa 	.word	0x1a0055fa
1a003c88:	1a0055fc 	.word	0x1a0055fc
1a003c8c:	10002be4 	.word	0x10002be4
1a003c90:	10002b6c 	.word	0x10002b6c

1a003c94 <EP0_patch>:
 * Private functions
 ****************************************************************************/

/* EP0_patch part of WORKAROUND for artf45032. */
ErrorCode_t EP0_patch(USBD_HANDLE_T hUsb, void *data, uint32_t event)
{
1a003c94:	b510      	push	{r4, lr}
   switch (event) {
1a003c96:	4613      	mov	r3, r2
1a003c98:	b16a      	cbz	r2, 1a003cb6 <EP0_patch+0x22>
1a003c9a:	2a02      	cmp	r2, #2
1a003c9c:	d908      	bls.n	1a003cb0 <EP0_patch+0x1c>
1a003c9e:	2a04      	cmp	r2, #4
1a003ca0:	d109      	bne.n	1a003cb6 <EP0_patch+0x22>
   case USB_EVT_OUT_NAK:
      if (g_ep0RxBusy) {
1a003ca2:	4a08      	ldr	r2, [pc, #32]	; (1a003cc4 <EP0_patch+0x30>)
1a003ca4:	6812      	ldr	r2, [r2, #0]
1a003ca6:	b95a      	cbnz	r2, 1a003cc0 <EP0_patch+0x2c>
         /* we already queued the buffer so ignore this NAK event. */
         return LPC_OK;
      }
      else {
         /* Mark EP0_RX buffer as busy and allow base handler to queue the buffer. */
         g_ep0RxBusy = 1;
1a003ca8:	4a06      	ldr	r2, [pc, #24]	; (1a003cc4 <EP0_patch+0x30>)
1a003caa:	2401      	movs	r4, #1
1a003cac:	6014      	str	r4, [r2, #0]
      }
      break;
1a003cae:	e002      	b.n	1a003cb6 <EP0_patch+0x22>

   case USB_EVT_SETUP:  /* reset the flag when new setup sequence starts */
   case USB_EVT_OUT:
      /* we received the packet so clear the flag. */
      g_ep0RxBusy = 0;
1a003cb0:	4a04      	ldr	r2, [pc, #16]	; (1a003cc4 <EP0_patch+0x30>)
1a003cb2:	2400      	movs	r4, #0
1a003cb4:	6014      	str	r4, [r2, #0]
      break;
1a003cb6:	461a      	mov	r2, r3
   }
   return g_Ep0BaseHdlr(hUsb, data, event);
1a003cb8:	4b03      	ldr	r3, [pc, #12]	; (1a003cc8 <EP0_patch+0x34>)
1a003cba:	681b      	ldr	r3, [r3, #0]
1a003cbc:	4798      	blx	r3
}
1a003cbe:	bd10      	pop	{r4, pc}
         return LPC_OK;
1a003cc0:	2000      	movs	r0, #0
1a003cc2:	e7fc      	b.n	1a003cbe <EP0_patch+0x2a>
1a003cc4:	10002b84 	.word	0x10002b84
1a003cc8:	10002b80 	.word	0x10002b80

1a003ccc <usbDeviceLpcInterruptPrioritySet>:
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a003ccc:	0140      	lsls	r0, r0, #5
1a003cce:	b2c0      	uxtb	r0, r0
1a003cd0:	4b01      	ldr	r3, [pc, #4]	; (1a003cd8 <usbDeviceLpcInterruptPrioritySet+0xc>)
1a003cd2:	f883 0308 	strb.w	r0, [r3, #776]	; 0x308
   return ret;
}

static void usbDeviceLpcInterruptPrioritySet( uint32_t priority ){
   NVIC_SetPriority( LPC_USB_IRQ, priority );
}
1a003cd6:	4770      	bx	lr
1a003cd8:	e000e100 	.word	0xe000e100

1a003cdc <usbDeviceLpcInterruptInit>:

static void usbDeviceLpcInterruptInit( void ){
1a003cdc:	b508      	push	{r3, lr}
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a003cde:	4b06      	ldr	r3, [pc, #24]	; (1a003cf8 <usbDeviceLpcInterruptInit+0x1c>)
1a003ce0:	f44f 7280 	mov.w	r2, #256	; 0x100
1a003ce4:	601a      	str	r2, [r3, #0]
    /*  enable USB interrupts */
   NVIC_EnableIRQ( LPC_USB_IRQ );
   /* now connect */
   USBD_API->hw->Connect( g_hUsb, 1 );
1a003ce6:	4b05      	ldr	r3, [pc, #20]	; (1a003cfc <usbDeviceLpcInterruptInit+0x20>)
1a003ce8:	681b      	ldr	r3, [r3, #0]
1a003cea:	681b      	ldr	r3, [r3, #0]
1a003cec:	689b      	ldr	r3, [r3, #8]
1a003cee:	2101      	movs	r1, #1
1a003cf0:	4a03      	ldr	r2, [pc, #12]	; (1a003d00 <usbDeviceLpcInterruptInit+0x24>)
1a003cf2:	6810      	ldr	r0, [r2, #0]
1a003cf4:	4798      	blx	r3
}
1a003cf6:	bd08      	pop	{r3, pc}
1a003cf8:	e000e100 	.word	0xe000e100
1a003cfc:	10002be4 	.word	0x10002be4
1a003d00:	10002b88 	.word	0x10002b88

1a003d04 <usbDeviceLpcInit>:
                                    USBD_API_INIT_PARAM_T* usb_param){
1a003d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a003d06:	4604      	mov	r4, r0
1a003d08:	460d      	mov	r5, r1
   USB_init_pin_clk();
1a003d0a:	f7fe ff51 	bl	1a002bb0 <Chip_USB0_Init>
   g_pUsbApi = (const USBD_API_T *) LPC_ROM_API->usbdApiBase;
1a003d0e:	4b18      	ldr	r3, [pc, #96]	; (1a003d70 <usbDeviceLpcInit+0x6c>)
1a003d10:	69db      	ldr	r3, [r3, #28]
1a003d12:	4e18      	ldr	r6, [pc, #96]	; (1a003d74 <usbDeviceLpcInit+0x70>)
1a003d14:	6033      	str	r3, [r6, #0]
   uint8_t max_num_ep = usb_param->max_num_ep;
1a003d16:	4628      	mov	r0, r5
1a003d18:	f810 7f0c 	ldrb.w	r7, [r0, #12]!
   memset((void *) usb_param, 0, sizeof(USBD_API_INIT_PARAM_T));   
1a003d1c:	2238      	movs	r2, #56	; 0x38
1a003d1e:	2100      	movs	r1, #0
1a003d20:	f000 fe0d 	bl	1a00493e <memset>
   usb_param->usb_reg_base = LPC_USB_BASE;
1a003d24:	4b14      	ldr	r3, [pc, #80]	; (1a003d78 <usbDeviceLpcInit+0x74>)
1a003d26:	602b      	str	r3, [r5, #0]
   usb_param->mem_base = USB_STACK_MEM_BASE;
1a003d28:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
1a003d2c:	606b      	str	r3, [r5, #4]
   usb_param->mem_size = USB_STACK_MEM_SIZE;   
1a003d2e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
1a003d32:	60ab      	str	r3, [r5, #8]
   usb_param->max_num_ep = max_num_ep;
1a003d34:	732f      	strb	r7, [r5, #12]
   desc->device_desc = (uint8_t *) USB_DeviceDescriptor;
1a003d36:	4b11      	ldr	r3, [pc, #68]	; (1a003d7c <usbDeviceLpcInit+0x78>)
1a003d38:	6023      	str	r3, [r4, #0]
   desc->string_desc = (uint8_t *) USB_StringDescriptor;
1a003d3a:	4b11      	ldr	r3, [pc, #68]	; (1a003d80 <usbDeviceLpcInit+0x7c>)
1a003d3c:	6063      	str	r3, [r4, #4]
      desc->high_speed_desc = USB_HsConfigDescriptor;
1a003d3e:	4b11      	ldr	r3, [pc, #68]	; (1a003d84 <usbDeviceLpcInit+0x80>)
1a003d40:	60e3      	str	r3, [r4, #12]
      desc->full_speed_desc = USB_FsConfigDescriptor;
1a003d42:	4b11      	ldr	r3, [pc, #68]	; (1a003d88 <usbDeviceLpcInit+0x84>)
1a003d44:	60a3      	str	r3, [r4, #8]
      desc->device_qualifier = (uint8_t *) USB_DeviceQualifier;
1a003d46:	4b11      	ldr	r3, [pc, #68]	; (1a003d8c <usbDeviceLpcInit+0x88>)
1a003d48:	6123      	str	r3, [r4, #16]
   ret = USBD_API->hw->Init(&g_hUsb, desc, usb_param);
1a003d4a:	6833      	ldr	r3, [r6, #0]
1a003d4c:	681b      	ldr	r3, [r3, #0]
1a003d4e:	685b      	ldr	r3, [r3, #4]
1a003d50:	462a      	mov	r2, r5
1a003d52:	4621      	mov	r1, r4
1a003d54:	480e      	ldr	r0, [pc, #56]	; (1a003d90 <usbDeviceLpcInit+0x8c>)
1a003d56:	4798      	blx	r3
   if (ret == LPC_OK) {      
1a003d58:	4603      	mov	r3, r0
1a003d5a:	b930      	cbnz	r0, 1a003d6a <usbDeviceLpcInit+0x66>
      pCtrl = (USB_CORE_CTRL_T *) g_hUsb; /* convert the handle to control structure */
1a003d5c:	4a0c      	ldr	r2, [pc, #48]	; (1a003d90 <usbDeviceLpcInit+0x8c>)
1a003d5e:	6812      	ldr	r2, [r2, #0]
      g_Ep0BaseHdlr = pCtrl->ep_event_hdlr[0];/* retrieve the default EP0_OUT handler */
1a003d60:	6d90      	ldr	r0, [r2, #88]	; 0x58
1a003d62:	490c      	ldr	r1, [pc, #48]	; (1a003d94 <usbDeviceLpcInit+0x90>)
1a003d64:	6008      	str	r0, [r1, #0]
      pCtrl->ep_event_hdlr[0] = EP0_patch;/* set our patch routine as EP0_OUT handler */
1a003d66:	490c      	ldr	r1, [pc, #48]	; (1a003d98 <usbDeviceLpcInit+0x94>)
1a003d68:	6591      	str	r1, [r2, #88]	; 0x58
}
1a003d6a:	4618      	mov	r0, r3
1a003d6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003d6e:	bf00      	nop
1a003d70:	10400100 	.word	0x10400100
1a003d74:	10002be4 	.word	0x10002be4
1a003d78:	40006000 	.word	0x40006000
1a003d7c:	1a005558 	.word	0x1a005558
1a003d80:	1a005578 	.word	0x1a005578
1a003d84:	10000024 	.word	0x10000024
1a003d88:	10000000 	.word	0x10000000
1a003d8c:	1a00556c 	.word	0x1a00556c
1a003d90:	10002b88 	.word	0x10002b88
1a003d94:	10002b80 	.word	0x10002b80
1a003d98:	1a003c95 	.word	0x1a003c95

1a003d9c <USB0_IRQHandler>:
void USB_IRQHandler(void){
1a003d9c:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a003d9e:	4b04      	ldr	r3, [pc, #16]	; (1a003db0 <USB0_IRQHandler+0x14>)
1a003da0:	681b      	ldr	r3, [r3, #0]
1a003da2:	681b      	ldr	r3, [r3, #0]
1a003da4:	68db      	ldr	r3, [r3, #12]
1a003da6:	4a03      	ldr	r2, [pc, #12]	; (1a003db4 <USB0_IRQHandler+0x18>)
1a003da8:	6810      	ldr	r0, [r2, #0]
1a003daa:	4798      	blx	r3
}
1a003dac:	bd08      	pop	{r3, pc}
1a003dae:	bf00      	nop
1a003db0:	10002be4 	.word	0x10002be4
1a003db4:	10002b88 	.word	0x10002b88

1a003db8 <find_IntfDesc>:
   while (pD->bLength) {
1a003db8:	e000      	b.n	1a003dbc <find_IntfDesc+0x4>
      next_desc_adr = (uint32_t) pD + pD->bLength;
1a003dba:	4418      	add	r0, r3
   while (pD->bLength) {
1a003dbc:	7803      	ldrb	r3, [r0, #0]
1a003dbe:	b133      	cbz	r3, 1a003dce <find_IntfDesc+0x16>
      if (pD->bDescriptorType == USB_INTERFACE_DESCRIPTOR_TYPE) {
1a003dc0:	7842      	ldrb	r2, [r0, #1]
1a003dc2:	2a04      	cmp	r2, #4
1a003dc4:	d1f9      	bne.n	1a003dba <find_IntfDesc+0x2>
         if (pIntfDesc->bInterfaceClass == intfClass) {
1a003dc6:	7942      	ldrb	r2, [r0, #5]
1a003dc8:	428a      	cmp	r2, r1
1a003dca:	d1f6      	bne.n	1a003dba <find_IntfDesc+0x2>
1a003dcc:	e000      	b.n	1a003dd0 <find_IntfDesc+0x18>
1a003dce:	2000      	movs	r0, #0
}
1a003dd0:	4770      	bx	lr
1a003dd2:	Address 0x1a003dd2 is out of bounds.


1a003dd4 <usbDeviceInit>:
bool_t usbDeviceInit( UsbSubClass_t subclass ){
1a003dd4:	b500      	push	{lr}
1a003dd6:	b097      	sub	sp, #92	; 0x5c
   switch(subclass){
1a003dd8:	2805      	cmp	r0, #5
1a003dda:	d85c      	bhi.n	1a003e96 <usbDeviceInit+0xc2>
1a003ddc:	e8df f000 	tbb	[pc, r0]
1a003de0:	37220a03 	.word	0x37220a03
1a003de4:	563c      	.short	0x563c
         printf("USB_HID_MOUSE\r\n");
1a003de6:	482e      	ldr	r0, [pc, #184]	; (1a003ea0 <usbDeviceInit+0xcc>)
1a003de8:	f001 f9bc 	bl	1a005164 <puts>
   return FALSE;
1a003dec:	2000      	movs	r0, #0
}
1a003dee:	b017      	add	sp, #92	; 0x5c
1a003df0:	f85d fb04 	ldr.w	pc, [sp], #4
         printf("USB_HID_KEYBOARD\r\n");
1a003df4:	482b      	ldr	r0, [pc, #172]	; (1a003ea4 <usbDeviceInit+0xd0>)
1a003df6:	f001 f9b5 	bl	1a005164 <puts>
         usb_param.max_num_ep = 2; // Keyboard has 2 endpoints
1a003dfa:	2302      	movs	r3, #2
1a003dfc:	f88d 3020 	strb.w	r3, [sp, #32]
         ret = usbDeviceLpcInit(&desc, &usb_param);
1a003e00:	a905      	add	r1, sp, #20
1a003e02:	4668      	mov	r0, sp
1a003e04:	f7ff ff7e 	bl	1a003d04 <usbDeviceLpcInit>
         ret = usbDeviceKeyboardInit(
1a003e08:	ab07      	add	r3, sp, #28
1a003e0a:	aa06      	add	r2, sp, #24
1a003e0c:	4926      	ldr	r1, [pc, #152]	; (1a003ea8 <usbDeviceInit+0xd4>)
1a003e0e:	4827      	ldr	r0, [pc, #156]	; (1a003eac <usbDeviceInit+0xd8>)
1a003e10:	6800      	ldr	r0, [r0, #0]
1a003e12:	f7ff fef1 	bl	1a003bf8 <usbDeviceKeyboardInit>
         if (ret == LPC_OK) {
1a003e16:	b108      	cbz	r0, 1a003e1c <usbDeviceInit+0x48>
   return FALSE;
1a003e18:	2000      	movs	r0, #0
1a003e1a:	e7e8      	b.n	1a003dee <usbDeviceInit+0x1a>
            usbDeviceLpcInterruptInit();
1a003e1c:	f7ff ff5e 	bl	1a003cdc <usbDeviceLpcInterruptInit>
            return TRUE;
1a003e20:	2001      	movs	r0, #1
1a003e22:	e7e4      	b.n	1a003dee <usbDeviceInit+0x1a>
         usb_param.max_num_ep = 2; // Keyboard has 2 endpoints
1a003e24:	2302      	movs	r3, #2
1a003e26:	f88d 3020 	strb.w	r3, [sp, #32]
         ret = usbDeviceLpcInit(&desc, &usb_param);
1a003e2a:	a905      	add	r1, sp, #20
1a003e2c:	4668      	mov	r0, sp
1a003e2e:	f7ff ff69 	bl	1a003d04 <usbDeviceLpcInit>
         ret = usbDeviceGamepadInit(
1a003e32:	ab07      	add	r3, sp, #28
1a003e34:	aa06      	add	r2, sp, #24
1a003e36:	491c      	ldr	r1, [pc, #112]	; (1a003ea8 <usbDeviceInit+0xd4>)
1a003e38:	481c      	ldr	r0, [pc, #112]	; (1a003eac <usbDeviceInit+0xd8>)
1a003e3a:	6800      	ldr	r0, [r0, #0]
1a003e3c:	f7fc fa9c 	bl	1a000378 <usbDeviceGamepadInit>
         if (ret == LPC_OK) {
1a003e40:	b108      	cbz	r0, 1a003e46 <usbDeviceInit+0x72>
   return FALSE;
1a003e42:	2000      	movs	r0, #0
1a003e44:	e7d3      	b.n	1a003dee <usbDeviceInit+0x1a>
            usbDeviceLpcInterruptInit();
1a003e46:	f7ff ff49 	bl	1a003cdc <usbDeviceLpcInterruptInit>
            return TRUE;
1a003e4a:	2001      	movs	r0, #1
1a003e4c:	e7cf      	b.n	1a003dee <usbDeviceInit+0x1a>
         printf("USB_HID_GENERIC\r\n");
1a003e4e:	4818      	ldr	r0, [pc, #96]	; (1a003eb0 <usbDeviceInit+0xdc>)
1a003e50:	f001 f988 	bl	1a005164 <puts>
   return FALSE;
1a003e54:	2000      	movs	r0, #0
      break;
1a003e56:	e7ca      	b.n	1a003dee <usbDeviceInit+0x1a>
         printf("USB_CDC_UART\r\n");
1a003e58:	4816      	ldr	r0, [pc, #88]	; (1a003eb4 <usbDeviceInit+0xe0>)
1a003e5a:	f001 f983 	bl	1a005164 <puts>
         usb_param.max_num_ep = 4; // CDC Uart has 4 endpoints
1a003e5e:	2304      	movs	r3, #4
1a003e60:	f88d 3020 	strb.w	r3, [sp, #32]
         ret = usbDeviceLpcInit(&desc, &usb_param);
1a003e64:	a905      	add	r1, sp, #20
1a003e66:	4668      	mov	r0, sp
1a003e68:	f7ff ff4c 	bl	1a003d04 <usbDeviceLpcInit>
         ret = cdcUartLpcInit(g_hUsb, &desc, &usb_param);
1a003e6c:	aa05      	add	r2, sp, #20
1a003e6e:	4669      	mov	r1, sp
1a003e70:	4b0e      	ldr	r3, [pc, #56]	; (1a003eac <usbDeviceInit+0xd8>)
1a003e72:	6818      	ldr	r0, [r3, #0]
1a003e74:	f7ff fdf4 	bl	1a003a60 <cdcUartLpcInit>
         if (ret == LPC_OK) {
1a003e78:	b108      	cbz	r0, 1a003e7e <usbDeviceInit+0xaa>
   return FALSE;
1a003e7a:	2000      	movs	r0, #0
1a003e7c:	e7b7      	b.n	1a003dee <usbDeviceInit+0x1a>
            usbDeviceLpcInterruptPrioritySet(5); // FreeRTOS Requiere prioridad>=5
1a003e7e:	2005      	movs	r0, #5
1a003e80:	f7ff ff24 	bl	1a003ccc <usbDeviceLpcInterruptPrioritySet>
            usbDeviceLpcInterruptInit();      
1a003e84:	f7ff ff2a 	bl	1a003cdc <usbDeviceLpcInterruptInit>
            return TRUE;   
1a003e88:	2001      	movs	r0, #1
1a003e8a:	e7b0      	b.n	1a003dee <usbDeviceInit+0x1a>
         printf("USB_MSC_DRIVE\r\n");
1a003e8c:	480a      	ldr	r0, [pc, #40]	; (1a003eb8 <usbDeviceInit+0xe4>)
1a003e8e:	f001 f969 	bl	1a005164 <puts>
         return TRUE;
1a003e92:	2001      	movs	r0, #1
1a003e94:	e7ab      	b.n	1a003dee <usbDeviceInit+0x1a>
         printf("Error, you must use a valid USB device class\r\n");
1a003e96:	4809      	ldr	r0, [pc, #36]	; (1a003ebc <usbDeviceInit+0xe8>)
1a003e98:	f001 f964 	bl	1a005164 <puts>
         return TRUE;
1a003e9c:	2001      	movs	r0, #1
1a003e9e:	e7a6      	b.n	1a003dee <usbDeviceInit+0x1a>
1a003ea0:	1a0059fc 	.word	0x1a0059fc
1a003ea4:	1a005a0c 	.word	0x1a005a0c
1a003ea8:	10000009 	.word	0x10000009
1a003eac:	10002b88 	.word	0x10002b88
1a003eb0:	1a005a20 	.word	0x1a005a20
1a003eb4:	1a005a34 	.word	0x1a005a34
1a003eb8:	1a005a44 	.word	0x1a005a44
1a003ebc:	1a005a54 	.word	0x1a005a54

1a003ec0 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a003ec0:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a003ec2:	f7fe fe8f 	bl	1a002be4 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a003ec6:	4b18      	ldr	r3, [pc, #96]	; (1a003f28 <boardInit+0x68>)
1a003ec8:	6818      	ldr	r0, [r3, #0]
1a003eca:	f7ff fab1 	bl	1a003430 <cyclesCounterInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a003ece:	2105      	movs	r1, #5
1a003ed0:	2000      	movs	r0, #0
1a003ed2:	f7ff fad5 	bl	1a003480 <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a003ed6:	2100      	movs	r1, #0
1a003ed8:	2024      	movs	r0, #36	; 0x24
1a003eda:	f7ff fad1 	bl	1a003480 <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a003ede:	2100      	movs	r1, #0
1a003ee0:	2025      	movs	r0, #37	; 0x25
1a003ee2:	f7ff facd 	bl	1a003480 <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a003ee6:	2100      	movs	r1, #0
1a003ee8:	2026      	movs	r0, #38	; 0x26
1a003eea:	f7ff fac9 	bl	1a003480 <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a003eee:	2100      	movs	r1, #0
1a003ef0:	2027      	movs	r0, #39	; 0x27
1a003ef2:	f7ff fac5 	bl	1a003480 <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a003ef6:	2101      	movs	r1, #1
1a003ef8:	2028      	movs	r0, #40	; 0x28
1a003efa:	f7ff fac1 	bl	1a003480 <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a003efe:	2101      	movs	r1, #1
1a003f00:	2029      	movs	r0, #41	; 0x29
1a003f02:	f7ff fabd 	bl	1a003480 <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a003f06:	2101      	movs	r1, #1
1a003f08:	202a      	movs	r0, #42	; 0x2a
1a003f0a:	f7ff fab9 	bl	1a003480 <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a003f0e:	2101      	movs	r1, #1
1a003f10:	202b      	movs	r0, #43	; 0x2b
1a003f12:	f7ff fab5 	bl	1a003480 <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a003f16:	2101      	movs	r1, #1
1a003f18:	202c      	movs	r0, #44	; 0x2c
1a003f1a:	f7ff fab1 	bl	1a003480 <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a003f1e:	2101      	movs	r1, #1
1a003f20:	202d      	movs	r0, #45	; 0x2d
1a003f22:	f7ff faad 	bl	1a003480 <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a003f26:	bd08      	pop	{r3, pc}
1a003f28:	10002be0 	.word	0x10002be0

1a003f2c <delayInaccurateMs>:
/*==================[external functions definition]==========================*/

/* ---- Inaccurate Blocking Delay ---- */

void delayInaccurateMs(tick_t delay_ms)
{
1a003f2c:	b4f0      	push	{r4, r5, r6, r7}
1a003f2e:	b084      	sub	sp, #16
   volatile tick_t i;
   volatile tick_t delay;
   delay = INACCURATE_TO_MS * delay_ms;
1a003f30:	ea4f 0c81 	mov.w	ip, r1, lsl #2
1a003f34:	0083      	lsls	r3, r0, #2
1a003f36:	ea4c 7290 	orr.w	r2, ip, r0, lsr #30
1a003f3a:	181b      	adds	r3, r3, r0
1a003f3c:	eb41 0202 	adc.w	r2, r1, r2
1a003f40:	0211      	lsls	r1, r2, #8
1a003f42:	ea41 6113 	orr.w	r1, r1, r3, lsr #24
1a003f46:	0218      	lsls	r0, r3, #8
1a003f48:	1ac6      	subs	r6, r0, r3
1a003f4a:	eb61 0702 	sbc.w	r7, r1, r2
1a003f4e:	013b      	lsls	r3, r7, #4
1a003f50:	ea43 7316 	orr.w	r3, r3, r6, lsr #28
1a003f54:	0132      	lsls	r2, r6, #4
1a003f56:	4616      	mov	r6, r2
1a003f58:	461f      	mov	r7, r3
1a003f5a:	e9cd 6700 	strd	r6, r7, [sp]
   for( i=delay; i>0; i-- );
1a003f5e:	e9dd 2300 	ldrd	r2, r3, [sp]
1a003f62:	e9cd 2302 	strd	r2, r3, [sp, #8]
1a003f66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a003f6a:	4313      	orrs	r3, r2
1a003f6c:	d008      	beq.n	1a003f80 <delayInaccurateMs+0x54>
1a003f6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a003f72:	f112 34ff 	adds.w	r4, r2, #4294967295
1a003f76:	f143 35ff 	adc.w	r5, r3, #4294967295
1a003f7a:	e9cd 4502 	strd	r4, r5, [sp, #8]
1a003f7e:	e7f2      	b.n	1a003f66 <delayInaccurateMs+0x3a>
}
1a003f80:	b004      	add	sp, #16
1a003f82:	bcf0      	pop	{r4, r5, r6, r7}
1a003f84:	4770      	bx	lr

1a003f86 <delayInaccurateUs>:

void delayInaccurateUs( tick_t delay_us )
{
1a003f86:	b530      	push	{r4, r5, lr}
1a003f88:	b085      	sub	sp, #20
   volatile tick_t i;
   volatile tick_t delay;
   delay = (INACCURATE_TO_US_x10 * delay_us) / 10;
1a003f8a:	1803      	adds	r3, r0, r0
1a003f8c:	eb41 0201 	adc.w	r2, r1, r1
1a003f90:	1818      	adds	r0, r3, r0
1a003f92:	eb42 0101 	adc.w	r1, r2, r1
1a003f96:	010b      	lsls	r3, r1, #4
1a003f98:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
1a003f9c:	0102      	lsls	r2, r0, #4
1a003f9e:	1880      	adds	r0, r0, r2
1a003fa0:	eb43 0101 	adc.w	r1, r3, r1
1a003fa4:	008b      	lsls	r3, r1, #2
1a003fa6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
1a003faa:	0082      	lsls	r2, r0, #2
1a003fac:	4610      	mov	r0, r2
1a003fae:	4619      	mov	r1, r3
1a003fb0:	220a      	movs	r2, #10
1a003fb2:	2300      	movs	r3, #0
1a003fb4:	f000 f956 	bl	1a004264 <__aeabi_uldivmod>
1a003fb8:	e9cd 0100 	strd	r0, r1, [sp]
   for( i=delay; i>0; i-- );
1a003fbc:	e9dd 2300 	ldrd	r2, r3, [sp]
1a003fc0:	e9cd 2302 	strd	r2, r3, [sp, #8]
1a003fc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a003fc8:	4313      	orrs	r3, r2
1a003fca:	d008      	beq.n	1a003fde <delayInaccurateUs+0x58>
1a003fcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a003fd0:	f112 34ff 	adds.w	r4, r2, #4294967295
1a003fd4:	f143 35ff 	adc.w	r5, r3, #4294967295
1a003fd8:	e9cd 4502 	strd	r4, r5, [sp, #8]
1a003fdc:	e7f2      	b.n	1a003fc4 <delayInaccurateUs+0x3e>
}
1a003fde:	b005      	add	sp, #20
1a003fe0:	bd30      	pop	{r4, r5, pc}

1a003fe2 <lcdPinSet>:
}



static void lcdPinSet( uint8_t pin, bool_t status )
{
1a003fe2:	b508      	push	{r3, lr}
#ifdef LCD_HD44780_I2C_PCF8574T
   pcf8574TGpioWrite( pin, status );
#else
   gpioWrite( pin, status );
1a003fe4:	b240      	sxtb	r0, r0
1a003fe6:	f7ff fb21 	bl	1a00362c <gpioWrite>
#endif
}
1a003fea:	bd08      	pop	{r3, pc}

1a003fec <lcdSendNibble>:
   lcdPinSet( LCD_HD44780_EN, OFF );      // EN = 0 for H-to-L pulse
   //lcdDelay_us(50); // commands need > 37us to settle
}

static void lcdSendNibble( uint8_t nibble )
{
1a003fec:	b510      	push	{r4, lr}
1a003fee:	4604      	mov	r4, r0
   lcdPinSet( LCD_HD44780_D7, ( nibble & 0x80 ) );
1a003ff0:	f000 0180 	and.w	r1, r0, #128	; 0x80
1a003ff4:	2010      	movs	r0, #16
1a003ff6:	f7ff fff4 	bl	1a003fe2 <lcdPinSet>
   lcdPinSet( LCD_HD44780_D6, ( nibble & 0x40 ) );
1a003ffa:	f004 0140 	and.w	r1, r4, #64	; 0x40
1a003ffe:	2011      	movs	r0, #17
1a004000:	f7ff ffef 	bl	1a003fe2 <lcdPinSet>
   lcdPinSet( LCD_HD44780_D5, ( nibble & 0x20 ) );
1a004004:	f004 0120 	and.w	r1, r4, #32
1a004008:	2012      	movs	r0, #18
1a00400a:	f7ff ffea 	bl	1a003fe2 <lcdPinSet>
   lcdPinSet( LCD_HD44780_D4, ( nibble & 0x10 ) );
1a00400e:	f004 0110 	and.w	r1, r4, #16
1a004012:	2014      	movs	r0, #20
1a004014:	f7ff ffe5 	bl	1a003fe2 <lcdPinSet>
}
1a004018:	bd10      	pop	{r4, pc}

1a00401a <lcdEnablePulse>:
{
1a00401a:	b508      	push	{r3, lr}
   lcdPinSet( LCD_HD44780_EN, ON );       // EN = 1 for H-to-L pulse
1a00401c:	2101      	movs	r1, #1
1a00401e:	2021      	movs	r0, #33	; 0x21
1a004020:	f7ff ffdf 	bl	1a003fe2 <lcdPinSet>
   lcdDelay_us( LCD_EN_PULSE_WAIT_US );   // Wait to make EN wider //lcdDelay_us(1);
1a004024:	2019      	movs	r0, #25
1a004026:	2100      	movs	r1, #0
1a004028:	f7ff ffad 	bl	1a003f86 <delayInaccurateUs>
   lcdPinSet( LCD_HD44780_EN, OFF );      // EN = 0 for H-to-L pulse
1a00402c:	2100      	movs	r1, #0
1a00402e:	2021      	movs	r0, #33	; 0x21
1a004030:	f7ff ffd7 	bl	1a003fe2 <lcdPinSet>
}
1a004034:	bd08      	pop	{r3, pc}

1a004036 <lcdCommand>:

/*==================[definiciones de funciones externas]=====================*/

void lcdCommand( uint8_t cmd )
{
1a004036:	b510      	push	{r4, lr}
1a004038:	4604      	mov	r4, r0
   lcdSendNibble( cmd & 0xF0 );          // Send high nibble to D7-D4
1a00403a:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
1a00403e:	f7ff ffd5 	bl	1a003fec <lcdSendNibble>

   lcdPinSet( LCD_HD44780_RS, OFF );   // RS = 0 for command
1a004042:	2100      	movs	r1, #0
1a004044:	2013      	movs	r0, #19
1a004046:	f7ff ffcc 	bl	1a003fe2 <lcdPinSet>
   lcdPinSet( LCD_HD44780_RW, OFF );   // RW = 0 for write
1a00404a:	2100      	movs	r1, #0
1a00404c:	20ff      	movs	r0, #255	; 0xff
1a00404e:	f7ff ffc8 	bl	1a003fe2 <lcdPinSet>

   lcdEnablePulse();
1a004052:	f7ff ffe2 	bl	1a00401a <lcdEnablePulse>
   lcdDelay_us( LCD_LOW_WAIT_US );       // Wait
1a004056:	2019      	movs	r0, #25
1a004058:	2100      	movs	r1, #0
1a00405a:	f7ff ff94 	bl	1a003f86 <delayInaccurateUs>

   lcdSendNibble( cmd << 4 );            // Send low nibble to D7-D4
1a00405e:	0120      	lsls	r0, r4, #4
1a004060:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
1a004064:	f7ff ffc2 	bl	1a003fec <lcdSendNibble>
   lcdEnablePulse();
1a004068:	f7ff ffd7 	bl	1a00401a <lcdEnablePulse>
}
1a00406c:	bd10      	pop	{r4, pc}

1a00406e <lcdData>:

void lcdData( uint8_t data )
{
1a00406e:	b510      	push	{r4, lr}
1a004070:	4604      	mov	r4, r0
   lcdSendNibble( data & 0xF0 );         // Send high nibble to D7-D4
1a004072:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
1a004076:	f7ff ffb9 	bl	1a003fec <lcdSendNibble>

   lcdPinSet( LCD_HD44780_RS, ON );    // RS = 1 for data
1a00407a:	2101      	movs	r1, #1
1a00407c:	2013      	movs	r0, #19
1a00407e:	f7ff ffb0 	bl	1a003fe2 <lcdPinSet>
   lcdPinSet( LCD_HD44780_RW, OFF );   // RW = 0 for write
1a004082:	2100      	movs	r1, #0
1a004084:	20ff      	movs	r0, #255	; 0xff
1a004086:	f7ff ffac 	bl	1a003fe2 <lcdPinSet>

   lcdEnablePulse();
1a00408a:	f7ff ffc6 	bl	1a00401a <lcdEnablePulse>

   lcdSendNibble( data << 4 );           // Send low nibble to D7-D4
1a00408e:	0120      	lsls	r0, r4, #4
1a004090:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
1a004094:	f7ff ffaa 	bl	1a003fec <lcdSendNibble>
   lcdEnablePulse();
1a004098:	f7ff ffbf 	bl	1a00401a <lcdEnablePulse>
}
1a00409c:	bd10      	pop	{r4, pc}
1a00409e:	Address 0x1a00409e is out of bounds.


1a0040a0 <lcdGoToXY>:
   lcdClearAndHome();
}

void lcdGoToXY( uint8_t x, uint8_t y )
{
   if( x >= lcd.lineWidth || y >= lcd.amountOfLines ) {
1a0040a0:	b282      	uxth	r2, r0
1a0040a2:	4b11      	ldr	r3, [pc, #68]	; (1a0040e8 <lcdGoToXY+0x48>)
1a0040a4:	881b      	ldrh	r3, [r3, #0]
1a0040a6:	429a      	cmp	r2, r3
1a0040a8:	d204      	bcs.n	1a0040b4 <lcdGoToXY+0x14>
1a0040aa:	b28b      	uxth	r3, r1
1a0040ac:	4a0e      	ldr	r2, [pc, #56]	; (1a0040e8 <lcdGoToXY+0x48>)
1a0040ae:	8852      	ldrh	r2, [r2, #2]
1a0040b0:	4293      	cmp	r3, r2
1a0040b2:	d300      	bcc.n	1a0040b6 <lcdGoToXY+0x16>
1a0040b4:	4770      	bx	lr
{
1a0040b6:	b530      	push	{r4, r5, lr}
1a0040b8:	b083      	sub	sp, #12
1a0040ba:	460d      	mov	r5, r1
1a0040bc:	4604      	mov	r4, r0
      return;
   }
   uint8_t firstCharAdress[] = { 0x80, 0xC0, 0x94, 0xD4 };   // See table 12-5
1a0040be:	4b0b      	ldr	r3, [pc, #44]	; (1a0040ec <lcdGoToXY+0x4c>)
1a0040c0:	681b      	ldr	r3, [r3, #0]
1a0040c2:	9301      	str	r3, [sp, #4]
   //lcdCommand( firstCharAdress[ y - 1 ] + x - 1 ); // Start in {x,y} = {1,1}
   lcdCommand( firstCharAdress[y] + x );             // Start in {x,y} = {0,0}
1a0040c4:	ab02      	add	r3, sp, #8
1a0040c6:	440b      	add	r3, r1
1a0040c8:	f813 0c04 	ldrb.w	r0, [r3, #-4]
1a0040cc:	4420      	add	r0, r4
1a0040ce:	b2c0      	uxtb	r0, r0
1a0040d0:	f7ff ffb1 	bl	1a004036 <lcdCommand>
   lcdDelay_us( LCD_HIGH_WAIT_US );      // Wait
1a0040d4:	2064      	movs	r0, #100	; 0x64
1a0040d6:	2100      	movs	r1, #0
1a0040d8:	f7ff ff55 	bl	1a003f86 <delayInaccurateUs>
   lcd.x = x;
1a0040dc:	4b02      	ldr	r3, [pc, #8]	; (1a0040e8 <lcdGoToXY+0x48>)
1a0040de:	721c      	strb	r4, [r3, #8]
   lcd.y = y;
1a0040e0:	725d      	strb	r5, [r3, #9]
}
1a0040e2:	b003      	add	sp, #12
1a0040e4:	bd30      	pop	{r4, r5, pc}
1a0040e6:	bf00      	nop
1a0040e8:	10002b8c 	.word	0x10002b8c
1a0040ec:	1a005a84 	.word	0x1a005a84

1a0040f0 <lcdClear>:

void lcdClear( void )
{
1a0040f0:	b508      	push	{r3, lr}
   lcdCommand( 0x01 );                   // Command 0x01 for clear LCD
1a0040f2:	2001      	movs	r0, #1
1a0040f4:	f7ff ff9f 	bl	1a004036 <lcdCommand>
   lcdDelay_ms(LCD_CLR_DISP_WAIT_MS);    // Wait
1a0040f8:	2003      	movs	r0, #3
1a0040fa:	2100      	movs	r1, #0
1a0040fc:	f7ff ff16 	bl	1a003f2c <delayInaccurateMs>
}
1a004100:	bd08      	pop	{r3, pc}

1a004102 <lcdCursorSet>:

void lcdCursorSet( lcdCursorModes_t mode )
{
1a004102:	b508      	push	{r3, lr}
   lcdCommand( 0b00001100 | mode );
1a004104:	f040 000c 	orr.w	r0, r0, #12
1a004108:	f7ff ff95 	bl	1a004036 <lcdCommand>
   lcdDelay_ms(LCD_CLR_DISP_WAIT_MS); // Wait
1a00410c:	2003      	movs	r0, #3
1a00410e:	2100      	movs	r1, #0
1a004110:	f7ff ff0c 	bl	1a003f2c <delayInaccurateMs>
}
1a004114:	bd08      	pop	{r3, pc}

1a004116 <lcdClearAndHome>:
   lcdSendCustomCharByIndex( customChar->address );
}


void lcdClearAndHome( void )
{
1a004116:	b508      	push	{r3, lr}
   lcdClear();
1a004118:	f7ff ffea 	bl	1a0040f0 <lcdClear>
   lcdGoToXY( 0, 0 ); // Poner cursor en 0, 0
1a00411c:	2100      	movs	r1, #0
1a00411e:	4608      	mov	r0, r1
1a004120:	f7ff ffbe 	bl	1a0040a0 <lcdGoToXY>
   //delay(100);
}
1a004124:	bd08      	pop	{r3, pc}
1a004126:	Address 0x1a004126 is out of bounds.


1a004128 <lcdInit>:
{
1a004128:	b538      	push	{r3, r4, r5, lr}
   lcd.lineWidth = lineWidth;
1a00412a:	4d30      	ldr	r5, [pc, #192]	; (1a0041ec <lcdInit+0xc4>)
1a00412c:	8028      	strh	r0, [r5, #0]
   lcd.amountOfLines = amountOfLines;
1a00412e:	8069      	strh	r1, [r5, #2]
   lcd.charWidth = charWidth;
1a004130:	80aa      	strh	r2, [r5, #4]
   lcd.charHeight = charHeight;
1a004132:	80eb      	strh	r3, [r5, #6]
   lcd.x = 0;
1a004134:	2400      	movs	r4, #0
1a004136:	722c      	strb	r4, [r5, #8]
   lcd.y = 0;
1a004138:	726c      	strb	r4, [r5, #9]
   lcdInitPinAsOutput( LCD_HD44780_RS );
1a00413a:	2101      	movs	r1, #1
1a00413c:	2013      	movs	r0, #19
1a00413e:	f7ff f99f 	bl	1a003480 <gpioInit>
   lcdInitPinAsOutput( LCD_HD44780_RW );
1a004142:	2101      	movs	r1, #1
1a004144:	f04f 30ff 	mov.w	r0, #4294967295
1a004148:	f7ff f99a 	bl	1a003480 <gpioInit>
   lcdInitPinAsOutput( LCD_HD44780_EN );
1a00414c:	2101      	movs	r1, #1
1a00414e:	2021      	movs	r0, #33	; 0x21
1a004150:	f7ff f996 	bl	1a003480 <gpioInit>
   lcdInitPinAsOutput( LCD_HD44780_D4 );
1a004154:	2101      	movs	r1, #1
1a004156:	2014      	movs	r0, #20
1a004158:	f7ff f992 	bl	1a003480 <gpioInit>
   lcdInitPinAsOutput( LCD_HD44780_D5 );
1a00415c:	2101      	movs	r1, #1
1a00415e:	2012      	movs	r0, #18
1a004160:	f7ff f98e 	bl	1a003480 <gpioInit>
   lcdInitPinAsOutput( LCD_HD44780_D6 );
1a004164:	2101      	movs	r1, #1
1a004166:	2011      	movs	r0, #17
1a004168:	f7ff f98a 	bl	1a003480 <gpioInit>
   lcdInitPinAsOutput( LCD_HD44780_D7 );
1a00416c:	2101      	movs	r1, #1
1a00416e:	2010      	movs	r0, #16
1a004170:	f7ff f986 	bl	1a003480 <gpioInit>
   lcdPinSet( LCD_HD44780_RW, OFF );     // RW = 0
1a004174:	4621      	mov	r1, r4
1a004176:	20ff      	movs	r0, #255	; 0xff
1a004178:	f7ff ff33 	bl	1a003fe2 <lcdPinSet>
   lcdPinSet( LCD_HD44780_RS, OFF );     // RS = 0
1a00417c:	4621      	mov	r1, r4
1a00417e:	2013      	movs	r0, #19
1a004180:	f7ff ff2f 	bl	1a003fe2 <lcdPinSet>
   lcdPinSet( LCD_HD44780_EN, OFF );     // EN = 0
1a004184:	4621      	mov	r1, r4
1a004186:	2021      	movs	r0, #33	; 0x21
1a004188:	f7ff ff2b 	bl	1a003fe2 <lcdPinSet>
   lcdCommand( 0x33 );                   // Command 0x33 for 4-bit mode
1a00418c:	2033      	movs	r0, #51	; 0x33
1a00418e:	f7ff ff52 	bl	1a004036 <lcdCommand>
   lcdCommandDelay();                    // Wait
1a004192:	202d      	movs	r0, #45	; 0x2d
1a004194:	2100      	movs	r1, #0
1a004196:	f7ff fef6 	bl	1a003f86 <delayInaccurateUs>
   lcdCommand( 0x32 );                   // Command 0x32 for 4-bit mode
1a00419a:	2032      	movs	r0, #50	; 0x32
1a00419c:	f7ff ff4b 	bl	1a004036 <lcdCommand>
   lcdCommandDelay();                    // Wait
1a0041a0:	202d      	movs	r0, #45	; 0x2d
1a0041a2:	2100      	movs	r1, #0
1a0041a4:	f7ff feef 	bl	1a003f86 <delayInaccurateUs>
   lcdCommand( 0x28 );                   // Command 0x28 for 4-bit mode
1a0041a8:	2028      	movs	r0, #40	; 0x28
1a0041aa:	f7ff ff44 	bl	1a004036 <lcdCommand>
   lcdCommandDelay();                    // Wait
1a0041ae:	202d      	movs	r0, #45	; 0x2d
1a0041b0:	2100      	movs	r1, #0
1a0041b2:	f7ff fee8 	bl	1a003f86 <delayInaccurateUs>
   lcdCommand( 0x0E );                   // Command 0x0E for display on, cursor on
1a0041b6:	200e      	movs	r0, #14
1a0041b8:	f7ff ff3d 	bl	1a004036 <lcdCommand>
   lcdCommandDelay();                    // Wait
1a0041bc:	202d      	movs	r0, #45	; 0x2d
1a0041be:	2100      	movs	r1, #0
1a0041c0:	f7ff fee1 	bl	1a003f86 <delayInaccurateUs>
   lcdClear();                           // Command for clear LCD
1a0041c4:	f7ff ff94 	bl	1a0040f0 <lcdClear>
   lcdCommand( 0x06 );                   // Command 0x06 for Shift cursor right
1a0041c8:	2006      	movs	r0, #6
1a0041ca:	f7ff ff34 	bl	1a004036 <lcdCommand>
   lcdCommandDelay();                    // Wait
1a0041ce:	202d      	movs	r0, #45	; 0x2d
1a0041d0:	2100      	movs	r1, #0
1a0041d2:	f7ff fed8 	bl	1a003f86 <delayInaccurateUs>
   lcdDelay_ms( 1 );                     // Wait
1a0041d6:	2001      	movs	r0, #1
1a0041d8:	2100      	movs	r1, #0
1a0041da:	f7ff fea7 	bl	1a003f2c <delayInaccurateMs>
   lcdCursorSet( LCD_CURSOR_OFF );
1a0041de:	4620      	mov	r0, r4
1a0041e0:	f7ff ff8f 	bl	1a004102 <lcdCursorSet>
   lcdClearAndHome();
1a0041e4:	f7ff ff97 	bl	1a004116 <lcdClearAndHome>
}
1a0041e8:	bd38      	pop	{r3, r4, r5, pc}
1a0041ea:	bf00      	nop
1a0041ec:	10002b8c 	.word	0x10002b8c

1a0041f0 <lcdSendEnter>:
   lcdData( charIndex );
   lcd.x++;
}

void lcdSendEnter( void )
{
1a0041f0:	b508      	push	{r3, lr}
   // Si llego abajo no hace nada
   if( lcd.y >= lcd.amountOfLines ) {
1a0041f2:	4b08      	ldr	r3, [pc, #32]	; (1a004214 <lcdSendEnter+0x24>)
1a0041f4:	7a59      	ldrb	r1, [r3, #9]
1a0041f6:	b28a      	uxth	r2, r1
1a0041f8:	885b      	ldrh	r3, [r3, #2]
1a0041fa:	429a      	cmp	r2, r3
1a0041fc:	d300      	bcc.n	1a004200 <lcdSendEnter+0x10>
   } else {
      lcd.x = 0;
      lcd.y++;
      lcdGoToXY( lcd.x, lcd.y );
   }
}
1a0041fe:	bd08      	pop	{r3, pc}
      lcd.x = 0;
1a004200:	4b04      	ldr	r3, [pc, #16]	; (1a004214 <lcdSendEnter+0x24>)
1a004202:	2000      	movs	r0, #0
1a004204:	7218      	strb	r0, [r3, #8]
      lcd.y++;
1a004206:	3101      	adds	r1, #1
1a004208:	b2c9      	uxtb	r1, r1
1a00420a:	7259      	strb	r1, [r3, #9]
      lcdGoToXY( lcd.x, lcd.y );
1a00420c:	f7ff ff48 	bl	1a0040a0 <lcdGoToXY>
1a004210:	e7f5      	b.n	1a0041fe <lcdSendEnter+0xe>
1a004212:	bf00      	nop
1a004214:	10002b8c 	.word	0x10002b8c

1a004218 <lcdSendChar>:
   if( character == '\r' ) {        // Ignore '\r'
1a004218:	280d      	cmp	r0, #13
1a00421a:	d016      	beq.n	1a00424a <lcdSendChar+0x32>
{
1a00421c:	b510      	push	{r4, lr}
1a00421e:	4604      	mov	r4, r0
   } else if( character == '\n' ) { // Mando enter
1a004220:	280a      	cmp	r0, #10
1a004222:	d00c      	beq.n	1a00423e <lcdSendChar+0x26>
      if( lcd.x >= lcd.lineWidth ) {
1a004224:	4b09      	ldr	r3, [pc, #36]	; (1a00424c <lcdSendChar+0x34>)
1a004226:	7a1a      	ldrb	r2, [r3, #8]
1a004228:	881b      	ldrh	r3, [r3, #0]
1a00422a:	429a      	cmp	r2, r3
1a00422c:	d20a      	bcs.n	1a004244 <lcdSendChar+0x2c>
      lcdData( character );
1a00422e:	4620      	mov	r0, r4
1a004230:	f7ff ff1d 	bl	1a00406e <lcdData>
      lcd.x++;
1a004234:	4a05      	ldr	r2, [pc, #20]	; (1a00424c <lcdSendChar+0x34>)
1a004236:	7a13      	ldrb	r3, [r2, #8]
1a004238:	3301      	adds	r3, #1
1a00423a:	7213      	strb	r3, [r2, #8]
}
1a00423c:	bd10      	pop	{r4, pc}
      lcdSendEnter();
1a00423e:	f7ff ffd7 	bl	1a0041f0 <lcdSendEnter>
1a004242:	e7fb      	b.n	1a00423c <lcdSendChar+0x24>
         lcdSendEnter();
1a004244:	f7ff ffd4 	bl	1a0041f0 <lcdSendEnter>
1a004248:	e7f1      	b.n	1a00422e <lcdSendChar+0x16>
1a00424a:	4770      	bx	lr
1a00424c:	10002b8c 	.word	0x10002b8c

1a004250 <lcdSendString>:
   lcdSendString( str );
   lcdClearLineFrom( lcd.y, lcd.x );
}

void lcdSendString( char* str )
{
1a004250:	b538      	push	{r3, r4, r5, lr}
1a004252:	4605      	mov	r5, r0
   uint32_t i = 0;
1a004254:	2400      	movs	r4, #0
   while( str[i] != 0 ) {
1a004256:	5d28      	ldrb	r0, [r5, r4]
1a004258:	b118      	cbz	r0, 1a004262 <lcdSendString+0x12>
      lcdSendChar( str[i] );
1a00425a:	f7ff ffdd 	bl	1a004218 <lcdSendChar>
      i++;
1a00425e:	3401      	adds	r4, #1
1a004260:	e7f9      	b.n	1a004256 <lcdSendString+0x6>
   }
}
1a004262:	bd38      	pop	{r3, r4, r5, pc}

1a004264 <__aeabi_uldivmod>:
1a004264:	b953      	cbnz	r3, 1a00427c <__aeabi_uldivmod+0x18>
1a004266:	b94a      	cbnz	r2, 1a00427c <__aeabi_uldivmod+0x18>
1a004268:	2900      	cmp	r1, #0
1a00426a:	bf08      	it	eq
1a00426c:	2800      	cmpeq	r0, #0
1a00426e:	bf1c      	itt	ne
1a004270:	f04f 31ff 	movne.w	r1, #4294967295
1a004274:	f04f 30ff 	movne.w	r0, #4294967295
1a004278:	f000 b974 	b.w	1a004564 <__aeabi_idiv0>
1a00427c:	f1ad 0c08 	sub.w	ip, sp, #8
1a004280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a004284:	f000 f806 	bl	1a004294 <__udivmoddi4>
1a004288:	f8dd e004 	ldr.w	lr, [sp, #4]
1a00428c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a004290:	b004      	add	sp, #16
1a004292:	4770      	bx	lr

1a004294 <__udivmoddi4>:
1a004294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a004298:	9e08      	ldr	r6, [sp, #32]
1a00429a:	4604      	mov	r4, r0
1a00429c:	4688      	mov	r8, r1
1a00429e:	2b00      	cmp	r3, #0
1a0042a0:	f040 8085 	bne.w	1a0043ae <__udivmoddi4+0x11a>
1a0042a4:	428a      	cmp	r2, r1
1a0042a6:	4615      	mov	r5, r2
1a0042a8:	d948      	bls.n	1a00433c <__udivmoddi4+0xa8>
1a0042aa:	fab2 f282 	clz	r2, r2
1a0042ae:	b14a      	cbz	r2, 1a0042c4 <__udivmoddi4+0x30>
1a0042b0:	f1c2 0720 	rsb	r7, r2, #32
1a0042b4:	fa01 f302 	lsl.w	r3, r1, r2
1a0042b8:	fa20 f707 	lsr.w	r7, r0, r7
1a0042bc:	4095      	lsls	r5, r2
1a0042be:	ea47 0803 	orr.w	r8, r7, r3
1a0042c2:	4094      	lsls	r4, r2
1a0042c4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0042c8:	0c23      	lsrs	r3, r4, #16
1a0042ca:	fbb8 f7fe 	udiv	r7, r8, lr
1a0042ce:	fa1f fc85 	uxth.w	ip, r5
1a0042d2:	fb0e 8817 	mls	r8, lr, r7, r8
1a0042d6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a0042da:	fb07 f10c 	mul.w	r1, r7, ip
1a0042de:	4299      	cmp	r1, r3
1a0042e0:	d909      	bls.n	1a0042f6 <__udivmoddi4+0x62>
1a0042e2:	18eb      	adds	r3, r5, r3
1a0042e4:	f107 30ff 	add.w	r0, r7, #4294967295
1a0042e8:	f080 80e3 	bcs.w	1a0044b2 <__udivmoddi4+0x21e>
1a0042ec:	4299      	cmp	r1, r3
1a0042ee:	f240 80e0 	bls.w	1a0044b2 <__udivmoddi4+0x21e>
1a0042f2:	3f02      	subs	r7, #2
1a0042f4:	442b      	add	r3, r5
1a0042f6:	1a5b      	subs	r3, r3, r1
1a0042f8:	b2a4      	uxth	r4, r4
1a0042fa:	fbb3 f0fe 	udiv	r0, r3, lr
1a0042fe:	fb0e 3310 	mls	r3, lr, r0, r3
1a004302:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a004306:	fb00 fc0c 	mul.w	ip, r0, ip
1a00430a:	45a4      	cmp	ip, r4
1a00430c:	d909      	bls.n	1a004322 <__udivmoddi4+0x8e>
1a00430e:	192c      	adds	r4, r5, r4
1a004310:	f100 33ff 	add.w	r3, r0, #4294967295
1a004314:	f080 80cb 	bcs.w	1a0044ae <__udivmoddi4+0x21a>
1a004318:	45a4      	cmp	ip, r4
1a00431a:	f240 80c8 	bls.w	1a0044ae <__udivmoddi4+0x21a>
1a00431e:	3802      	subs	r0, #2
1a004320:	442c      	add	r4, r5
1a004322:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a004326:	eba4 040c 	sub.w	r4, r4, ip
1a00432a:	2700      	movs	r7, #0
1a00432c:	b11e      	cbz	r6, 1a004336 <__udivmoddi4+0xa2>
1a00432e:	40d4      	lsrs	r4, r2
1a004330:	2300      	movs	r3, #0
1a004332:	e9c6 4300 	strd	r4, r3, [r6]
1a004336:	4639      	mov	r1, r7
1a004338:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00433c:	2a00      	cmp	r2, #0
1a00433e:	d053      	beq.n	1a0043e8 <__udivmoddi4+0x154>
1a004340:	fab2 f282 	clz	r2, r2
1a004344:	2a00      	cmp	r2, #0
1a004346:	f040 80b6 	bne.w	1a0044b6 <__udivmoddi4+0x222>
1a00434a:	1b49      	subs	r1, r1, r5
1a00434c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a004350:	fa1f f885 	uxth.w	r8, r5
1a004354:	2701      	movs	r7, #1
1a004356:	fbb1 fcfe 	udiv	ip, r1, lr
1a00435a:	0c23      	lsrs	r3, r4, #16
1a00435c:	fb0e 111c 	mls	r1, lr, ip, r1
1a004360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a004364:	fb08 f10c 	mul.w	r1, r8, ip
1a004368:	4299      	cmp	r1, r3
1a00436a:	d907      	bls.n	1a00437c <__udivmoddi4+0xe8>
1a00436c:	18eb      	adds	r3, r5, r3
1a00436e:	f10c 30ff 	add.w	r0, ip, #4294967295
1a004372:	d202      	bcs.n	1a00437a <__udivmoddi4+0xe6>
1a004374:	4299      	cmp	r1, r3
1a004376:	f200 80ec 	bhi.w	1a004552 <__udivmoddi4+0x2be>
1a00437a:	4684      	mov	ip, r0
1a00437c:	1a59      	subs	r1, r3, r1
1a00437e:	b2a3      	uxth	r3, r4
1a004380:	fbb1 f0fe 	udiv	r0, r1, lr
1a004384:	fb0e 1410 	mls	r4, lr, r0, r1
1a004388:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a00438c:	fb08 f800 	mul.w	r8, r8, r0
1a004390:	45a0      	cmp	r8, r4
1a004392:	d907      	bls.n	1a0043a4 <__udivmoddi4+0x110>
1a004394:	192c      	adds	r4, r5, r4
1a004396:	f100 33ff 	add.w	r3, r0, #4294967295
1a00439a:	d202      	bcs.n	1a0043a2 <__udivmoddi4+0x10e>
1a00439c:	45a0      	cmp	r8, r4
1a00439e:	f200 80dc 	bhi.w	1a00455a <__udivmoddi4+0x2c6>
1a0043a2:	4618      	mov	r0, r3
1a0043a4:	eba4 0408 	sub.w	r4, r4, r8
1a0043a8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a0043ac:	e7be      	b.n	1a00432c <__udivmoddi4+0x98>
1a0043ae:	428b      	cmp	r3, r1
1a0043b0:	d908      	bls.n	1a0043c4 <__udivmoddi4+0x130>
1a0043b2:	2e00      	cmp	r6, #0
1a0043b4:	d078      	beq.n	1a0044a8 <__udivmoddi4+0x214>
1a0043b6:	2700      	movs	r7, #0
1a0043b8:	e9c6 0100 	strd	r0, r1, [r6]
1a0043bc:	4638      	mov	r0, r7
1a0043be:	4639      	mov	r1, r7
1a0043c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0043c4:	fab3 f783 	clz	r7, r3
1a0043c8:	b97f      	cbnz	r7, 1a0043ea <__udivmoddi4+0x156>
1a0043ca:	428b      	cmp	r3, r1
1a0043cc:	d302      	bcc.n	1a0043d4 <__udivmoddi4+0x140>
1a0043ce:	4282      	cmp	r2, r0
1a0043d0:	f200 80bd 	bhi.w	1a00454e <__udivmoddi4+0x2ba>
1a0043d4:	1a84      	subs	r4, r0, r2
1a0043d6:	eb61 0303 	sbc.w	r3, r1, r3
1a0043da:	2001      	movs	r0, #1
1a0043dc:	4698      	mov	r8, r3
1a0043de:	2e00      	cmp	r6, #0
1a0043e0:	d0a9      	beq.n	1a004336 <__udivmoddi4+0xa2>
1a0043e2:	e9c6 4800 	strd	r4, r8, [r6]
1a0043e6:	e7a6      	b.n	1a004336 <__udivmoddi4+0xa2>
1a0043e8:	deff      	udf	#255	; 0xff
1a0043ea:	f1c7 0520 	rsb	r5, r7, #32
1a0043ee:	40bb      	lsls	r3, r7
1a0043f0:	fa22 fc05 	lsr.w	ip, r2, r5
1a0043f4:	ea4c 0c03 	orr.w	ip, ip, r3
1a0043f8:	fa01 f407 	lsl.w	r4, r1, r7
1a0043fc:	fa20 f805 	lsr.w	r8, r0, r5
1a004400:	fa21 f305 	lsr.w	r3, r1, r5
1a004404:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a004408:	ea48 0404 	orr.w	r4, r8, r4
1a00440c:	fbb3 f9fe 	udiv	r9, r3, lr
1a004410:	0c21      	lsrs	r1, r4, #16
1a004412:	fb0e 3319 	mls	r3, lr, r9, r3
1a004416:	fa1f f88c 	uxth.w	r8, ip
1a00441a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a00441e:	fb09 fa08 	mul.w	sl, r9, r8
1a004422:	459a      	cmp	sl, r3
1a004424:	fa02 f207 	lsl.w	r2, r2, r7
1a004428:	fa00 f107 	lsl.w	r1, r0, r7
1a00442c:	d90b      	bls.n	1a004446 <__udivmoddi4+0x1b2>
1a00442e:	eb1c 0303 	adds.w	r3, ip, r3
1a004432:	f109 30ff 	add.w	r0, r9, #4294967295
1a004436:	f080 8088 	bcs.w	1a00454a <__udivmoddi4+0x2b6>
1a00443a:	459a      	cmp	sl, r3
1a00443c:	f240 8085 	bls.w	1a00454a <__udivmoddi4+0x2b6>
1a004440:	f1a9 0902 	sub.w	r9, r9, #2
1a004444:	4463      	add	r3, ip
1a004446:	eba3 030a 	sub.w	r3, r3, sl
1a00444a:	b2a4      	uxth	r4, r4
1a00444c:	fbb3 f0fe 	udiv	r0, r3, lr
1a004450:	fb0e 3310 	mls	r3, lr, r0, r3
1a004454:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a004458:	fb00 f808 	mul.w	r8, r0, r8
1a00445c:	45a0      	cmp	r8, r4
1a00445e:	d908      	bls.n	1a004472 <__udivmoddi4+0x1de>
1a004460:	eb1c 0404 	adds.w	r4, ip, r4
1a004464:	f100 33ff 	add.w	r3, r0, #4294967295
1a004468:	d26b      	bcs.n	1a004542 <__udivmoddi4+0x2ae>
1a00446a:	45a0      	cmp	r8, r4
1a00446c:	d969      	bls.n	1a004542 <__udivmoddi4+0x2ae>
1a00446e:	3802      	subs	r0, #2
1a004470:	4464      	add	r4, ip
1a004472:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a004476:	eba4 0408 	sub.w	r4, r4, r8
1a00447a:	fba0 8902 	umull	r8, r9, r0, r2
1a00447e:	454c      	cmp	r4, r9
1a004480:	46c6      	mov	lr, r8
1a004482:	464b      	mov	r3, r9
1a004484:	d354      	bcc.n	1a004530 <__udivmoddi4+0x29c>
1a004486:	d051      	beq.n	1a00452c <__udivmoddi4+0x298>
1a004488:	2e00      	cmp	r6, #0
1a00448a:	d069      	beq.n	1a004560 <__udivmoddi4+0x2cc>
1a00448c:	ebb1 020e 	subs.w	r2, r1, lr
1a004490:	eb64 0403 	sbc.w	r4, r4, r3
1a004494:	fa04 f505 	lsl.w	r5, r4, r5
1a004498:	fa22 f307 	lsr.w	r3, r2, r7
1a00449c:	40fc      	lsrs	r4, r7
1a00449e:	431d      	orrs	r5, r3
1a0044a0:	e9c6 5400 	strd	r5, r4, [r6]
1a0044a4:	2700      	movs	r7, #0
1a0044a6:	e746      	b.n	1a004336 <__udivmoddi4+0xa2>
1a0044a8:	4637      	mov	r7, r6
1a0044aa:	4630      	mov	r0, r6
1a0044ac:	e743      	b.n	1a004336 <__udivmoddi4+0xa2>
1a0044ae:	4618      	mov	r0, r3
1a0044b0:	e737      	b.n	1a004322 <__udivmoddi4+0x8e>
1a0044b2:	4607      	mov	r7, r0
1a0044b4:	e71f      	b.n	1a0042f6 <__udivmoddi4+0x62>
1a0044b6:	f1c2 0320 	rsb	r3, r2, #32
1a0044ba:	fa20 f703 	lsr.w	r7, r0, r3
1a0044be:	4095      	lsls	r5, r2
1a0044c0:	fa01 f002 	lsl.w	r0, r1, r2
1a0044c4:	fa21 f303 	lsr.w	r3, r1, r3
1a0044c8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0044cc:	4338      	orrs	r0, r7
1a0044ce:	0c01      	lsrs	r1, r0, #16
1a0044d0:	fbb3 f7fe 	udiv	r7, r3, lr
1a0044d4:	fa1f f885 	uxth.w	r8, r5
1a0044d8:	fb0e 3317 	mls	r3, lr, r7, r3
1a0044dc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a0044e0:	fb07 f308 	mul.w	r3, r7, r8
1a0044e4:	428b      	cmp	r3, r1
1a0044e6:	fa04 f402 	lsl.w	r4, r4, r2
1a0044ea:	d907      	bls.n	1a0044fc <__udivmoddi4+0x268>
1a0044ec:	1869      	adds	r1, r5, r1
1a0044ee:	f107 3cff 	add.w	ip, r7, #4294967295
1a0044f2:	d228      	bcs.n	1a004546 <__udivmoddi4+0x2b2>
1a0044f4:	428b      	cmp	r3, r1
1a0044f6:	d926      	bls.n	1a004546 <__udivmoddi4+0x2b2>
1a0044f8:	3f02      	subs	r7, #2
1a0044fa:	4429      	add	r1, r5
1a0044fc:	1acb      	subs	r3, r1, r3
1a0044fe:	b281      	uxth	r1, r0
1a004500:	fbb3 f0fe 	udiv	r0, r3, lr
1a004504:	fb0e 3310 	mls	r3, lr, r0, r3
1a004508:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a00450c:	fb00 f308 	mul.w	r3, r0, r8
1a004510:	428b      	cmp	r3, r1
1a004512:	d907      	bls.n	1a004524 <__udivmoddi4+0x290>
1a004514:	1869      	adds	r1, r5, r1
1a004516:	f100 3cff 	add.w	ip, r0, #4294967295
1a00451a:	d210      	bcs.n	1a00453e <__udivmoddi4+0x2aa>
1a00451c:	428b      	cmp	r3, r1
1a00451e:	d90e      	bls.n	1a00453e <__udivmoddi4+0x2aa>
1a004520:	3802      	subs	r0, #2
1a004522:	4429      	add	r1, r5
1a004524:	1ac9      	subs	r1, r1, r3
1a004526:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a00452a:	e714      	b.n	1a004356 <__udivmoddi4+0xc2>
1a00452c:	4541      	cmp	r1, r8
1a00452e:	d2ab      	bcs.n	1a004488 <__udivmoddi4+0x1f4>
1a004530:	ebb8 0e02 	subs.w	lr, r8, r2
1a004534:	eb69 020c 	sbc.w	r2, r9, ip
1a004538:	3801      	subs	r0, #1
1a00453a:	4613      	mov	r3, r2
1a00453c:	e7a4      	b.n	1a004488 <__udivmoddi4+0x1f4>
1a00453e:	4660      	mov	r0, ip
1a004540:	e7f0      	b.n	1a004524 <__udivmoddi4+0x290>
1a004542:	4618      	mov	r0, r3
1a004544:	e795      	b.n	1a004472 <__udivmoddi4+0x1de>
1a004546:	4667      	mov	r7, ip
1a004548:	e7d8      	b.n	1a0044fc <__udivmoddi4+0x268>
1a00454a:	4681      	mov	r9, r0
1a00454c:	e77b      	b.n	1a004446 <__udivmoddi4+0x1b2>
1a00454e:	4638      	mov	r0, r7
1a004550:	e745      	b.n	1a0043de <__udivmoddi4+0x14a>
1a004552:	f1ac 0c02 	sub.w	ip, ip, #2
1a004556:	442b      	add	r3, r5
1a004558:	e710      	b.n	1a00437c <__udivmoddi4+0xe8>
1a00455a:	3802      	subs	r0, #2
1a00455c:	442c      	add	r4, r5
1a00455e:	e721      	b.n	1a0043a4 <__udivmoddi4+0x110>
1a004560:	4637      	mov	r7, r6
1a004562:	e6e8      	b.n	1a004336 <__udivmoddi4+0xa2>

1a004564 <__aeabi_idiv0>:
1a004564:	4770      	bx	lr
1a004566:	bf00      	nop

1a004568 <__sflush_r>:
1a004568:	898a      	ldrh	r2, [r1, #12]
1a00456a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00456e:	4605      	mov	r5, r0
1a004570:	0710      	lsls	r0, r2, #28
1a004572:	460c      	mov	r4, r1
1a004574:	d458      	bmi.n	1a004628 <__sflush_r+0xc0>
1a004576:	684b      	ldr	r3, [r1, #4]
1a004578:	2b00      	cmp	r3, #0
1a00457a:	dc05      	bgt.n	1a004588 <__sflush_r+0x20>
1a00457c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a00457e:	2b00      	cmp	r3, #0
1a004580:	dc02      	bgt.n	1a004588 <__sflush_r+0x20>
1a004582:	2000      	movs	r0, #0
1a004584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a004588:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a00458a:	2e00      	cmp	r6, #0
1a00458c:	d0f9      	beq.n	1a004582 <__sflush_r+0x1a>
1a00458e:	2300      	movs	r3, #0
1a004590:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a004594:	682f      	ldr	r7, [r5, #0]
1a004596:	602b      	str	r3, [r5, #0]
1a004598:	d032      	beq.n	1a004600 <__sflush_r+0x98>
1a00459a:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a00459c:	89a3      	ldrh	r3, [r4, #12]
1a00459e:	075a      	lsls	r2, r3, #29
1a0045a0:	d505      	bpl.n	1a0045ae <__sflush_r+0x46>
1a0045a2:	6863      	ldr	r3, [r4, #4]
1a0045a4:	1ac0      	subs	r0, r0, r3
1a0045a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a0045a8:	b10b      	cbz	r3, 1a0045ae <__sflush_r+0x46>
1a0045aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a0045ac:	1ac0      	subs	r0, r0, r3
1a0045ae:	2300      	movs	r3, #0
1a0045b0:	4602      	mov	r2, r0
1a0045b2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a0045b4:	6a21      	ldr	r1, [r4, #32]
1a0045b6:	4628      	mov	r0, r5
1a0045b8:	47b0      	blx	r6
1a0045ba:	1c43      	adds	r3, r0, #1
1a0045bc:	89a3      	ldrh	r3, [r4, #12]
1a0045be:	d106      	bne.n	1a0045ce <__sflush_r+0x66>
1a0045c0:	6829      	ldr	r1, [r5, #0]
1a0045c2:	291d      	cmp	r1, #29
1a0045c4:	d849      	bhi.n	1a00465a <__sflush_r+0xf2>
1a0045c6:	4a2a      	ldr	r2, [pc, #168]	; (1a004670 <__sflush_r+0x108>)
1a0045c8:	40ca      	lsrs	r2, r1
1a0045ca:	07d6      	lsls	r6, r2, #31
1a0045cc:	d545      	bpl.n	1a00465a <__sflush_r+0xf2>
1a0045ce:	2200      	movs	r2, #0
1a0045d0:	6062      	str	r2, [r4, #4]
1a0045d2:	04d9      	lsls	r1, r3, #19
1a0045d4:	6922      	ldr	r2, [r4, #16]
1a0045d6:	6022      	str	r2, [r4, #0]
1a0045d8:	d504      	bpl.n	1a0045e4 <__sflush_r+0x7c>
1a0045da:	1c42      	adds	r2, r0, #1
1a0045dc:	d101      	bne.n	1a0045e2 <__sflush_r+0x7a>
1a0045de:	682b      	ldr	r3, [r5, #0]
1a0045e0:	b903      	cbnz	r3, 1a0045e4 <__sflush_r+0x7c>
1a0045e2:	6560      	str	r0, [r4, #84]	; 0x54
1a0045e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a0045e6:	602f      	str	r7, [r5, #0]
1a0045e8:	2900      	cmp	r1, #0
1a0045ea:	d0ca      	beq.n	1a004582 <__sflush_r+0x1a>
1a0045ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a0045f0:	4299      	cmp	r1, r3
1a0045f2:	d002      	beq.n	1a0045fa <__sflush_r+0x92>
1a0045f4:	4628      	mov	r0, r5
1a0045f6:	f000 f9ab 	bl	1a004950 <_free_r>
1a0045fa:	2000      	movs	r0, #0
1a0045fc:	6360      	str	r0, [r4, #52]	; 0x34
1a0045fe:	e7c1      	b.n	1a004584 <__sflush_r+0x1c>
1a004600:	6a21      	ldr	r1, [r4, #32]
1a004602:	2301      	movs	r3, #1
1a004604:	4628      	mov	r0, r5
1a004606:	47b0      	blx	r6
1a004608:	1c41      	adds	r1, r0, #1
1a00460a:	d1c7      	bne.n	1a00459c <__sflush_r+0x34>
1a00460c:	682b      	ldr	r3, [r5, #0]
1a00460e:	2b00      	cmp	r3, #0
1a004610:	d0c4      	beq.n	1a00459c <__sflush_r+0x34>
1a004612:	2b1d      	cmp	r3, #29
1a004614:	d001      	beq.n	1a00461a <__sflush_r+0xb2>
1a004616:	2b16      	cmp	r3, #22
1a004618:	d101      	bne.n	1a00461e <__sflush_r+0xb6>
1a00461a:	602f      	str	r7, [r5, #0]
1a00461c:	e7b1      	b.n	1a004582 <__sflush_r+0x1a>
1a00461e:	89a3      	ldrh	r3, [r4, #12]
1a004620:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a004624:	81a3      	strh	r3, [r4, #12]
1a004626:	e7ad      	b.n	1a004584 <__sflush_r+0x1c>
1a004628:	690f      	ldr	r7, [r1, #16]
1a00462a:	2f00      	cmp	r7, #0
1a00462c:	d0a9      	beq.n	1a004582 <__sflush_r+0x1a>
1a00462e:	0793      	lsls	r3, r2, #30
1a004630:	680e      	ldr	r6, [r1, #0]
1a004632:	bf08      	it	eq
1a004634:	694b      	ldreq	r3, [r1, #20]
1a004636:	600f      	str	r7, [r1, #0]
1a004638:	bf18      	it	ne
1a00463a:	2300      	movne	r3, #0
1a00463c:	eba6 0807 	sub.w	r8, r6, r7
1a004640:	608b      	str	r3, [r1, #8]
1a004642:	f1b8 0f00 	cmp.w	r8, #0
1a004646:	dd9c      	ble.n	1a004582 <__sflush_r+0x1a>
1a004648:	4643      	mov	r3, r8
1a00464a:	463a      	mov	r2, r7
1a00464c:	6a21      	ldr	r1, [r4, #32]
1a00464e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a004650:	4628      	mov	r0, r5
1a004652:	47b0      	blx	r6
1a004654:	2800      	cmp	r0, #0
1a004656:	dc06      	bgt.n	1a004666 <__sflush_r+0xfe>
1a004658:	89a3      	ldrh	r3, [r4, #12]
1a00465a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00465e:	81a3      	strh	r3, [r4, #12]
1a004660:	f04f 30ff 	mov.w	r0, #4294967295
1a004664:	e78e      	b.n	1a004584 <__sflush_r+0x1c>
1a004666:	4407      	add	r7, r0
1a004668:	eba8 0800 	sub.w	r8, r8, r0
1a00466c:	e7e9      	b.n	1a004642 <__sflush_r+0xda>
1a00466e:	bf00      	nop
1a004670:	20400001 	.word	0x20400001

1a004674 <_fflush_r>:
1a004674:	b538      	push	{r3, r4, r5, lr}
1a004676:	690b      	ldr	r3, [r1, #16]
1a004678:	4605      	mov	r5, r0
1a00467a:	460c      	mov	r4, r1
1a00467c:	b913      	cbnz	r3, 1a004684 <_fflush_r+0x10>
1a00467e:	2500      	movs	r5, #0
1a004680:	4628      	mov	r0, r5
1a004682:	bd38      	pop	{r3, r4, r5, pc}
1a004684:	b118      	cbz	r0, 1a00468e <_fflush_r+0x1a>
1a004686:	6983      	ldr	r3, [r0, #24]
1a004688:	b90b      	cbnz	r3, 1a00468e <_fflush_r+0x1a>
1a00468a:	f000 f887 	bl	1a00479c <__sinit>
1a00468e:	4b14      	ldr	r3, [pc, #80]	; (1a0046e0 <_fflush_r+0x6c>)
1a004690:	429c      	cmp	r4, r3
1a004692:	d11b      	bne.n	1a0046cc <_fflush_r+0x58>
1a004694:	686c      	ldr	r4, [r5, #4]
1a004696:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00469a:	2b00      	cmp	r3, #0
1a00469c:	d0ef      	beq.n	1a00467e <_fflush_r+0xa>
1a00469e:	6e62      	ldr	r2, [r4, #100]	; 0x64
1a0046a0:	07d0      	lsls	r0, r2, #31
1a0046a2:	d404      	bmi.n	1a0046ae <_fflush_r+0x3a>
1a0046a4:	0599      	lsls	r1, r3, #22
1a0046a6:	d402      	bmi.n	1a0046ae <_fflush_r+0x3a>
1a0046a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a0046aa:	f000 f938 	bl	1a00491e <__retarget_lock_acquire_recursive>
1a0046ae:	4628      	mov	r0, r5
1a0046b0:	4621      	mov	r1, r4
1a0046b2:	f7ff ff59 	bl	1a004568 <__sflush_r>
1a0046b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a0046b8:	07da      	lsls	r2, r3, #31
1a0046ba:	4605      	mov	r5, r0
1a0046bc:	d4e0      	bmi.n	1a004680 <_fflush_r+0xc>
1a0046be:	89a3      	ldrh	r3, [r4, #12]
1a0046c0:	059b      	lsls	r3, r3, #22
1a0046c2:	d4dd      	bmi.n	1a004680 <_fflush_r+0xc>
1a0046c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a0046c6:	f000 f92b 	bl	1a004920 <__retarget_lock_release_recursive>
1a0046ca:	e7d9      	b.n	1a004680 <_fflush_r+0xc>
1a0046cc:	4b05      	ldr	r3, [pc, #20]	; (1a0046e4 <_fflush_r+0x70>)
1a0046ce:	429c      	cmp	r4, r3
1a0046d0:	d101      	bne.n	1a0046d6 <_fflush_r+0x62>
1a0046d2:	68ac      	ldr	r4, [r5, #8]
1a0046d4:	e7df      	b.n	1a004696 <_fflush_r+0x22>
1a0046d6:	4b04      	ldr	r3, [pc, #16]	; (1a0046e8 <_fflush_r+0x74>)
1a0046d8:	429c      	cmp	r4, r3
1a0046da:	bf08      	it	eq
1a0046dc:	68ec      	ldreq	r4, [r5, #12]
1a0046de:	e7da      	b.n	1a004696 <_fflush_r+0x22>
1a0046e0:	1a005aa8 	.word	0x1a005aa8
1a0046e4:	1a005ac8 	.word	0x1a005ac8
1a0046e8:	1a005a88 	.word	0x1a005a88

1a0046ec <std>:
1a0046ec:	2300      	movs	r3, #0
1a0046ee:	b510      	push	{r4, lr}
1a0046f0:	4604      	mov	r4, r0
1a0046f2:	e9c0 3300 	strd	r3, r3, [r0]
1a0046f6:	6083      	str	r3, [r0, #8]
1a0046f8:	8181      	strh	r1, [r0, #12]
1a0046fa:	6643      	str	r3, [r0, #100]	; 0x64
1a0046fc:	81c2      	strh	r2, [r0, #14]
1a0046fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a004702:	6183      	str	r3, [r0, #24]
1a004704:	4619      	mov	r1, r3
1a004706:	2208      	movs	r2, #8
1a004708:	305c      	adds	r0, #92	; 0x5c
1a00470a:	f000 f918 	bl	1a00493e <memset>
1a00470e:	4b05      	ldr	r3, [pc, #20]	; (1a004724 <std+0x38>)
1a004710:	6263      	str	r3, [r4, #36]	; 0x24
1a004712:	4b05      	ldr	r3, [pc, #20]	; (1a004728 <std+0x3c>)
1a004714:	62a3      	str	r3, [r4, #40]	; 0x28
1a004716:	4b05      	ldr	r3, [pc, #20]	; (1a00472c <std+0x40>)
1a004718:	62e3      	str	r3, [r4, #44]	; 0x2c
1a00471a:	4b05      	ldr	r3, [pc, #20]	; (1a004730 <std+0x44>)
1a00471c:	6224      	str	r4, [r4, #32]
1a00471e:	6323      	str	r3, [r4, #48]	; 0x30
1a004720:	bd10      	pop	{r4, pc}
1a004722:	bf00      	nop
1a004724:	1a005175 	.word	0x1a005175
1a004728:	1a005197 	.word	0x1a005197
1a00472c:	1a0051cf 	.word	0x1a0051cf
1a004730:	1a0051f3 	.word	0x1a0051f3

1a004734 <_cleanup_r>:
1a004734:	4901      	ldr	r1, [pc, #4]	; (1a00473c <_cleanup_r+0x8>)
1a004736:	f000 b8af 	b.w	1a004898 <_fwalk_reent>
1a00473a:	bf00      	nop
1a00473c:	1a004675 	.word	0x1a004675

1a004740 <__sfmoreglue>:
1a004740:	b570      	push	{r4, r5, r6, lr}
1a004742:	1e4a      	subs	r2, r1, #1
1a004744:	2568      	movs	r5, #104	; 0x68
1a004746:	4355      	muls	r5, r2
1a004748:	460e      	mov	r6, r1
1a00474a:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a00474e:	f000 f94d 	bl	1a0049ec <_malloc_r>
1a004752:	4604      	mov	r4, r0
1a004754:	b140      	cbz	r0, 1a004768 <__sfmoreglue+0x28>
1a004756:	2100      	movs	r1, #0
1a004758:	e9c0 1600 	strd	r1, r6, [r0]
1a00475c:	300c      	adds	r0, #12
1a00475e:	60a0      	str	r0, [r4, #8]
1a004760:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a004764:	f000 f8eb 	bl	1a00493e <memset>
1a004768:	4620      	mov	r0, r4
1a00476a:	bd70      	pop	{r4, r5, r6, pc}

1a00476c <__sfp_lock_acquire>:
1a00476c:	4801      	ldr	r0, [pc, #4]	; (1a004774 <__sfp_lock_acquire+0x8>)
1a00476e:	f000 b8d6 	b.w	1a00491e <__retarget_lock_acquire_recursive>
1a004772:	bf00      	nop
1a004774:	10002bf0 	.word	0x10002bf0

1a004778 <__sfp_lock_release>:
1a004778:	4801      	ldr	r0, [pc, #4]	; (1a004780 <__sfp_lock_release+0x8>)
1a00477a:	f000 b8d1 	b.w	1a004920 <__retarget_lock_release_recursive>
1a00477e:	bf00      	nop
1a004780:	10002bf0 	.word	0x10002bf0

1a004784 <__sinit_lock_acquire>:
1a004784:	4801      	ldr	r0, [pc, #4]	; (1a00478c <__sinit_lock_acquire+0x8>)
1a004786:	f000 b8ca 	b.w	1a00491e <__retarget_lock_acquire_recursive>
1a00478a:	bf00      	nop
1a00478c:	10002beb 	.word	0x10002beb

1a004790 <__sinit_lock_release>:
1a004790:	4801      	ldr	r0, [pc, #4]	; (1a004798 <__sinit_lock_release+0x8>)
1a004792:	f000 b8c5 	b.w	1a004920 <__retarget_lock_release_recursive>
1a004796:	bf00      	nop
1a004798:	10002beb 	.word	0x10002beb

1a00479c <__sinit>:
1a00479c:	b510      	push	{r4, lr}
1a00479e:	4604      	mov	r4, r0
1a0047a0:	f7ff fff0 	bl	1a004784 <__sinit_lock_acquire>
1a0047a4:	69a3      	ldr	r3, [r4, #24]
1a0047a6:	b11b      	cbz	r3, 1a0047b0 <__sinit+0x14>
1a0047a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a0047ac:	f7ff bff0 	b.w	1a004790 <__sinit_lock_release>
1a0047b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
1a0047b4:	6523      	str	r3, [r4, #80]	; 0x50
1a0047b6:	4b13      	ldr	r3, [pc, #76]	; (1a004804 <__sinit+0x68>)
1a0047b8:	4a13      	ldr	r2, [pc, #76]	; (1a004808 <__sinit+0x6c>)
1a0047ba:	681b      	ldr	r3, [r3, #0]
1a0047bc:	62a2      	str	r2, [r4, #40]	; 0x28
1a0047be:	42a3      	cmp	r3, r4
1a0047c0:	bf04      	itt	eq
1a0047c2:	2301      	moveq	r3, #1
1a0047c4:	61a3      	streq	r3, [r4, #24]
1a0047c6:	4620      	mov	r0, r4
1a0047c8:	f000 f820 	bl	1a00480c <__sfp>
1a0047cc:	6060      	str	r0, [r4, #4]
1a0047ce:	4620      	mov	r0, r4
1a0047d0:	f000 f81c 	bl	1a00480c <__sfp>
1a0047d4:	60a0      	str	r0, [r4, #8]
1a0047d6:	4620      	mov	r0, r4
1a0047d8:	f000 f818 	bl	1a00480c <__sfp>
1a0047dc:	2200      	movs	r2, #0
1a0047de:	60e0      	str	r0, [r4, #12]
1a0047e0:	2104      	movs	r1, #4
1a0047e2:	6860      	ldr	r0, [r4, #4]
1a0047e4:	f7ff ff82 	bl	1a0046ec <std>
1a0047e8:	2201      	movs	r2, #1
1a0047ea:	2109      	movs	r1, #9
1a0047ec:	68a0      	ldr	r0, [r4, #8]
1a0047ee:	f7ff ff7d 	bl	1a0046ec <std>
1a0047f2:	2202      	movs	r2, #2
1a0047f4:	2112      	movs	r1, #18
1a0047f6:	68e0      	ldr	r0, [r4, #12]
1a0047f8:	f7ff ff78 	bl	1a0046ec <std>
1a0047fc:	2301      	movs	r3, #1
1a0047fe:	61a3      	str	r3, [r4, #24]
1a004800:	e7d2      	b.n	1a0047a8 <__sinit+0xc>
1a004802:	bf00      	nop
1a004804:	1a005ae8 	.word	0x1a005ae8
1a004808:	1a004735 	.word	0x1a004735

1a00480c <__sfp>:
1a00480c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a00480e:	4607      	mov	r7, r0
1a004810:	f7ff ffac 	bl	1a00476c <__sfp_lock_acquire>
1a004814:	4b1e      	ldr	r3, [pc, #120]	; (1a004890 <__sfp+0x84>)
1a004816:	681e      	ldr	r6, [r3, #0]
1a004818:	69b3      	ldr	r3, [r6, #24]
1a00481a:	b913      	cbnz	r3, 1a004822 <__sfp+0x16>
1a00481c:	4630      	mov	r0, r6
1a00481e:	f7ff ffbd 	bl	1a00479c <__sinit>
1a004822:	3648      	adds	r6, #72	; 0x48
1a004824:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a004828:	3b01      	subs	r3, #1
1a00482a:	d503      	bpl.n	1a004834 <__sfp+0x28>
1a00482c:	6833      	ldr	r3, [r6, #0]
1a00482e:	b30b      	cbz	r3, 1a004874 <__sfp+0x68>
1a004830:	6836      	ldr	r6, [r6, #0]
1a004832:	e7f7      	b.n	1a004824 <__sfp+0x18>
1a004834:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a004838:	b9d5      	cbnz	r5, 1a004870 <__sfp+0x64>
1a00483a:	4b16      	ldr	r3, [pc, #88]	; (1a004894 <__sfp+0x88>)
1a00483c:	60e3      	str	r3, [r4, #12]
1a00483e:	f104 0058 	add.w	r0, r4, #88	; 0x58
1a004842:	6665      	str	r5, [r4, #100]	; 0x64
1a004844:	f000 f86a 	bl	1a00491c <__retarget_lock_init_recursive>
1a004848:	f7ff ff96 	bl	1a004778 <__sfp_lock_release>
1a00484c:	6025      	str	r5, [r4, #0]
1a00484e:	e9c4 5501 	strd	r5, r5, [r4, #4]
1a004852:	e9c4 5504 	strd	r5, r5, [r4, #16]
1a004856:	61a5      	str	r5, [r4, #24]
1a004858:	2208      	movs	r2, #8
1a00485a:	4629      	mov	r1, r5
1a00485c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a004860:	f000 f86d 	bl	1a00493e <memset>
1a004864:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a004868:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a00486c:	4620      	mov	r0, r4
1a00486e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004870:	3468      	adds	r4, #104	; 0x68
1a004872:	e7d9      	b.n	1a004828 <__sfp+0x1c>
1a004874:	2104      	movs	r1, #4
1a004876:	4638      	mov	r0, r7
1a004878:	f7ff ff62 	bl	1a004740 <__sfmoreglue>
1a00487c:	4604      	mov	r4, r0
1a00487e:	6030      	str	r0, [r6, #0]
1a004880:	2800      	cmp	r0, #0
1a004882:	d1d5      	bne.n	1a004830 <__sfp+0x24>
1a004884:	f7ff ff78 	bl	1a004778 <__sfp_lock_release>
1a004888:	230c      	movs	r3, #12
1a00488a:	603b      	str	r3, [r7, #0]
1a00488c:	e7ee      	b.n	1a00486c <__sfp+0x60>
1a00488e:	bf00      	nop
1a004890:	1a005ae8 	.word	0x1a005ae8
1a004894:	ffff0001 	.word	0xffff0001

1a004898 <_fwalk_reent>:
1a004898:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a00489c:	4680      	mov	r8, r0
1a00489e:	4689      	mov	r9, r1
1a0048a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a0048a4:	2600      	movs	r6, #0
1a0048a6:	b914      	cbnz	r4, 1a0048ae <_fwalk_reent+0x16>
1a0048a8:	4630      	mov	r0, r6
1a0048aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a0048ae:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a0048b2:	3f01      	subs	r7, #1
1a0048b4:	d501      	bpl.n	1a0048ba <_fwalk_reent+0x22>
1a0048b6:	6824      	ldr	r4, [r4, #0]
1a0048b8:	e7f5      	b.n	1a0048a6 <_fwalk_reent+0xe>
1a0048ba:	89ab      	ldrh	r3, [r5, #12]
1a0048bc:	2b01      	cmp	r3, #1
1a0048be:	d907      	bls.n	1a0048d0 <_fwalk_reent+0x38>
1a0048c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a0048c4:	3301      	adds	r3, #1
1a0048c6:	d003      	beq.n	1a0048d0 <_fwalk_reent+0x38>
1a0048c8:	4629      	mov	r1, r5
1a0048ca:	4640      	mov	r0, r8
1a0048cc:	47c8      	blx	r9
1a0048ce:	4306      	orrs	r6, r0
1a0048d0:	3568      	adds	r5, #104	; 0x68
1a0048d2:	e7ee      	b.n	1a0048b2 <_fwalk_reent+0x1a>

1a0048d4 <__libc_init_array>:
1a0048d4:	b570      	push	{r4, r5, r6, lr}
1a0048d6:	4d0d      	ldr	r5, [pc, #52]	; (1a00490c <__libc_init_array+0x38>)
1a0048d8:	4c0d      	ldr	r4, [pc, #52]	; (1a004910 <__libc_init_array+0x3c>)
1a0048da:	1b64      	subs	r4, r4, r5
1a0048dc:	10a4      	asrs	r4, r4, #2
1a0048de:	2600      	movs	r6, #0
1a0048e0:	42a6      	cmp	r6, r4
1a0048e2:	d109      	bne.n	1a0048f8 <__libc_init_array+0x24>
1a0048e4:	4d0b      	ldr	r5, [pc, #44]	; (1a004914 <__libc_init_array+0x40>)
1a0048e6:	4c0c      	ldr	r4, [pc, #48]	; (1a004918 <__libc_init_array+0x44>)
1a0048e8:	f7fb ff31 	bl	1a00074e <_init>
1a0048ec:	1b64      	subs	r4, r4, r5
1a0048ee:	10a4      	asrs	r4, r4, #2
1a0048f0:	2600      	movs	r6, #0
1a0048f2:	42a6      	cmp	r6, r4
1a0048f4:	d105      	bne.n	1a004902 <__libc_init_array+0x2e>
1a0048f6:	bd70      	pop	{r4, r5, r6, pc}
1a0048f8:	f855 3b04 	ldr.w	r3, [r5], #4
1a0048fc:	4798      	blx	r3
1a0048fe:	3601      	adds	r6, #1
1a004900:	e7ee      	b.n	1a0048e0 <__libc_init_array+0xc>
1a004902:	f855 3b04 	ldr.w	r3, [r5], #4
1a004906:	4798      	blx	r3
1a004908:	3601      	adds	r6, #1
1a00490a:	e7f2      	b.n	1a0048f2 <__libc_init_array+0x1e>
1a00490c:	1a005b20 	.word	0x1a005b20
1a004910:	1a005b20 	.word	0x1a005b20
1a004914:	1a005b20 	.word	0x1a005b20
1a004918:	1a005b24 	.word	0x1a005b24

1a00491c <__retarget_lock_init_recursive>:
1a00491c:	4770      	bx	lr

1a00491e <__retarget_lock_acquire_recursive>:
1a00491e:	4770      	bx	lr

1a004920 <__retarget_lock_release_recursive>:
1a004920:	4770      	bx	lr

1a004922 <memcpy>:
1a004922:	440a      	add	r2, r1
1a004924:	4291      	cmp	r1, r2
1a004926:	f100 33ff 	add.w	r3, r0, #4294967295
1a00492a:	d100      	bne.n	1a00492e <memcpy+0xc>
1a00492c:	4770      	bx	lr
1a00492e:	b510      	push	{r4, lr}
1a004930:	f811 4b01 	ldrb.w	r4, [r1], #1
1a004934:	f803 4f01 	strb.w	r4, [r3, #1]!
1a004938:	4291      	cmp	r1, r2
1a00493a:	d1f9      	bne.n	1a004930 <memcpy+0xe>
1a00493c:	bd10      	pop	{r4, pc}

1a00493e <memset>:
1a00493e:	4402      	add	r2, r0
1a004940:	4603      	mov	r3, r0
1a004942:	4293      	cmp	r3, r2
1a004944:	d100      	bne.n	1a004948 <memset+0xa>
1a004946:	4770      	bx	lr
1a004948:	f803 1b01 	strb.w	r1, [r3], #1
1a00494c:	e7f9      	b.n	1a004942 <memset+0x4>
1a00494e:	Address 0x1a00494e is out of bounds.


1a004950 <_free_r>:
1a004950:	b538      	push	{r3, r4, r5, lr}
1a004952:	4605      	mov	r5, r0
1a004954:	2900      	cmp	r1, #0
1a004956:	d045      	beq.n	1a0049e4 <_free_r+0x94>
1a004958:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a00495c:	1f0c      	subs	r4, r1, #4
1a00495e:	2b00      	cmp	r3, #0
1a004960:	bfb8      	it	lt
1a004962:	18e4      	addlt	r4, r4, r3
1a004964:	f000 fdc4 	bl	1a0054f0 <__malloc_lock>
1a004968:	4a1f      	ldr	r2, [pc, #124]	; (1a0049e8 <_free_r+0x98>)
1a00496a:	6813      	ldr	r3, [r2, #0]
1a00496c:	4610      	mov	r0, r2
1a00496e:	b933      	cbnz	r3, 1a00497e <_free_r+0x2e>
1a004970:	6063      	str	r3, [r4, #4]
1a004972:	6014      	str	r4, [r2, #0]
1a004974:	4628      	mov	r0, r5
1a004976:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a00497a:	f000 bdbf 	b.w	1a0054fc <__malloc_unlock>
1a00497e:	42a3      	cmp	r3, r4
1a004980:	d90c      	bls.n	1a00499c <_free_r+0x4c>
1a004982:	6821      	ldr	r1, [r4, #0]
1a004984:	1862      	adds	r2, r4, r1
1a004986:	4293      	cmp	r3, r2
1a004988:	bf04      	itt	eq
1a00498a:	681a      	ldreq	r2, [r3, #0]
1a00498c:	685b      	ldreq	r3, [r3, #4]
1a00498e:	6063      	str	r3, [r4, #4]
1a004990:	bf04      	itt	eq
1a004992:	1852      	addeq	r2, r2, r1
1a004994:	6022      	streq	r2, [r4, #0]
1a004996:	6004      	str	r4, [r0, #0]
1a004998:	e7ec      	b.n	1a004974 <_free_r+0x24>
1a00499a:	4613      	mov	r3, r2
1a00499c:	685a      	ldr	r2, [r3, #4]
1a00499e:	b10a      	cbz	r2, 1a0049a4 <_free_r+0x54>
1a0049a0:	42a2      	cmp	r2, r4
1a0049a2:	d9fa      	bls.n	1a00499a <_free_r+0x4a>
1a0049a4:	6819      	ldr	r1, [r3, #0]
1a0049a6:	1858      	adds	r0, r3, r1
1a0049a8:	42a0      	cmp	r0, r4
1a0049aa:	d10b      	bne.n	1a0049c4 <_free_r+0x74>
1a0049ac:	6820      	ldr	r0, [r4, #0]
1a0049ae:	4401      	add	r1, r0
1a0049b0:	1858      	adds	r0, r3, r1
1a0049b2:	4282      	cmp	r2, r0
1a0049b4:	6019      	str	r1, [r3, #0]
1a0049b6:	d1dd      	bne.n	1a004974 <_free_r+0x24>
1a0049b8:	6810      	ldr	r0, [r2, #0]
1a0049ba:	6852      	ldr	r2, [r2, #4]
1a0049bc:	605a      	str	r2, [r3, #4]
1a0049be:	4401      	add	r1, r0
1a0049c0:	6019      	str	r1, [r3, #0]
1a0049c2:	e7d7      	b.n	1a004974 <_free_r+0x24>
1a0049c4:	d902      	bls.n	1a0049cc <_free_r+0x7c>
1a0049c6:	230c      	movs	r3, #12
1a0049c8:	602b      	str	r3, [r5, #0]
1a0049ca:	e7d3      	b.n	1a004974 <_free_r+0x24>
1a0049cc:	6820      	ldr	r0, [r4, #0]
1a0049ce:	1821      	adds	r1, r4, r0
1a0049d0:	428a      	cmp	r2, r1
1a0049d2:	bf04      	itt	eq
1a0049d4:	6811      	ldreq	r1, [r2, #0]
1a0049d6:	6852      	ldreq	r2, [r2, #4]
1a0049d8:	6062      	str	r2, [r4, #4]
1a0049da:	bf04      	itt	eq
1a0049dc:	1809      	addeq	r1, r1, r0
1a0049de:	6021      	streq	r1, [r4, #0]
1a0049e0:	605c      	str	r4, [r3, #4]
1a0049e2:	e7c7      	b.n	1a004974 <_free_r+0x24>
1a0049e4:	bd38      	pop	{r3, r4, r5, pc}
1a0049e6:	bf00      	nop
1a0049e8:	10002b98 	.word	0x10002b98

1a0049ec <_malloc_r>:
1a0049ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0049ee:	1ccd      	adds	r5, r1, #3
1a0049f0:	f025 0503 	bic.w	r5, r5, #3
1a0049f4:	3508      	adds	r5, #8
1a0049f6:	2d0c      	cmp	r5, #12
1a0049f8:	bf38      	it	cc
1a0049fa:	250c      	movcc	r5, #12
1a0049fc:	2d00      	cmp	r5, #0
1a0049fe:	4606      	mov	r6, r0
1a004a00:	db01      	blt.n	1a004a06 <_malloc_r+0x1a>
1a004a02:	42a9      	cmp	r1, r5
1a004a04:	d903      	bls.n	1a004a0e <_malloc_r+0x22>
1a004a06:	230c      	movs	r3, #12
1a004a08:	6033      	str	r3, [r6, #0]
1a004a0a:	2000      	movs	r0, #0
1a004a0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004a0e:	f000 fd6f 	bl	1a0054f0 <__malloc_lock>
1a004a12:	4921      	ldr	r1, [pc, #132]	; (1a004a98 <_malloc_r+0xac>)
1a004a14:	680a      	ldr	r2, [r1, #0]
1a004a16:	4614      	mov	r4, r2
1a004a18:	b99c      	cbnz	r4, 1a004a42 <_malloc_r+0x56>
1a004a1a:	4f20      	ldr	r7, [pc, #128]	; (1a004a9c <_malloc_r+0xb0>)
1a004a1c:	683b      	ldr	r3, [r7, #0]
1a004a1e:	b923      	cbnz	r3, 1a004a2a <_malloc_r+0x3e>
1a004a20:	4621      	mov	r1, r4
1a004a22:	4630      	mov	r0, r6
1a004a24:	f7fb fee8 	bl	1a0007f8 <_sbrk_r>
1a004a28:	6038      	str	r0, [r7, #0]
1a004a2a:	4629      	mov	r1, r5
1a004a2c:	4630      	mov	r0, r6
1a004a2e:	f7fb fee3 	bl	1a0007f8 <_sbrk_r>
1a004a32:	1c43      	adds	r3, r0, #1
1a004a34:	d123      	bne.n	1a004a7e <_malloc_r+0x92>
1a004a36:	230c      	movs	r3, #12
1a004a38:	6033      	str	r3, [r6, #0]
1a004a3a:	4630      	mov	r0, r6
1a004a3c:	f000 fd5e 	bl	1a0054fc <__malloc_unlock>
1a004a40:	e7e3      	b.n	1a004a0a <_malloc_r+0x1e>
1a004a42:	6823      	ldr	r3, [r4, #0]
1a004a44:	1b5b      	subs	r3, r3, r5
1a004a46:	d417      	bmi.n	1a004a78 <_malloc_r+0x8c>
1a004a48:	2b0b      	cmp	r3, #11
1a004a4a:	d903      	bls.n	1a004a54 <_malloc_r+0x68>
1a004a4c:	6023      	str	r3, [r4, #0]
1a004a4e:	441c      	add	r4, r3
1a004a50:	6025      	str	r5, [r4, #0]
1a004a52:	e004      	b.n	1a004a5e <_malloc_r+0x72>
1a004a54:	6863      	ldr	r3, [r4, #4]
1a004a56:	42a2      	cmp	r2, r4
1a004a58:	bf0c      	ite	eq
1a004a5a:	600b      	streq	r3, [r1, #0]
1a004a5c:	6053      	strne	r3, [r2, #4]
1a004a5e:	4630      	mov	r0, r6
1a004a60:	f000 fd4c 	bl	1a0054fc <__malloc_unlock>
1a004a64:	f104 000b 	add.w	r0, r4, #11
1a004a68:	1d23      	adds	r3, r4, #4
1a004a6a:	f020 0007 	bic.w	r0, r0, #7
1a004a6e:	1ac2      	subs	r2, r0, r3
1a004a70:	d0cc      	beq.n	1a004a0c <_malloc_r+0x20>
1a004a72:	1a1b      	subs	r3, r3, r0
1a004a74:	50a3      	str	r3, [r4, r2]
1a004a76:	e7c9      	b.n	1a004a0c <_malloc_r+0x20>
1a004a78:	4622      	mov	r2, r4
1a004a7a:	6864      	ldr	r4, [r4, #4]
1a004a7c:	e7cc      	b.n	1a004a18 <_malloc_r+0x2c>
1a004a7e:	1cc4      	adds	r4, r0, #3
1a004a80:	f024 0403 	bic.w	r4, r4, #3
1a004a84:	42a0      	cmp	r0, r4
1a004a86:	d0e3      	beq.n	1a004a50 <_malloc_r+0x64>
1a004a88:	1a21      	subs	r1, r4, r0
1a004a8a:	4630      	mov	r0, r6
1a004a8c:	f7fb feb4 	bl	1a0007f8 <_sbrk_r>
1a004a90:	3001      	adds	r0, #1
1a004a92:	d1dd      	bne.n	1a004a50 <_malloc_r+0x64>
1a004a94:	e7cf      	b.n	1a004a36 <_malloc_r+0x4a>
1a004a96:	bf00      	nop
1a004a98:	10002b98 	.word	0x10002b98
1a004a9c:	10002b9c 	.word	0x10002b9c

1a004aa0 <__sfputc_r>:
1a004aa0:	6893      	ldr	r3, [r2, #8]
1a004aa2:	3b01      	subs	r3, #1
1a004aa4:	2b00      	cmp	r3, #0
1a004aa6:	b410      	push	{r4}
1a004aa8:	6093      	str	r3, [r2, #8]
1a004aaa:	da08      	bge.n	1a004abe <__sfputc_r+0x1e>
1a004aac:	6994      	ldr	r4, [r2, #24]
1a004aae:	42a3      	cmp	r3, r4
1a004ab0:	db01      	blt.n	1a004ab6 <__sfputc_r+0x16>
1a004ab2:	290a      	cmp	r1, #10
1a004ab4:	d103      	bne.n	1a004abe <__sfputc_r+0x1e>
1a004ab6:	f85d 4b04 	ldr.w	r4, [sp], #4
1a004aba:	f000 bb9f 	b.w	1a0051fc <__swbuf_r>
1a004abe:	6813      	ldr	r3, [r2, #0]
1a004ac0:	1c58      	adds	r0, r3, #1
1a004ac2:	6010      	str	r0, [r2, #0]
1a004ac4:	7019      	strb	r1, [r3, #0]
1a004ac6:	4608      	mov	r0, r1
1a004ac8:	f85d 4b04 	ldr.w	r4, [sp], #4
1a004acc:	4770      	bx	lr

1a004ace <__sfputs_r>:
1a004ace:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004ad0:	4606      	mov	r6, r0
1a004ad2:	460f      	mov	r7, r1
1a004ad4:	4614      	mov	r4, r2
1a004ad6:	18d5      	adds	r5, r2, r3
1a004ad8:	42ac      	cmp	r4, r5
1a004ada:	d101      	bne.n	1a004ae0 <__sfputs_r+0x12>
1a004adc:	2000      	movs	r0, #0
1a004ade:	e007      	b.n	1a004af0 <__sfputs_r+0x22>
1a004ae0:	463a      	mov	r2, r7
1a004ae2:	f814 1b01 	ldrb.w	r1, [r4], #1
1a004ae6:	4630      	mov	r0, r6
1a004ae8:	f7ff ffda 	bl	1a004aa0 <__sfputc_r>
1a004aec:	1c43      	adds	r3, r0, #1
1a004aee:	d1f3      	bne.n	1a004ad8 <__sfputs_r+0xa>
1a004af0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004af2:	Address 0x1a004af2 is out of bounds.


1a004af4 <_vfiprintf_r>:
1a004af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a004af8:	460d      	mov	r5, r1
1a004afa:	b09d      	sub	sp, #116	; 0x74
1a004afc:	4614      	mov	r4, r2
1a004afe:	461e      	mov	r6, r3
1a004b00:	4607      	mov	r7, r0
1a004b02:	b118      	cbz	r0, 1a004b0c <_vfiprintf_r+0x18>
1a004b04:	6983      	ldr	r3, [r0, #24]
1a004b06:	b90b      	cbnz	r3, 1a004b0c <_vfiprintf_r+0x18>
1a004b08:	f7ff fe48 	bl	1a00479c <__sinit>
1a004b0c:	4b85      	ldr	r3, [pc, #532]	; (1a004d24 <_vfiprintf_r+0x230>)
1a004b0e:	429d      	cmp	r5, r3
1a004b10:	d11b      	bne.n	1a004b4a <_vfiprintf_r+0x56>
1a004b12:	687d      	ldr	r5, [r7, #4]
1a004b14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a004b16:	07d9      	lsls	r1, r3, #31
1a004b18:	d405      	bmi.n	1a004b26 <_vfiprintf_r+0x32>
1a004b1a:	89ab      	ldrh	r3, [r5, #12]
1a004b1c:	059a      	lsls	r2, r3, #22
1a004b1e:	d402      	bmi.n	1a004b26 <_vfiprintf_r+0x32>
1a004b20:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a004b22:	f7ff fefc 	bl	1a00491e <__retarget_lock_acquire_recursive>
1a004b26:	89ab      	ldrh	r3, [r5, #12]
1a004b28:	071b      	lsls	r3, r3, #28
1a004b2a:	d501      	bpl.n	1a004b30 <_vfiprintf_r+0x3c>
1a004b2c:	692b      	ldr	r3, [r5, #16]
1a004b2e:	b9eb      	cbnz	r3, 1a004b6c <_vfiprintf_r+0x78>
1a004b30:	4629      	mov	r1, r5
1a004b32:	4638      	mov	r0, r7
1a004b34:	f000 fbb4 	bl	1a0052a0 <__swsetup_r>
1a004b38:	b1c0      	cbz	r0, 1a004b6c <_vfiprintf_r+0x78>
1a004b3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a004b3c:	07d8      	lsls	r0, r3, #31
1a004b3e:	d50e      	bpl.n	1a004b5e <_vfiprintf_r+0x6a>
1a004b40:	f04f 30ff 	mov.w	r0, #4294967295
1a004b44:	b01d      	add	sp, #116	; 0x74
1a004b46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a004b4a:	4b77      	ldr	r3, [pc, #476]	; (1a004d28 <_vfiprintf_r+0x234>)
1a004b4c:	429d      	cmp	r5, r3
1a004b4e:	d101      	bne.n	1a004b54 <_vfiprintf_r+0x60>
1a004b50:	68bd      	ldr	r5, [r7, #8]
1a004b52:	e7df      	b.n	1a004b14 <_vfiprintf_r+0x20>
1a004b54:	4b75      	ldr	r3, [pc, #468]	; (1a004d2c <_vfiprintf_r+0x238>)
1a004b56:	429d      	cmp	r5, r3
1a004b58:	bf08      	it	eq
1a004b5a:	68fd      	ldreq	r5, [r7, #12]
1a004b5c:	e7da      	b.n	1a004b14 <_vfiprintf_r+0x20>
1a004b5e:	89ab      	ldrh	r3, [r5, #12]
1a004b60:	0599      	lsls	r1, r3, #22
1a004b62:	d4ed      	bmi.n	1a004b40 <_vfiprintf_r+0x4c>
1a004b64:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a004b66:	f7ff fedb 	bl	1a004920 <__retarget_lock_release_recursive>
1a004b6a:	e7e9      	b.n	1a004b40 <_vfiprintf_r+0x4c>
1a004b6c:	2300      	movs	r3, #0
1a004b6e:	9309      	str	r3, [sp, #36]	; 0x24
1a004b70:	2320      	movs	r3, #32
1a004b72:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a004b76:	f8df 91b8 	ldr.w	r9, [pc, #440]	; 1a004d30 <_vfiprintf_r+0x23c>
1a004b7a:	9603      	str	r6, [sp, #12]
1a004b7c:	2330      	movs	r3, #48	; 0x30
1a004b7e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a004b82:	f04f 0a01 	mov.w	sl, #1
1a004b86:	4623      	mov	r3, r4
1a004b88:	461e      	mov	r6, r3
1a004b8a:	f813 2b01 	ldrb.w	r2, [r3], #1
1a004b8e:	b10a      	cbz	r2, 1a004b94 <_vfiprintf_r+0xa0>
1a004b90:	2a25      	cmp	r2, #37	; 0x25
1a004b92:	d1f9      	bne.n	1a004b88 <_vfiprintf_r+0x94>
1a004b94:	ebb6 0b04 	subs.w	fp, r6, r4
1a004b98:	d00b      	beq.n	1a004bb2 <_vfiprintf_r+0xbe>
1a004b9a:	465b      	mov	r3, fp
1a004b9c:	4622      	mov	r2, r4
1a004b9e:	4629      	mov	r1, r5
1a004ba0:	4638      	mov	r0, r7
1a004ba2:	f7ff ff94 	bl	1a004ace <__sfputs_r>
1a004ba6:	3001      	adds	r0, #1
1a004ba8:	f000 80a3 	beq.w	1a004cf2 <_vfiprintf_r+0x1fe>
1a004bac:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a004bae:	445b      	add	r3, fp
1a004bb0:	9309      	str	r3, [sp, #36]	; 0x24
1a004bb2:	7833      	ldrb	r3, [r6, #0]
1a004bb4:	2b00      	cmp	r3, #0
1a004bb6:	f000 809c 	beq.w	1a004cf2 <_vfiprintf_r+0x1fe>
1a004bba:	2300      	movs	r3, #0
1a004bbc:	f04f 32ff 	mov.w	r2, #4294967295
1a004bc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a004bc4:	3601      	adds	r6, #1
1a004bc6:	9304      	str	r3, [sp, #16]
1a004bc8:	9307      	str	r3, [sp, #28]
1a004bca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a004bce:	931a      	str	r3, [sp, #104]	; 0x68
1a004bd0:	4634      	mov	r4, r6
1a004bd2:	2205      	movs	r2, #5
1a004bd4:	f814 1b01 	ldrb.w	r1, [r4], #1
1a004bd8:	4855      	ldr	r0, [pc, #340]	; (1a004d30 <_vfiprintf_r+0x23c>)
1a004bda:	f000 fc39 	bl	1a005450 <memchr>
1a004bde:	9b04      	ldr	r3, [sp, #16]
1a004be0:	b9c0      	cbnz	r0, 1a004c14 <_vfiprintf_r+0x120>
1a004be2:	06da      	lsls	r2, r3, #27
1a004be4:	bf44      	itt	mi
1a004be6:	2220      	movmi	r2, #32
1a004be8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a004bec:	0718      	lsls	r0, r3, #28
1a004bee:	bf44      	itt	mi
1a004bf0:	222b      	movmi	r2, #43	; 0x2b
1a004bf2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a004bf6:	7832      	ldrb	r2, [r6, #0]
1a004bf8:	2a2a      	cmp	r2, #42	; 0x2a
1a004bfa:	d013      	beq.n	1a004c24 <_vfiprintf_r+0x130>
1a004bfc:	9a07      	ldr	r2, [sp, #28]
1a004bfe:	4634      	mov	r4, r6
1a004c00:	2000      	movs	r0, #0
1a004c02:	260a      	movs	r6, #10
1a004c04:	4621      	mov	r1, r4
1a004c06:	f811 3b01 	ldrb.w	r3, [r1], #1
1a004c0a:	3b30      	subs	r3, #48	; 0x30
1a004c0c:	2b09      	cmp	r3, #9
1a004c0e:	d94b      	bls.n	1a004ca8 <_vfiprintf_r+0x1b4>
1a004c10:	b970      	cbnz	r0, 1a004c30 <_vfiprintf_r+0x13c>
1a004c12:	e014      	b.n	1a004c3e <_vfiprintf_r+0x14a>
1a004c14:	eba0 0009 	sub.w	r0, r0, r9
1a004c18:	fa0a f000 	lsl.w	r0, sl, r0
1a004c1c:	4318      	orrs	r0, r3
1a004c1e:	9004      	str	r0, [sp, #16]
1a004c20:	4626      	mov	r6, r4
1a004c22:	e7d5      	b.n	1a004bd0 <_vfiprintf_r+0xdc>
1a004c24:	9a03      	ldr	r2, [sp, #12]
1a004c26:	1d11      	adds	r1, r2, #4
1a004c28:	6812      	ldr	r2, [r2, #0]
1a004c2a:	9103      	str	r1, [sp, #12]
1a004c2c:	2a00      	cmp	r2, #0
1a004c2e:	db01      	blt.n	1a004c34 <_vfiprintf_r+0x140>
1a004c30:	9207      	str	r2, [sp, #28]
1a004c32:	e004      	b.n	1a004c3e <_vfiprintf_r+0x14a>
1a004c34:	4252      	negs	r2, r2
1a004c36:	f043 0302 	orr.w	r3, r3, #2
1a004c3a:	9207      	str	r2, [sp, #28]
1a004c3c:	9304      	str	r3, [sp, #16]
1a004c3e:	7823      	ldrb	r3, [r4, #0]
1a004c40:	2b2e      	cmp	r3, #46	; 0x2e
1a004c42:	d10c      	bne.n	1a004c5e <_vfiprintf_r+0x16a>
1a004c44:	7863      	ldrb	r3, [r4, #1]
1a004c46:	2b2a      	cmp	r3, #42	; 0x2a
1a004c48:	d133      	bne.n	1a004cb2 <_vfiprintf_r+0x1be>
1a004c4a:	9b03      	ldr	r3, [sp, #12]
1a004c4c:	1d1a      	adds	r2, r3, #4
1a004c4e:	681b      	ldr	r3, [r3, #0]
1a004c50:	9203      	str	r2, [sp, #12]
1a004c52:	2b00      	cmp	r3, #0
1a004c54:	bfb8      	it	lt
1a004c56:	f04f 33ff 	movlt.w	r3, #4294967295
1a004c5a:	3402      	adds	r4, #2
1a004c5c:	9305      	str	r3, [sp, #20]
1a004c5e:	4e35      	ldr	r6, [pc, #212]	; (1a004d34 <_vfiprintf_r+0x240>)
1a004c60:	7821      	ldrb	r1, [r4, #0]
1a004c62:	2203      	movs	r2, #3
1a004c64:	4630      	mov	r0, r6
1a004c66:	f000 fbf3 	bl	1a005450 <memchr>
1a004c6a:	b138      	cbz	r0, 1a004c7c <_vfiprintf_r+0x188>
1a004c6c:	2340      	movs	r3, #64	; 0x40
1a004c6e:	1b80      	subs	r0, r0, r6
1a004c70:	fa03 f000 	lsl.w	r0, r3, r0
1a004c74:	9b04      	ldr	r3, [sp, #16]
1a004c76:	4303      	orrs	r3, r0
1a004c78:	3401      	adds	r4, #1
1a004c7a:	9304      	str	r3, [sp, #16]
1a004c7c:	f814 1b01 	ldrb.w	r1, [r4], #1
1a004c80:	482d      	ldr	r0, [pc, #180]	; (1a004d38 <_vfiprintf_r+0x244>)
1a004c82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a004c86:	2206      	movs	r2, #6
1a004c88:	f000 fbe2 	bl	1a005450 <memchr>
1a004c8c:	2800      	cmp	r0, #0
1a004c8e:	d03f      	beq.n	1a004d10 <_vfiprintf_r+0x21c>
1a004c90:	4b2a      	ldr	r3, [pc, #168]	; (1a004d3c <_vfiprintf_r+0x248>)
1a004c92:	bb13      	cbnz	r3, 1a004cda <_vfiprintf_r+0x1e6>
1a004c94:	9b03      	ldr	r3, [sp, #12]
1a004c96:	3307      	adds	r3, #7
1a004c98:	f023 0307 	bic.w	r3, r3, #7
1a004c9c:	3308      	adds	r3, #8
1a004c9e:	9303      	str	r3, [sp, #12]
1a004ca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a004ca2:	4443      	add	r3, r8
1a004ca4:	9309      	str	r3, [sp, #36]	; 0x24
1a004ca6:	e76e      	b.n	1a004b86 <_vfiprintf_r+0x92>
1a004ca8:	fb06 3202 	mla	r2, r6, r2, r3
1a004cac:	2001      	movs	r0, #1
1a004cae:	460c      	mov	r4, r1
1a004cb0:	e7a8      	b.n	1a004c04 <_vfiprintf_r+0x110>
1a004cb2:	2300      	movs	r3, #0
1a004cb4:	3401      	adds	r4, #1
1a004cb6:	9305      	str	r3, [sp, #20]
1a004cb8:	4619      	mov	r1, r3
1a004cba:	260a      	movs	r6, #10
1a004cbc:	4620      	mov	r0, r4
1a004cbe:	f810 2b01 	ldrb.w	r2, [r0], #1
1a004cc2:	3a30      	subs	r2, #48	; 0x30
1a004cc4:	2a09      	cmp	r2, #9
1a004cc6:	d903      	bls.n	1a004cd0 <_vfiprintf_r+0x1dc>
1a004cc8:	2b00      	cmp	r3, #0
1a004cca:	d0c8      	beq.n	1a004c5e <_vfiprintf_r+0x16a>
1a004ccc:	9105      	str	r1, [sp, #20]
1a004cce:	e7c6      	b.n	1a004c5e <_vfiprintf_r+0x16a>
1a004cd0:	fb06 2101 	mla	r1, r6, r1, r2
1a004cd4:	2301      	movs	r3, #1
1a004cd6:	4604      	mov	r4, r0
1a004cd8:	e7f0      	b.n	1a004cbc <_vfiprintf_r+0x1c8>
1a004cda:	ab03      	add	r3, sp, #12
1a004cdc:	9300      	str	r3, [sp, #0]
1a004cde:	462a      	mov	r2, r5
1a004ce0:	4b17      	ldr	r3, [pc, #92]	; (1a004d40 <_vfiprintf_r+0x24c>)
1a004ce2:	a904      	add	r1, sp, #16
1a004ce4:	4638      	mov	r0, r7
1a004ce6:	f3af 8000 	nop.w
1a004cea:	f1b0 3fff 	cmp.w	r0, #4294967295
1a004cee:	4680      	mov	r8, r0
1a004cf0:	d1d6      	bne.n	1a004ca0 <_vfiprintf_r+0x1ac>
1a004cf2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a004cf4:	07d9      	lsls	r1, r3, #31
1a004cf6:	d405      	bmi.n	1a004d04 <_vfiprintf_r+0x210>
1a004cf8:	89ab      	ldrh	r3, [r5, #12]
1a004cfa:	059a      	lsls	r2, r3, #22
1a004cfc:	d402      	bmi.n	1a004d04 <_vfiprintf_r+0x210>
1a004cfe:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a004d00:	f7ff fe0e 	bl	1a004920 <__retarget_lock_release_recursive>
1a004d04:	89ab      	ldrh	r3, [r5, #12]
1a004d06:	065b      	lsls	r3, r3, #25
1a004d08:	f53f af1a 	bmi.w	1a004b40 <_vfiprintf_r+0x4c>
1a004d0c:	9809      	ldr	r0, [sp, #36]	; 0x24
1a004d0e:	e719      	b.n	1a004b44 <_vfiprintf_r+0x50>
1a004d10:	ab03      	add	r3, sp, #12
1a004d12:	9300      	str	r3, [sp, #0]
1a004d14:	462a      	mov	r2, r5
1a004d16:	4b0a      	ldr	r3, [pc, #40]	; (1a004d40 <_vfiprintf_r+0x24c>)
1a004d18:	a904      	add	r1, sp, #16
1a004d1a:	4638      	mov	r0, r7
1a004d1c:	f000 f888 	bl	1a004e30 <_printf_i>
1a004d20:	e7e3      	b.n	1a004cea <_vfiprintf_r+0x1f6>
1a004d22:	bf00      	nop
1a004d24:	1a005aa8 	.word	0x1a005aa8
1a004d28:	1a005ac8 	.word	0x1a005ac8
1a004d2c:	1a005a88 	.word	0x1a005a88
1a004d30:	1a005aec 	.word	0x1a005aec
1a004d34:	1a005af2 	.word	0x1a005af2
1a004d38:	1a005af6 	.word	0x1a005af6
1a004d3c:	00000000 	.word	0x00000000
1a004d40:	1a004acf 	.word	0x1a004acf

1a004d44 <_printf_common>:
1a004d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a004d48:	4691      	mov	r9, r2
1a004d4a:	461f      	mov	r7, r3
1a004d4c:	688a      	ldr	r2, [r1, #8]
1a004d4e:	690b      	ldr	r3, [r1, #16]
1a004d50:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a004d54:	4293      	cmp	r3, r2
1a004d56:	bfb8      	it	lt
1a004d58:	4613      	movlt	r3, r2
1a004d5a:	f8c9 3000 	str.w	r3, [r9]
1a004d5e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a004d62:	4606      	mov	r6, r0
1a004d64:	460c      	mov	r4, r1
1a004d66:	b112      	cbz	r2, 1a004d6e <_printf_common+0x2a>
1a004d68:	3301      	adds	r3, #1
1a004d6a:	f8c9 3000 	str.w	r3, [r9]
1a004d6e:	6823      	ldr	r3, [r4, #0]
1a004d70:	0699      	lsls	r1, r3, #26
1a004d72:	bf42      	ittt	mi
1a004d74:	f8d9 3000 	ldrmi.w	r3, [r9]
1a004d78:	3302      	addmi	r3, #2
1a004d7a:	f8c9 3000 	strmi.w	r3, [r9]
1a004d7e:	6825      	ldr	r5, [r4, #0]
1a004d80:	f015 0506 	ands.w	r5, r5, #6
1a004d84:	d107      	bne.n	1a004d96 <_printf_common+0x52>
1a004d86:	f104 0a19 	add.w	sl, r4, #25
1a004d8a:	68e3      	ldr	r3, [r4, #12]
1a004d8c:	f8d9 2000 	ldr.w	r2, [r9]
1a004d90:	1a9b      	subs	r3, r3, r2
1a004d92:	42ab      	cmp	r3, r5
1a004d94:	dc28      	bgt.n	1a004de8 <_printf_common+0xa4>
1a004d96:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a004d9a:	6822      	ldr	r2, [r4, #0]
1a004d9c:	3300      	adds	r3, #0
1a004d9e:	bf18      	it	ne
1a004da0:	2301      	movne	r3, #1
1a004da2:	0692      	lsls	r2, r2, #26
1a004da4:	d42d      	bmi.n	1a004e02 <_printf_common+0xbe>
1a004da6:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a004daa:	4639      	mov	r1, r7
1a004dac:	4630      	mov	r0, r6
1a004dae:	47c0      	blx	r8
1a004db0:	3001      	adds	r0, #1
1a004db2:	d020      	beq.n	1a004df6 <_printf_common+0xb2>
1a004db4:	6823      	ldr	r3, [r4, #0]
1a004db6:	68e5      	ldr	r5, [r4, #12]
1a004db8:	f8d9 2000 	ldr.w	r2, [r9]
1a004dbc:	f003 0306 	and.w	r3, r3, #6
1a004dc0:	2b04      	cmp	r3, #4
1a004dc2:	bf08      	it	eq
1a004dc4:	1aad      	subeq	r5, r5, r2
1a004dc6:	68a3      	ldr	r3, [r4, #8]
1a004dc8:	6922      	ldr	r2, [r4, #16]
1a004dca:	bf0c      	ite	eq
1a004dcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a004dd0:	2500      	movne	r5, #0
1a004dd2:	4293      	cmp	r3, r2
1a004dd4:	bfc4      	itt	gt
1a004dd6:	1a9b      	subgt	r3, r3, r2
1a004dd8:	18ed      	addgt	r5, r5, r3
1a004dda:	f04f 0900 	mov.w	r9, #0
1a004dde:	341a      	adds	r4, #26
1a004de0:	454d      	cmp	r5, r9
1a004de2:	d11a      	bne.n	1a004e1a <_printf_common+0xd6>
1a004de4:	2000      	movs	r0, #0
1a004de6:	e008      	b.n	1a004dfa <_printf_common+0xb6>
1a004de8:	2301      	movs	r3, #1
1a004dea:	4652      	mov	r2, sl
1a004dec:	4639      	mov	r1, r7
1a004dee:	4630      	mov	r0, r6
1a004df0:	47c0      	blx	r8
1a004df2:	3001      	adds	r0, #1
1a004df4:	d103      	bne.n	1a004dfe <_printf_common+0xba>
1a004df6:	f04f 30ff 	mov.w	r0, #4294967295
1a004dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a004dfe:	3501      	adds	r5, #1
1a004e00:	e7c3      	b.n	1a004d8a <_printf_common+0x46>
1a004e02:	18e1      	adds	r1, r4, r3
1a004e04:	1c5a      	adds	r2, r3, #1
1a004e06:	2030      	movs	r0, #48	; 0x30
1a004e08:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a004e0c:	4422      	add	r2, r4
1a004e0e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a004e12:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a004e16:	3302      	adds	r3, #2
1a004e18:	e7c5      	b.n	1a004da6 <_printf_common+0x62>
1a004e1a:	2301      	movs	r3, #1
1a004e1c:	4622      	mov	r2, r4
1a004e1e:	4639      	mov	r1, r7
1a004e20:	4630      	mov	r0, r6
1a004e22:	47c0      	blx	r8
1a004e24:	3001      	adds	r0, #1
1a004e26:	d0e6      	beq.n	1a004df6 <_printf_common+0xb2>
1a004e28:	f109 0901 	add.w	r9, r9, #1
1a004e2c:	e7d8      	b.n	1a004de0 <_printf_common+0x9c>
1a004e2e:	Address 0x1a004e2e is out of bounds.


1a004e30 <_printf_i>:
1a004e30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a004e34:	4606      	mov	r6, r0
1a004e36:	460c      	mov	r4, r1
1a004e38:	f101 0043 	add.w	r0, r1, #67	; 0x43
1a004e3c:	7e09      	ldrb	r1, [r1, #24]
1a004e3e:	b085      	sub	sp, #20
1a004e40:	296e      	cmp	r1, #110	; 0x6e
1a004e42:	4698      	mov	r8, r3
1a004e44:	4617      	mov	r7, r2
1a004e46:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a004e48:	f000 80ba 	beq.w	1a004fc0 <_printf_i+0x190>
1a004e4c:	d824      	bhi.n	1a004e98 <_printf_i+0x68>
1a004e4e:	2963      	cmp	r1, #99	; 0x63
1a004e50:	d039      	beq.n	1a004ec6 <_printf_i+0x96>
1a004e52:	d80a      	bhi.n	1a004e6a <_printf_i+0x3a>
1a004e54:	2900      	cmp	r1, #0
1a004e56:	f000 80c3 	beq.w	1a004fe0 <_printf_i+0x1b0>
1a004e5a:	2958      	cmp	r1, #88	; 0x58
1a004e5c:	f000 8091 	beq.w	1a004f82 <_printf_i+0x152>
1a004e60:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a004e64:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a004e68:	e035      	b.n	1a004ed6 <_printf_i+0xa6>
1a004e6a:	2964      	cmp	r1, #100	; 0x64
1a004e6c:	d001      	beq.n	1a004e72 <_printf_i+0x42>
1a004e6e:	2969      	cmp	r1, #105	; 0x69
1a004e70:	d1f6      	bne.n	1a004e60 <_printf_i+0x30>
1a004e72:	6825      	ldr	r5, [r4, #0]
1a004e74:	681a      	ldr	r2, [r3, #0]
1a004e76:	f015 0f80 	tst.w	r5, #128	; 0x80
1a004e7a:	f102 0104 	add.w	r1, r2, #4
1a004e7e:	d02c      	beq.n	1a004eda <_printf_i+0xaa>
1a004e80:	6812      	ldr	r2, [r2, #0]
1a004e82:	6019      	str	r1, [r3, #0]
1a004e84:	2a00      	cmp	r2, #0
1a004e86:	da03      	bge.n	1a004e90 <_printf_i+0x60>
1a004e88:	232d      	movs	r3, #45	; 0x2d
1a004e8a:	4252      	negs	r2, r2
1a004e8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a004e90:	f8df c1bc 	ldr.w	ip, [pc, #444]	; 1a005050 <_printf_i+0x220>
1a004e94:	230a      	movs	r3, #10
1a004e96:	e03f      	b.n	1a004f18 <_printf_i+0xe8>
1a004e98:	2973      	cmp	r1, #115	; 0x73
1a004e9a:	f000 80a5 	beq.w	1a004fe8 <_printf_i+0x1b8>
1a004e9e:	d808      	bhi.n	1a004eb2 <_printf_i+0x82>
1a004ea0:	296f      	cmp	r1, #111	; 0x6f
1a004ea2:	d021      	beq.n	1a004ee8 <_printf_i+0xb8>
1a004ea4:	2970      	cmp	r1, #112	; 0x70
1a004ea6:	d1db      	bne.n	1a004e60 <_printf_i+0x30>
1a004ea8:	6822      	ldr	r2, [r4, #0]
1a004eaa:	f042 0220 	orr.w	r2, r2, #32
1a004eae:	6022      	str	r2, [r4, #0]
1a004eb0:	e003      	b.n	1a004eba <_printf_i+0x8a>
1a004eb2:	2975      	cmp	r1, #117	; 0x75
1a004eb4:	d018      	beq.n	1a004ee8 <_printf_i+0xb8>
1a004eb6:	2978      	cmp	r1, #120	; 0x78
1a004eb8:	d1d2      	bne.n	1a004e60 <_printf_i+0x30>
1a004eba:	2278      	movs	r2, #120	; 0x78
1a004ebc:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
1a004ec0:	f8df c190 	ldr.w	ip, [pc, #400]	; 1a005054 <_printf_i+0x224>
1a004ec4:	e061      	b.n	1a004f8a <_printf_i+0x15a>
1a004ec6:	681a      	ldr	r2, [r3, #0]
1a004ec8:	1d11      	adds	r1, r2, #4
1a004eca:	6019      	str	r1, [r3, #0]
1a004ecc:	6813      	ldr	r3, [r2, #0]
1a004ece:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a004ed2:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a004ed6:	2301      	movs	r3, #1
1a004ed8:	e093      	b.n	1a005002 <_printf_i+0x1d2>
1a004eda:	6812      	ldr	r2, [r2, #0]
1a004edc:	6019      	str	r1, [r3, #0]
1a004ede:	f015 0f40 	tst.w	r5, #64	; 0x40
1a004ee2:	bf18      	it	ne
1a004ee4:	b212      	sxthne	r2, r2
1a004ee6:	e7cd      	b.n	1a004e84 <_printf_i+0x54>
1a004ee8:	f8d4 c000 	ldr.w	ip, [r4]
1a004eec:	681a      	ldr	r2, [r3, #0]
1a004eee:	f01c 0f80 	tst.w	ip, #128	; 0x80
1a004ef2:	f102 0504 	add.w	r5, r2, #4
1a004ef6:	601d      	str	r5, [r3, #0]
1a004ef8:	d001      	beq.n	1a004efe <_printf_i+0xce>
1a004efa:	6812      	ldr	r2, [r2, #0]
1a004efc:	e003      	b.n	1a004f06 <_printf_i+0xd6>
1a004efe:	f01c 0f40 	tst.w	ip, #64	; 0x40
1a004f02:	d0fa      	beq.n	1a004efa <_printf_i+0xca>
1a004f04:	8812      	ldrh	r2, [r2, #0]
1a004f06:	f8df c148 	ldr.w	ip, [pc, #328]	; 1a005050 <_printf_i+0x220>
1a004f0a:	296f      	cmp	r1, #111	; 0x6f
1a004f0c:	bf0c      	ite	eq
1a004f0e:	2308      	moveq	r3, #8
1a004f10:	230a      	movne	r3, #10
1a004f12:	2100      	movs	r1, #0
1a004f14:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a004f18:	6865      	ldr	r5, [r4, #4]
1a004f1a:	60a5      	str	r5, [r4, #8]
1a004f1c:	2d00      	cmp	r5, #0
1a004f1e:	bfa2      	ittt	ge
1a004f20:	6821      	ldrge	r1, [r4, #0]
1a004f22:	f021 0104 	bicge.w	r1, r1, #4
1a004f26:	6021      	strge	r1, [r4, #0]
1a004f28:	b90a      	cbnz	r2, 1a004f2e <_printf_i+0xfe>
1a004f2a:	2d00      	cmp	r5, #0
1a004f2c:	d046      	beq.n	1a004fbc <_printf_i+0x18c>
1a004f2e:	4605      	mov	r5, r0
1a004f30:	fbb2 f1f3 	udiv	r1, r2, r3
1a004f34:	fb03 2e11 	mls	lr, r3, r1, r2
1a004f38:	4293      	cmp	r3, r2
1a004f3a:	f81c e00e 	ldrb.w	lr, [ip, lr]
1a004f3e:	f805 ed01 	strb.w	lr, [r5, #-1]!
1a004f42:	d939      	bls.n	1a004fb8 <_printf_i+0x188>
1a004f44:	2b08      	cmp	r3, #8
1a004f46:	d10b      	bne.n	1a004f60 <_printf_i+0x130>
1a004f48:	6823      	ldr	r3, [r4, #0]
1a004f4a:	07da      	lsls	r2, r3, #31
1a004f4c:	d508      	bpl.n	1a004f60 <_printf_i+0x130>
1a004f4e:	6923      	ldr	r3, [r4, #16]
1a004f50:	6862      	ldr	r2, [r4, #4]
1a004f52:	429a      	cmp	r2, r3
1a004f54:	bfde      	ittt	le
1a004f56:	2330      	movle	r3, #48	; 0x30
1a004f58:	f805 3c01 	strble.w	r3, [r5, #-1]
1a004f5c:	f105 35ff 	addle.w	r5, r5, #4294967295
1a004f60:	1b40      	subs	r0, r0, r5
1a004f62:	6120      	str	r0, [r4, #16]
1a004f64:	f8cd 8000 	str.w	r8, [sp]
1a004f68:	463b      	mov	r3, r7
1a004f6a:	aa03      	add	r2, sp, #12
1a004f6c:	4621      	mov	r1, r4
1a004f6e:	4630      	mov	r0, r6
1a004f70:	f7ff fee8 	bl	1a004d44 <_printf_common>
1a004f74:	3001      	adds	r0, #1
1a004f76:	d149      	bne.n	1a00500c <_printf_i+0x1dc>
1a004f78:	f04f 30ff 	mov.w	r0, #4294967295
1a004f7c:	b005      	add	sp, #20
1a004f7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a004f82:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 1a005050 <_printf_i+0x220>
1a004f86:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a004f8a:	681d      	ldr	r5, [r3, #0]
1a004f8c:	6821      	ldr	r1, [r4, #0]
1a004f8e:	f855 2b04 	ldr.w	r2, [r5], #4
1a004f92:	601d      	str	r5, [r3, #0]
1a004f94:	060d      	lsls	r5, r1, #24
1a004f96:	d50b      	bpl.n	1a004fb0 <_printf_i+0x180>
1a004f98:	07cd      	lsls	r5, r1, #31
1a004f9a:	bf44      	itt	mi
1a004f9c:	f041 0120 	orrmi.w	r1, r1, #32
1a004fa0:	6021      	strmi	r1, [r4, #0]
1a004fa2:	b91a      	cbnz	r2, 1a004fac <_printf_i+0x17c>
1a004fa4:	6823      	ldr	r3, [r4, #0]
1a004fa6:	f023 0320 	bic.w	r3, r3, #32
1a004faa:	6023      	str	r3, [r4, #0]
1a004fac:	2310      	movs	r3, #16
1a004fae:	e7b0      	b.n	1a004f12 <_printf_i+0xe2>
1a004fb0:	064b      	lsls	r3, r1, #25
1a004fb2:	bf48      	it	mi
1a004fb4:	b292      	uxthmi	r2, r2
1a004fb6:	e7ef      	b.n	1a004f98 <_printf_i+0x168>
1a004fb8:	460a      	mov	r2, r1
1a004fba:	e7b9      	b.n	1a004f30 <_printf_i+0x100>
1a004fbc:	4605      	mov	r5, r0
1a004fbe:	e7c1      	b.n	1a004f44 <_printf_i+0x114>
1a004fc0:	681a      	ldr	r2, [r3, #0]
1a004fc2:	f8d4 c000 	ldr.w	ip, [r4]
1a004fc6:	6961      	ldr	r1, [r4, #20]
1a004fc8:	1d15      	adds	r5, r2, #4
1a004fca:	601d      	str	r5, [r3, #0]
1a004fcc:	f01c 0f80 	tst.w	ip, #128	; 0x80
1a004fd0:	6813      	ldr	r3, [r2, #0]
1a004fd2:	d001      	beq.n	1a004fd8 <_printf_i+0x1a8>
1a004fd4:	6019      	str	r1, [r3, #0]
1a004fd6:	e003      	b.n	1a004fe0 <_printf_i+0x1b0>
1a004fd8:	f01c 0f40 	tst.w	ip, #64	; 0x40
1a004fdc:	d0fa      	beq.n	1a004fd4 <_printf_i+0x1a4>
1a004fde:	8019      	strh	r1, [r3, #0]
1a004fe0:	2300      	movs	r3, #0
1a004fe2:	6123      	str	r3, [r4, #16]
1a004fe4:	4605      	mov	r5, r0
1a004fe6:	e7bd      	b.n	1a004f64 <_printf_i+0x134>
1a004fe8:	681a      	ldr	r2, [r3, #0]
1a004fea:	1d11      	adds	r1, r2, #4
1a004fec:	6019      	str	r1, [r3, #0]
1a004fee:	6815      	ldr	r5, [r2, #0]
1a004ff0:	6862      	ldr	r2, [r4, #4]
1a004ff2:	2100      	movs	r1, #0
1a004ff4:	4628      	mov	r0, r5
1a004ff6:	f000 fa2b 	bl	1a005450 <memchr>
1a004ffa:	b108      	cbz	r0, 1a005000 <_printf_i+0x1d0>
1a004ffc:	1b40      	subs	r0, r0, r5
1a004ffe:	6060      	str	r0, [r4, #4]
1a005000:	6863      	ldr	r3, [r4, #4]
1a005002:	6123      	str	r3, [r4, #16]
1a005004:	2300      	movs	r3, #0
1a005006:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a00500a:	e7ab      	b.n	1a004f64 <_printf_i+0x134>
1a00500c:	6923      	ldr	r3, [r4, #16]
1a00500e:	462a      	mov	r2, r5
1a005010:	4639      	mov	r1, r7
1a005012:	4630      	mov	r0, r6
1a005014:	47c0      	blx	r8
1a005016:	3001      	adds	r0, #1
1a005018:	d0ae      	beq.n	1a004f78 <_printf_i+0x148>
1a00501a:	6823      	ldr	r3, [r4, #0]
1a00501c:	079b      	lsls	r3, r3, #30
1a00501e:	d413      	bmi.n	1a005048 <_printf_i+0x218>
1a005020:	68e0      	ldr	r0, [r4, #12]
1a005022:	9b03      	ldr	r3, [sp, #12]
1a005024:	4298      	cmp	r0, r3
1a005026:	bfb8      	it	lt
1a005028:	4618      	movlt	r0, r3
1a00502a:	e7a7      	b.n	1a004f7c <_printf_i+0x14c>
1a00502c:	2301      	movs	r3, #1
1a00502e:	464a      	mov	r2, r9
1a005030:	4639      	mov	r1, r7
1a005032:	4630      	mov	r0, r6
1a005034:	47c0      	blx	r8
1a005036:	3001      	adds	r0, #1
1a005038:	d09e      	beq.n	1a004f78 <_printf_i+0x148>
1a00503a:	3501      	adds	r5, #1
1a00503c:	68e3      	ldr	r3, [r4, #12]
1a00503e:	9a03      	ldr	r2, [sp, #12]
1a005040:	1a9b      	subs	r3, r3, r2
1a005042:	42ab      	cmp	r3, r5
1a005044:	dcf2      	bgt.n	1a00502c <_printf_i+0x1fc>
1a005046:	e7eb      	b.n	1a005020 <_printf_i+0x1f0>
1a005048:	2500      	movs	r5, #0
1a00504a:	f104 0919 	add.w	r9, r4, #25
1a00504e:	e7f5      	b.n	1a00503c <_printf_i+0x20c>
1a005050:	1a005afd 	.word	0x1a005afd
1a005054:	1a005b0e 	.word	0x1a005b0e

1a005058 <iprintf>:
1a005058:	b40f      	push	{r0, r1, r2, r3}
1a00505a:	4b0a      	ldr	r3, [pc, #40]	; (1a005084 <iprintf+0x2c>)
1a00505c:	b513      	push	{r0, r1, r4, lr}
1a00505e:	681c      	ldr	r4, [r3, #0]
1a005060:	b124      	cbz	r4, 1a00506c <iprintf+0x14>
1a005062:	69a3      	ldr	r3, [r4, #24]
1a005064:	b913      	cbnz	r3, 1a00506c <iprintf+0x14>
1a005066:	4620      	mov	r0, r4
1a005068:	f7ff fb98 	bl	1a00479c <__sinit>
1a00506c:	ab05      	add	r3, sp, #20
1a00506e:	9a04      	ldr	r2, [sp, #16]
1a005070:	68a1      	ldr	r1, [r4, #8]
1a005072:	9301      	str	r3, [sp, #4]
1a005074:	4620      	mov	r0, r4
1a005076:	f7ff fd3d 	bl	1a004af4 <_vfiprintf_r>
1a00507a:	b002      	add	sp, #8
1a00507c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a005080:	b004      	add	sp, #16
1a005082:	4770      	bx	lr
1a005084:	10000088 	.word	0x10000088

1a005088 <_puts_r>:
1a005088:	b570      	push	{r4, r5, r6, lr}
1a00508a:	460e      	mov	r6, r1
1a00508c:	4605      	mov	r5, r0
1a00508e:	b118      	cbz	r0, 1a005098 <_puts_r+0x10>
1a005090:	6983      	ldr	r3, [r0, #24]
1a005092:	b90b      	cbnz	r3, 1a005098 <_puts_r+0x10>
1a005094:	f7ff fb82 	bl	1a00479c <__sinit>
1a005098:	69ab      	ldr	r3, [r5, #24]
1a00509a:	68ac      	ldr	r4, [r5, #8]
1a00509c:	b913      	cbnz	r3, 1a0050a4 <_puts_r+0x1c>
1a00509e:	4628      	mov	r0, r5
1a0050a0:	f7ff fb7c 	bl	1a00479c <__sinit>
1a0050a4:	4b2c      	ldr	r3, [pc, #176]	; (1a005158 <_puts_r+0xd0>)
1a0050a6:	429c      	cmp	r4, r3
1a0050a8:	d120      	bne.n	1a0050ec <_puts_r+0x64>
1a0050aa:	686c      	ldr	r4, [r5, #4]
1a0050ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a0050ae:	07db      	lsls	r3, r3, #31
1a0050b0:	d405      	bmi.n	1a0050be <_puts_r+0x36>
1a0050b2:	89a3      	ldrh	r3, [r4, #12]
1a0050b4:	0598      	lsls	r0, r3, #22
1a0050b6:	d402      	bmi.n	1a0050be <_puts_r+0x36>
1a0050b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a0050ba:	f7ff fc30 	bl	1a00491e <__retarget_lock_acquire_recursive>
1a0050be:	89a3      	ldrh	r3, [r4, #12]
1a0050c0:	0719      	lsls	r1, r3, #28
1a0050c2:	d51d      	bpl.n	1a005100 <_puts_r+0x78>
1a0050c4:	6923      	ldr	r3, [r4, #16]
1a0050c6:	b1db      	cbz	r3, 1a005100 <_puts_r+0x78>
1a0050c8:	3e01      	subs	r6, #1
1a0050ca:	68a3      	ldr	r3, [r4, #8]
1a0050cc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1a0050d0:	3b01      	subs	r3, #1
1a0050d2:	60a3      	str	r3, [r4, #8]
1a0050d4:	bb39      	cbnz	r1, 1a005126 <_puts_r+0x9e>
1a0050d6:	2b00      	cmp	r3, #0
1a0050d8:	da38      	bge.n	1a00514c <_puts_r+0xc4>
1a0050da:	4622      	mov	r2, r4
1a0050dc:	210a      	movs	r1, #10
1a0050de:	4628      	mov	r0, r5
1a0050e0:	f000 f88c 	bl	1a0051fc <__swbuf_r>
1a0050e4:	3001      	adds	r0, #1
1a0050e6:	d011      	beq.n	1a00510c <_puts_r+0x84>
1a0050e8:	250a      	movs	r5, #10
1a0050ea:	e011      	b.n	1a005110 <_puts_r+0x88>
1a0050ec:	4b1b      	ldr	r3, [pc, #108]	; (1a00515c <_puts_r+0xd4>)
1a0050ee:	429c      	cmp	r4, r3
1a0050f0:	d101      	bne.n	1a0050f6 <_puts_r+0x6e>
1a0050f2:	68ac      	ldr	r4, [r5, #8]
1a0050f4:	e7da      	b.n	1a0050ac <_puts_r+0x24>
1a0050f6:	4b1a      	ldr	r3, [pc, #104]	; (1a005160 <_puts_r+0xd8>)
1a0050f8:	429c      	cmp	r4, r3
1a0050fa:	bf08      	it	eq
1a0050fc:	68ec      	ldreq	r4, [r5, #12]
1a0050fe:	e7d5      	b.n	1a0050ac <_puts_r+0x24>
1a005100:	4621      	mov	r1, r4
1a005102:	4628      	mov	r0, r5
1a005104:	f000 f8cc 	bl	1a0052a0 <__swsetup_r>
1a005108:	2800      	cmp	r0, #0
1a00510a:	d0dd      	beq.n	1a0050c8 <_puts_r+0x40>
1a00510c:	f04f 35ff 	mov.w	r5, #4294967295
1a005110:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a005112:	07da      	lsls	r2, r3, #31
1a005114:	d405      	bmi.n	1a005122 <_puts_r+0x9a>
1a005116:	89a3      	ldrh	r3, [r4, #12]
1a005118:	059b      	lsls	r3, r3, #22
1a00511a:	d402      	bmi.n	1a005122 <_puts_r+0x9a>
1a00511c:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a00511e:	f7ff fbff 	bl	1a004920 <__retarget_lock_release_recursive>
1a005122:	4628      	mov	r0, r5
1a005124:	bd70      	pop	{r4, r5, r6, pc}
1a005126:	2b00      	cmp	r3, #0
1a005128:	da04      	bge.n	1a005134 <_puts_r+0xac>
1a00512a:	69a2      	ldr	r2, [r4, #24]
1a00512c:	429a      	cmp	r2, r3
1a00512e:	dc06      	bgt.n	1a00513e <_puts_r+0xb6>
1a005130:	290a      	cmp	r1, #10
1a005132:	d004      	beq.n	1a00513e <_puts_r+0xb6>
1a005134:	6823      	ldr	r3, [r4, #0]
1a005136:	1c5a      	adds	r2, r3, #1
1a005138:	6022      	str	r2, [r4, #0]
1a00513a:	7019      	strb	r1, [r3, #0]
1a00513c:	e7c5      	b.n	1a0050ca <_puts_r+0x42>
1a00513e:	4622      	mov	r2, r4
1a005140:	4628      	mov	r0, r5
1a005142:	f000 f85b 	bl	1a0051fc <__swbuf_r>
1a005146:	3001      	adds	r0, #1
1a005148:	d1bf      	bne.n	1a0050ca <_puts_r+0x42>
1a00514a:	e7df      	b.n	1a00510c <_puts_r+0x84>
1a00514c:	6823      	ldr	r3, [r4, #0]
1a00514e:	250a      	movs	r5, #10
1a005150:	1c5a      	adds	r2, r3, #1
1a005152:	6022      	str	r2, [r4, #0]
1a005154:	701d      	strb	r5, [r3, #0]
1a005156:	e7db      	b.n	1a005110 <_puts_r+0x88>
1a005158:	1a005aa8 	.word	0x1a005aa8
1a00515c:	1a005ac8 	.word	0x1a005ac8
1a005160:	1a005a88 	.word	0x1a005a88

1a005164 <puts>:
1a005164:	4b02      	ldr	r3, [pc, #8]	; (1a005170 <puts+0xc>)
1a005166:	4601      	mov	r1, r0
1a005168:	6818      	ldr	r0, [r3, #0]
1a00516a:	f7ff bf8d 	b.w	1a005088 <_puts_r>
1a00516e:	bf00      	nop
1a005170:	10000088 	.word	0x10000088

1a005174 <__sread>:
1a005174:	b510      	push	{r4, lr}
1a005176:	460c      	mov	r4, r1
1a005178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a00517c:	f7fb fb00 	bl	1a000780 <_read_r>
1a005180:	2800      	cmp	r0, #0
1a005182:	bfab      	itete	ge
1a005184:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a005186:	89a3      	ldrhlt	r3, [r4, #12]
1a005188:	181b      	addge	r3, r3, r0
1a00518a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a00518e:	bfac      	ite	ge
1a005190:	6563      	strge	r3, [r4, #84]	; 0x54
1a005192:	81a3      	strhlt	r3, [r4, #12]
1a005194:	bd10      	pop	{r4, pc}

1a005196 <__swrite>:
1a005196:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00519a:	461f      	mov	r7, r3
1a00519c:	898b      	ldrh	r3, [r1, #12]
1a00519e:	05db      	lsls	r3, r3, #23
1a0051a0:	4605      	mov	r5, r0
1a0051a2:	460c      	mov	r4, r1
1a0051a4:	4616      	mov	r6, r2
1a0051a6:	d505      	bpl.n	1a0051b4 <__swrite+0x1e>
1a0051a8:	2302      	movs	r3, #2
1a0051aa:	2200      	movs	r2, #0
1a0051ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0051b0:	f7fb fae1 	bl	1a000776 <_lseek_r>
1a0051b4:	89a3      	ldrh	r3, [r4, #12]
1a0051b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a0051ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a0051be:	81a3      	strh	r3, [r4, #12]
1a0051c0:	4632      	mov	r2, r6
1a0051c2:	463b      	mov	r3, r7
1a0051c4:	4628      	mov	r0, r5
1a0051c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a0051ca:	f7fb bb00 	b.w	1a0007ce <_write_r>

1a0051ce <__sseek>:
1a0051ce:	b510      	push	{r4, lr}
1a0051d0:	460c      	mov	r4, r1
1a0051d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0051d6:	f7fb face 	bl	1a000776 <_lseek_r>
1a0051da:	1c43      	adds	r3, r0, #1
1a0051dc:	89a3      	ldrh	r3, [r4, #12]
1a0051de:	bf15      	itete	ne
1a0051e0:	6560      	strne	r0, [r4, #84]	; 0x54
1a0051e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a0051e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a0051ea:	81a3      	strheq	r3, [r4, #12]
1a0051ec:	bf18      	it	ne
1a0051ee:	81a3      	strhne	r3, [r4, #12]
1a0051f0:	bd10      	pop	{r4, pc}

1a0051f2 <__sclose>:
1a0051f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0051f6:	f7fb baab 	b.w	1a000750 <_close_r>
1a0051fa:	Address 0x1a0051fa is out of bounds.


1a0051fc <__swbuf_r>:
1a0051fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0051fe:	460e      	mov	r6, r1
1a005200:	4614      	mov	r4, r2
1a005202:	4605      	mov	r5, r0
1a005204:	b118      	cbz	r0, 1a00520e <__swbuf_r+0x12>
1a005206:	6983      	ldr	r3, [r0, #24]
1a005208:	b90b      	cbnz	r3, 1a00520e <__swbuf_r+0x12>
1a00520a:	f7ff fac7 	bl	1a00479c <__sinit>
1a00520e:	4b21      	ldr	r3, [pc, #132]	; (1a005294 <__swbuf_r+0x98>)
1a005210:	429c      	cmp	r4, r3
1a005212:	d12b      	bne.n	1a00526c <__swbuf_r+0x70>
1a005214:	686c      	ldr	r4, [r5, #4]
1a005216:	69a3      	ldr	r3, [r4, #24]
1a005218:	60a3      	str	r3, [r4, #8]
1a00521a:	89a3      	ldrh	r3, [r4, #12]
1a00521c:	071a      	lsls	r2, r3, #28
1a00521e:	d52f      	bpl.n	1a005280 <__swbuf_r+0x84>
1a005220:	6923      	ldr	r3, [r4, #16]
1a005222:	b36b      	cbz	r3, 1a005280 <__swbuf_r+0x84>
1a005224:	6923      	ldr	r3, [r4, #16]
1a005226:	6820      	ldr	r0, [r4, #0]
1a005228:	1ac0      	subs	r0, r0, r3
1a00522a:	6963      	ldr	r3, [r4, #20]
1a00522c:	b2f6      	uxtb	r6, r6
1a00522e:	4283      	cmp	r3, r0
1a005230:	4637      	mov	r7, r6
1a005232:	dc04      	bgt.n	1a00523e <__swbuf_r+0x42>
1a005234:	4621      	mov	r1, r4
1a005236:	4628      	mov	r0, r5
1a005238:	f7ff fa1c 	bl	1a004674 <_fflush_r>
1a00523c:	bb30      	cbnz	r0, 1a00528c <__swbuf_r+0x90>
1a00523e:	68a3      	ldr	r3, [r4, #8]
1a005240:	3b01      	subs	r3, #1
1a005242:	60a3      	str	r3, [r4, #8]
1a005244:	6823      	ldr	r3, [r4, #0]
1a005246:	1c5a      	adds	r2, r3, #1
1a005248:	6022      	str	r2, [r4, #0]
1a00524a:	701e      	strb	r6, [r3, #0]
1a00524c:	6963      	ldr	r3, [r4, #20]
1a00524e:	3001      	adds	r0, #1
1a005250:	4283      	cmp	r3, r0
1a005252:	d004      	beq.n	1a00525e <__swbuf_r+0x62>
1a005254:	89a3      	ldrh	r3, [r4, #12]
1a005256:	07db      	lsls	r3, r3, #31
1a005258:	d506      	bpl.n	1a005268 <__swbuf_r+0x6c>
1a00525a:	2e0a      	cmp	r6, #10
1a00525c:	d104      	bne.n	1a005268 <__swbuf_r+0x6c>
1a00525e:	4621      	mov	r1, r4
1a005260:	4628      	mov	r0, r5
1a005262:	f7ff fa07 	bl	1a004674 <_fflush_r>
1a005266:	b988      	cbnz	r0, 1a00528c <__swbuf_r+0x90>
1a005268:	4638      	mov	r0, r7
1a00526a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00526c:	4b0a      	ldr	r3, [pc, #40]	; (1a005298 <__swbuf_r+0x9c>)
1a00526e:	429c      	cmp	r4, r3
1a005270:	d101      	bne.n	1a005276 <__swbuf_r+0x7a>
1a005272:	68ac      	ldr	r4, [r5, #8]
1a005274:	e7cf      	b.n	1a005216 <__swbuf_r+0x1a>
1a005276:	4b09      	ldr	r3, [pc, #36]	; (1a00529c <__swbuf_r+0xa0>)
1a005278:	429c      	cmp	r4, r3
1a00527a:	bf08      	it	eq
1a00527c:	68ec      	ldreq	r4, [r5, #12]
1a00527e:	e7ca      	b.n	1a005216 <__swbuf_r+0x1a>
1a005280:	4621      	mov	r1, r4
1a005282:	4628      	mov	r0, r5
1a005284:	f000 f80c 	bl	1a0052a0 <__swsetup_r>
1a005288:	2800      	cmp	r0, #0
1a00528a:	d0cb      	beq.n	1a005224 <__swbuf_r+0x28>
1a00528c:	f04f 37ff 	mov.w	r7, #4294967295
1a005290:	e7ea      	b.n	1a005268 <__swbuf_r+0x6c>
1a005292:	bf00      	nop
1a005294:	1a005aa8 	.word	0x1a005aa8
1a005298:	1a005ac8 	.word	0x1a005ac8
1a00529c:	1a005a88 	.word	0x1a005a88

1a0052a0 <__swsetup_r>:
1a0052a0:	4b32      	ldr	r3, [pc, #200]	; (1a00536c <__swsetup_r+0xcc>)
1a0052a2:	b570      	push	{r4, r5, r6, lr}
1a0052a4:	681d      	ldr	r5, [r3, #0]
1a0052a6:	4606      	mov	r6, r0
1a0052a8:	460c      	mov	r4, r1
1a0052aa:	b125      	cbz	r5, 1a0052b6 <__swsetup_r+0x16>
1a0052ac:	69ab      	ldr	r3, [r5, #24]
1a0052ae:	b913      	cbnz	r3, 1a0052b6 <__swsetup_r+0x16>
1a0052b0:	4628      	mov	r0, r5
1a0052b2:	f7ff fa73 	bl	1a00479c <__sinit>
1a0052b6:	4b2e      	ldr	r3, [pc, #184]	; (1a005370 <__swsetup_r+0xd0>)
1a0052b8:	429c      	cmp	r4, r3
1a0052ba:	d10f      	bne.n	1a0052dc <__swsetup_r+0x3c>
1a0052bc:	686c      	ldr	r4, [r5, #4]
1a0052be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0052c2:	b29a      	uxth	r2, r3
1a0052c4:	0715      	lsls	r5, r2, #28
1a0052c6:	d42c      	bmi.n	1a005322 <__swsetup_r+0x82>
1a0052c8:	06d0      	lsls	r0, r2, #27
1a0052ca:	d411      	bmi.n	1a0052f0 <__swsetup_r+0x50>
1a0052cc:	2209      	movs	r2, #9
1a0052ce:	6032      	str	r2, [r6, #0]
1a0052d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0052d4:	81a3      	strh	r3, [r4, #12]
1a0052d6:	f04f 30ff 	mov.w	r0, #4294967295
1a0052da:	e03e      	b.n	1a00535a <__swsetup_r+0xba>
1a0052dc:	4b25      	ldr	r3, [pc, #148]	; (1a005374 <__swsetup_r+0xd4>)
1a0052de:	429c      	cmp	r4, r3
1a0052e0:	d101      	bne.n	1a0052e6 <__swsetup_r+0x46>
1a0052e2:	68ac      	ldr	r4, [r5, #8]
1a0052e4:	e7eb      	b.n	1a0052be <__swsetup_r+0x1e>
1a0052e6:	4b24      	ldr	r3, [pc, #144]	; (1a005378 <__swsetup_r+0xd8>)
1a0052e8:	429c      	cmp	r4, r3
1a0052ea:	bf08      	it	eq
1a0052ec:	68ec      	ldreq	r4, [r5, #12]
1a0052ee:	e7e6      	b.n	1a0052be <__swsetup_r+0x1e>
1a0052f0:	0751      	lsls	r1, r2, #29
1a0052f2:	d512      	bpl.n	1a00531a <__swsetup_r+0x7a>
1a0052f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a0052f6:	b141      	cbz	r1, 1a00530a <__swsetup_r+0x6a>
1a0052f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a0052fc:	4299      	cmp	r1, r3
1a0052fe:	d002      	beq.n	1a005306 <__swsetup_r+0x66>
1a005300:	4630      	mov	r0, r6
1a005302:	f7ff fb25 	bl	1a004950 <_free_r>
1a005306:	2300      	movs	r3, #0
1a005308:	6363      	str	r3, [r4, #52]	; 0x34
1a00530a:	89a3      	ldrh	r3, [r4, #12]
1a00530c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a005310:	81a3      	strh	r3, [r4, #12]
1a005312:	2300      	movs	r3, #0
1a005314:	6063      	str	r3, [r4, #4]
1a005316:	6923      	ldr	r3, [r4, #16]
1a005318:	6023      	str	r3, [r4, #0]
1a00531a:	89a3      	ldrh	r3, [r4, #12]
1a00531c:	f043 0308 	orr.w	r3, r3, #8
1a005320:	81a3      	strh	r3, [r4, #12]
1a005322:	6923      	ldr	r3, [r4, #16]
1a005324:	b94b      	cbnz	r3, 1a00533a <__swsetup_r+0x9a>
1a005326:	89a3      	ldrh	r3, [r4, #12]
1a005328:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a00532c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a005330:	d003      	beq.n	1a00533a <__swsetup_r+0x9a>
1a005332:	4621      	mov	r1, r4
1a005334:	4630      	mov	r0, r6
1a005336:	f000 f845 	bl	1a0053c4 <__smakebuf_r>
1a00533a:	89a2      	ldrh	r2, [r4, #12]
1a00533c:	f012 0301 	ands.w	r3, r2, #1
1a005340:	d00c      	beq.n	1a00535c <__swsetup_r+0xbc>
1a005342:	2300      	movs	r3, #0
1a005344:	60a3      	str	r3, [r4, #8]
1a005346:	6963      	ldr	r3, [r4, #20]
1a005348:	425b      	negs	r3, r3
1a00534a:	61a3      	str	r3, [r4, #24]
1a00534c:	6923      	ldr	r3, [r4, #16]
1a00534e:	b953      	cbnz	r3, 1a005366 <__swsetup_r+0xc6>
1a005350:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a005354:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a005358:	d1ba      	bne.n	1a0052d0 <__swsetup_r+0x30>
1a00535a:	bd70      	pop	{r4, r5, r6, pc}
1a00535c:	0792      	lsls	r2, r2, #30
1a00535e:	bf58      	it	pl
1a005360:	6963      	ldrpl	r3, [r4, #20]
1a005362:	60a3      	str	r3, [r4, #8]
1a005364:	e7f2      	b.n	1a00534c <__swsetup_r+0xac>
1a005366:	2000      	movs	r0, #0
1a005368:	e7f7      	b.n	1a00535a <__swsetup_r+0xba>
1a00536a:	bf00      	nop
1a00536c:	10000088 	.word	0x10000088
1a005370:	1a005aa8 	.word	0x1a005aa8
1a005374:	1a005ac8 	.word	0x1a005ac8
1a005378:	1a005a88 	.word	0x1a005a88

1a00537c <__swhatbuf_r>:
1a00537c:	b570      	push	{r4, r5, r6, lr}
1a00537e:	460e      	mov	r6, r1
1a005380:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a005384:	2900      	cmp	r1, #0
1a005386:	b096      	sub	sp, #88	; 0x58
1a005388:	4614      	mov	r4, r2
1a00538a:	461d      	mov	r5, r3
1a00538c:	da07      	bge.n	1a00539e <__swhatbuf_r+0x22>
1a00538e:	2300      	movs	r3, #0
1a005390:	602b      	str	r3, [r5, #0]
1a005392:	89b3      	ldrh	r3, [r6, #12]
1a005394:	061a      	lsls	r2, r3, #24
1a005396:	d410      	bmi.n	1a0053ba <__swhatbuf_r+0x3e>
1a005398:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a00539c:	e00e      	b.n	1a0053bc <__swhatbuf_r+0x40>
1a00539e:	466a      	mov	r2, sp
1a0053a0:	f7fb f9db 	bl	1a00075a <_fstat_r>
1a0053a4:	2800      	cmp	r0, #0
1a0053a6:	dbf2      	blt.n	1a00538e <__swhatbuf_r+0x12>
1a0053a8:	9a01      	ldr	r2, [sp, #4]
1a0053aa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a0053ae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a0053b2:	425a      	negs	r2, r3
1a0053b4:	415a      	adcs	r2, r3
1a0053b6:	602a      	str	r2, [r5, #0]
1a0053b8:	e7ee      	b.n	1a005398 <__swhatbuf_r+0x1c>
1a0053ba:	2340      	movs	r3, #64	; 0x40
1a0053bc:	2000      	movs	r0, #0
1a0053be:	6023      	str	r3, [r4, #0]
1a0053c0:	b016      	add	sp, #88	; 0x58
1a0053c2:	bd70      	pop	{r4, r5, r6, pc}

1a0053c4 <__smakebuf_r>:
1a0053c4:	898b      	ldrh	r3, [r1, #12]
1a0053c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a0053c8:	079d      	lsls	r5, r3, #30
1a0053ca:	4606      	mov	r6, r0
1a0053cc:	460c      	mov	r4, r1
1a0053ce:	d507      	bpl.n	1a0053e0 <__smakebuf_r+0x1c>
1a0053d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a0053d4:	6023      	str	r3, [r4, #0]
1a0053d6:	6123      	str	r3, [r4, #16]
1a0053d8:	2301      	movs	r3, #1
1a0053da:	6163      	str	r3, [r4, #20]
1a0053dc:	b002      	add	sp, #8
1a0053de:	bd70      	pop	{r4, r5, r6, pc}
1a0053e0:	ab01      	add	r3, sp, #4
1a0053e2:	466a      	mov	r2, sp
1a0053e4:	f7ff ffca 	bl	1a00537c <__swhatbuf_r>
1a0053e8:	9900      	ldr	r1, [sp, #0]
1a0053ea:	4605      	mov	r5, r0
1a0053ec:	4630      	mov	r0, r6
1a0053ee:	f7ff fafd 	bl	1a0049ec <_malloc_r>
1a0053f2:	b948      	cbnz	r0, 1a005408 <__smakebuf_r+0x44>
1a0053f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0053f8:	059a      	lsls	r2, r3, #22
1a0053fa:	d4ef      	bmi.n	1a0053dc <__smakebuf_r+0x18>
1a0053fc:	f023 0303 	bic.w	r3, r3, #3
1a005400:	f043 0302 	orr.w	r3, r3, #2
1a005404:	81a3      	strh	r3, [r4, #12]
1a005406:	e7e3      	b.n	1a0053d0 <__smakebuf_r+0xc>
1a005408:	4b0d      	ldr	r3, [pc, #52]	; (1a005440 <__smakebuf_r+0x7c>)
1a00540a:	62b3      	str	r3, [r6, #40]	; 0x28
1a00540c:	89a3      	ldrh	r3, [r4, #12]
1a00540e:	6020      	str	r0, [r4, #0]
1a005410:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a005414:	81a3      	strh	r3, [r4, #12]
1a005416:	9b00      	ldr	r3, [sp, #0]
1a005418:	6163      	str	r3, [r4, #20]
1a00541a:	9b01      	ldr	r3, [sp, #4]
1a00541c:	6120      	str	r0, [r4, #16]
1a00541e:	b15b      	cbz	r3, 1a005438 <__smakebuf_r+0x74>
1a005420:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a005424:	4630      	mov	r0, r6
1a005426:	f7fb f99d 	bl	1a000764 <_isatty_r>
1a00542a:	b128      	cbz	r0, 1a005438 <__smakebuf_r+0x74>
1a00542c:	89a3      	ldrh	r3, [r4, #12]
1a00542e:	f023 0303 	bic.w	r3, r3, #3
1a005432:	f043 0301 	orr.w	r3, r3, #1
1a005436:	81a3      	strh	r3, [r4, #12]
1a005438:	89a3      	ldrh	r3, [r4, #12]
1a00543a:	431d      	orrs	r5, r3
1a00543c:	81a5      	strh	r5, [r4, #12]
1a00543e:	e7cd      	b.n	1a0053dc <__smakebuf_r+0x18>
1a005440:	1a004735 	.word	0x1a004735
1a005444:	ffffffff 	.word	0xffffffff
1a005448:	ffffffff 	.word	0xffffffff
1a00544c:	ffffffff 	.word	0xffffffff

1a005450 <memchr>:
1a005450:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a005454:	2a10      	cmp	r2, #16
1a005456:	db2b      	blt.n	1a0054b0 <memchr+0x60>
1a005458:	f010 0f07 	tst.w	r0, #7
1a00545c:	d008      	beq.n	1a005470 <memchr+0x20>
1a00545e:	f810 3b01 	ldrb.w	r3, [r0], #1
1a005462:	3a01      	subs	r2, #1
1a005464:	428b      	cmp	r3, r1
1a005466:	d02d      	beq.n	1a0054c4 <memchr+0x74>
1a005468:	f010 0f07 	tst.w	r0, #7
1a00546c:	b342      	cbz	r2, 1a0054c0 <memchr+0x70>
1a00546e:	d1f6      	bne.n	1a00545e <memchr+0xe>
1a005470:	b4f0      	push	{r4, r5, r6, r7}
1a005472:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a005476:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a00547a:	f022 0407 	bic.w	r4, r2, #7
1a00547e:	f07f 0700 	mvns.w	r7, #0
1a005482:	2300      	movs	r3, #0
1a005484:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a005488:	3c08      	subs	r4, #8
1a00548a:	ea85 0501 	eor.w	r5, r5, r1
1a00548e:	ea86 0601 	eor.w	r6, r6, r1
1a005492:	fa85 f547 	uadd8	r5, r5, r7
1a005496:	faa3 f587 	sel	r5, r3, r7
1a00549a:	fa86 f647 	uadd8	r6, r6, r7
1a00549e:	faa5 f687 	sel	r6, r5, r7
1a0054a2:	b98e      	cbnz	r6, 1a0054c8 <memchr+0x78>
1a0054a4:	d1ee      	bne.n	1a005484 <memchr+0x34>
1a0054a6:	bcf0      	pop	{r4, r5, r6, r7}
1a0054a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a0054ac:	f002 0207 	and.w	r2, r2, #7
1a0054b0:	b132      	cbz	r2, 1a0054c0 <memchr+0x70>
1a0054b2:	f810 3b01 	ldrb.w	r3, [r0], #1
1a0054b6:	3a01      	subs	r2, #1
1a0054b8:	ea83 0301 	eor.w	r3, r3, r1
1a0054bc:	b113      	cbz	r3, 1a0054c4 <memchr+0x74>
1a0054be:	d1f8      	bne.n	1a0054b2 <memchr+0x62>
1a0054c0:	2000      	movs	r0, #0
1a0054c2:	4770      	bx	lr
1a0054c4:	3801      	subs	r0, #1
1a0054c6:	4770      	bx	lr
1a0054c8:	2d00      	cmp	r5, #0
1a0054ca:	bf06      	itte	eq
1a0054cc:	4635      	moveq	r5, r6
1a0054ce:	3803      	subeq	r0, #3
1a0054d0:	3807      	subne	r0, #7
1a0054d2:	f015 0f01 	tst.w	r5, #1
1a0054d6:	d107      	bne.n	1a0054e8 <memchr+0x98>
1a0054d8:	3001      	adds	r0, #1
1a0054da:	f415 7f80 	tst.w	r5, #256	; 0x100
1a0054de:	bf02      	ittt	eq
1a0054e0:	3001      	addeq	r0, #1
1a0054e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a0054e6:	3001      	addeq	r0, #1
1a0054e8:	bcf0      	pop	{r4, r5, r6, r7}
1a0054ea:	3801      	subs	r0, #1
1a0054ec:	4770      	bx	lr
1a0054ee:	bf00      	nop

1a0054f0 <__malloc_lock>:
1a0054f0:	4801      	ldr	r0, [pc, #4]	; (1a0054f8 <__malloc_lock+0x8>)
1a0054f2:	f7ff ba14 	b.w	1a00491e <__retarget_lock_acquire_recursive>
1a0054f6:	bf00      	nop
1a0054f8:	10002bec 	.word	0x10002bec

1a0054fc <__malloc_unlock>:
1a0054fc:	4801      	ldr	r0, [pc, #4]	; (1a005504 <__malloc_unlock+0x8>)
1a0054fe:	f7ff ba0f 	b.w	1a004920 <__retarget_lock_release_recursive>
1a005502:	bf00      	nop
1a005504:	10002bec 	.word	0x10002bec

1a005508 <Gamepad_ReportDescSize>:
1a005508:	ffff004c                                L...

1a00550c <Gamepad_ReportDescriptor>:
1a00550c:	05090105 010501a1 31093009 7f258115     .........0.1..%.
1a00551c:	08750295 02950281 01810875 39090105     ..u.....u......9
1a00552c:	08250115 3b460035 75019501 95028108     ..%.5.F;...u....
1a00553c:	81087502 19090501 15062901 95012500     .u.......)...%..
1a00554c:	81017506 75029502 c0018101              .u.....u....

1a005558 <USB_DeviceDescriptor>:
1a005558:	02000112 40000000 00861fc9 02010100     .......@........
1a005568:	ffff0103                                ....

1a00556c <USB_DeviceQualifier>:
1a00556c:	0200060a 40000000 ffff0001              .......@....

1a005578 <USB_StringDescriptor>:
1a005578:	04090304 00470326 00750072 006f0070     ....&.G.r.u.p.o.
1a005588:	004e0020 006f0072 0020002e 00200032      .N.r.o... .2. .
1a005598:	0020002d 00440054 03220050 0050004c     -. .T.D.P.".L.P.
1a0055a8:	00310043 00780038 00200078 00410047     C.1.8.x.x. .G.A.
1a0055b8:	0045004d 00410050 00200044 0041031c     M.E.P.A.D. ...A.
1a0055c8:	00430042 00310044 00330032 00350034     B.C.D.1.2.3.4.5.
1a0055d8:	00370036 00390038 0041031a 00430052     6.7.8.9...A.R.C.
1a0055e8:	00440041 00200045 00540053 00430049     A.D.E. .S.T.I.C.
1a0055f8:	                                         K.

1a0055fa <Keyboard_ReportDescSize>:
1a0055fa:	                                         ?.

1a0055fc <Keyboard_ReportDescriptor>:
1a0055fc:	06090105 070501a1 e729e019 01250015     ..........)...%.
1a00560c:	08950175 01950281 01810875 01750595     u.......u.....u.
1a00561c:	01190805 02910529 03750195 06950191     ....).....u.....
1a00562c:	00150875 07056525 65290019 ffc00081     u...%e....)e....
1a00563c:	656e6f43 6e617463 2e2e6f64 0000002e     Conectando......
1a00564c:	7473694c 6170206f 6a206172 72616775     Listo para jugar
1a00565c:	00000000 746e6f43 656c6f72 ffff0073     ....Controles...
1a00566c:	51726d54 ffffff00 20726d54 00637653     TmrQ....Tmr Svc.
1a00567c:	454c4449 ffffff00 6c707041 74616369     IDLE....Applicat
1a00568c:	206e6f69 6c6c614d 4620636f 656c6961     ion Malloc Faile
1a00569c:	6f482064 0d216b6f 00000000 7362696c     d Hook!.....libs
1a0056ac:	6572662f 6f747265 6f732f73 65637275     /freertos/source
1a0056bc:	6f6f682f 632e736b ffffff00 70410a0d     /hooks.c......Ap
1a0056cc:	63696c70 6f697461 7453206e 206b6361     plication Stack 
1a0056dc:	7265764f 776f6c66 6f202121 6154206e     Overflow!! on Ta
1a0056ec:	203a6b73 0a0d7325 ffffff00 41760a0d     sk: %s........vA
1a0056fc:	72657373 6c614374 2864656c 200a0d29     ssertCalled().. 
1a00570c:	4c4c2020 20656e69 626d754e 3d207265       LLine Number =
1a00571c:	0d642520 2020200a 656c6946 6d614e20      %d..   File Nam
1a00572c:	203d2065 0a0d7325 ff000a0d              e = %s......

1a005738 <InitClkStates>:
1a005738:	01010f01                                ....

1a00573c <pinmuxing>:
1a00573c:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a00574c:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a00575c:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a00576c:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a00577c:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a00578c:	00d50301 00d50401 00160107 00560207     ..............V.
1a00579c:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a0057ac:	00570206                                ..W.

1a0057b0 <ExtRateIn>:
1a0057b0:	00000000                                ....

1a0057b4 <GpioButtons>:
1a0057b4:	08000400 09010900                       ........

1a0057bc <GpioLeds>:
1a0057bc:	01050005 0e000205 0c010b01              ............

1a0057c8 <GpioPorts>:
1a0057c8:	03030003 0f050403 05031005 07030603     ................
1a0057d8:	ffff0802                                ....

1a0057dc <OscRateIn>:
1a0057dc:	00b71b00                                ....

1a0057e0 <InitClkStates>:
1a0057e0:	00010100 00010909 0001090a 01010701     ................
1a0057f0:	00010902 00010906 0101090c 0001090d     ................
1a005800:	0001090e 0001090f 00010910 00010911     ................
1a005810:	00010912 00010913 00011114 00011119     ................
1a005820:	0001111a 0001111b                       ........

1a005828 <usbPLLSetup>:
1a005828:	0000601d 06167ffa 00000000 00000000     .`..............
1a005838:	1c9c3800 08040201 0f0f0f03 ffff00ff     .8..............

1a005848 <periph_to_base>:
1a005848:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a005858:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a005868:	000100e0 01000100 01200003 00060120     .......... . ...
1a005878:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a005888:	01820013 00120182 01a201a2 01c20011     ................
1a005898:	001001c2 01e201e2 0202000f 000e0202     ................
1a0058a8:	02220222 0223000d 001c0223              "."...#.#...

1a0058b4 <UART_BClock>:
1a0058b4:	01a201c2 01620182                       ......b.

1a0058bc <UART_PClock>:
1a0058bc:	00820081 00a200a1                       ........

1a0058c4 <gpioPinsInit>:
1a0058c4:	02000104 00050701 05010d03 04080100     ................
1a0058d4:	02020002 02000304 00000403 04070002     ................
1a0058e4:	030c0300 09050402 05040103 04030208     ................
1a0058f4:	04020305 06040504 0802000c 03000b06     ................
1a005904:	00090607 07060503 060f0504 03030004     ................
1a005914:	02000404 00050404 06040502 04060200     ................
1a005924:	0c050408 05040a04 0003010e 14010a00     ................
1a005934:	010f0000 0d000012 00001101 0010010c     ................
1a005944:	07070300 000f0300 01000001 00000000     ................
1a005954:	000a0600 08060603 06100504 04030005     ................
1a005964:	03000106 04090400 04010d05 010b0000     ................
1a005974:	0200000f 00000001 00010104 02010800     ................
1a005984:	01090000 09010006 05040002 04010200     ................
1a005994:	02020105 02020504 0e00000a 01000b02     ................
1a0059a4:	000c020b ffff0c01 00061a80 0000000a     ................

1a0059b4 <lpcUarts>:
1a0059b4:	40081000 06020406 00180205 40081000     ...@...........@
1a0059c4:	09070509 00180706 40082000 00000000     ......... .@....
1a0059d4:	00190000 400c1000 07060107 001a0602     .......@........
1a0059e4:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a0059f4:	02020302 001b0204 5f425355 5f444948     ........USB_HID_
1a005a04:	53554f4d 00000d45 5f425355 5f444948     MOUSE...USB_HID_
1a005a14:	4259454b 4452414f 0000000d 5f425355     KEYBOARD....USB_
1a005a24:	5f444948 454e4547 0d434952 00000000     HID_GENERIC.....
1a005a34:	5f425355 5f434443 54524155 0000000d     USB_CDC_UART....
1a005a44:	5f425355 5f43534d 56495244 00000d45     USB_MSC_DRIVE...
1a005a54:	6f727245 79202c72 6d20756f 20747375     Error, you must 
1a005a64:	20657375 61762061 2064696c 20425355     use a valid USB 
1a005a74:	69766564 63206563 7373616c 0000000d     device class....
1a005a84:	d494c080                                ....

1a005a88 <__sf_fake_stderr>:
	...

1a005aa8 <__sf_fake_stdin>:
	...

1a005ac8 <__sf_fake_stdout>:
	...

1a005ae8 <_global_impure_ptr>:
1a005ae8:	1000008c 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
1a005af8:	47464567 32313000 36353433 41393837     gEFG.0123456789A
1a005b08:	45444342 31300046 35343332 39383736     BCDEF.0123456789
1a005b18:	64636261 ff006665                       abcdef..
