Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May  5 20:09:02 2024
| Host         : MikeHP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     57          
LUTAR-1    Warning           LUT drives async reset alert    6           
TIMING-18  Warning           Missing input or output delay   3           
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (93)
5. checking no_input_delay (4)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (96)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: irst (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_tdc/FFDelayStart_2/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: u_tdc/u_EdgeDetector/edge_detector_ffd0/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: u_tdc/u_EdgeDetector/edge_detector_ffd1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_tdc/u_merge/Reg_rstint_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tdc/u_merge/storeStart_reg_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tdc/u_merge/storeStop_reg_C/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (93)
-------------------------------------------------
 There are 93 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.228        0.000                      0                 1857        0.140        0.000                      0                 1857        1.100        0.000                       0                   848  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_p                               {0.000 2.500}        5.000           200.000         
  clk_out2_block_clock_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clk_out_block_clock_clk_wiz_0_0   {0.000 67.813}       135.625         7.373           
  clkfbout_block_clock_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                                 1.100        0.000                       0                     1  
  clk_out2_block_clock_clk_wiz_0_0        0.228        0.000                      0                 1123        0.161        0.000                      0                 1123        2.000        0.000                       0                   804  
  clk_out_block_clock_clk_wiz_0_0       133.680        0.000                      0                   11        0.140        0.000                      0                   11       67.312        0.000                       0                    41  
  clkfbout_block_clock_clk_wiz_0_0                                                                                                                                                    3.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out2_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0        0.689        0.000                      0                  723        0.452        0.000                      0                  723  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                                                                                                
(none)                            clk_out2_block_clock_clk_wiz_0_0                                    
(none)                            clk_out_block_clock_clk_wiz_0_0                                     
(none)                            clkfbout_block_clock_clk_wiz_0_0                                    
(none)                                                              clk_out2_block_clock_clk_wiz_0_0  
(none)                                                              clk_out_block_clock_clk_wiz_0_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk3[26].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.185ns (25.245%)  route 3.509ns (74.755%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 9.767 - 5.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.426     5.064    u_tdc/u_FineDelay/clk
    SLICE_X118Y107       FDCE                                         r  u_tdc/u_FineDelay/genblk3[26].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y107       FDCE (Prop_fdce_C_Q)         0.379     5.443 r  u_tdc/u_FineDelay/genblk3[26].Startff/Q
                         net (fo=9, routed)           0.964     6.407    u_tdc/u_DecStart/wDecoStartIn[26]
    SLICE_X118Y108       LUT2 (Prop_lut2_I0_O)        0.119     6.526 r  u_tdc/u_DecStart/wDecoStartOut[4]_INST_0_i_35/O
                         net (fo=1, routed)           0.352     6.878    u_tdc/u_DecStart/wDecoStartOut[4]_INST_0_i_35_n_0
    SLICE_X118Y108       LUT6 (Prop_lut6_I2_O)        0.267     7.145 f  u_tdc/u_DecStart/wDecoStartOut[4]_INST_0_i_24/O
                         net (fo=4, routed)           0.387     7.532    u_tdc/u_DecStart/wDecoStartOut[4]_INST_0_i_24_n_0
    SLICE_X117Y108       LUT4 (Prop_lut4_I3_O)        0.105     7.637 r  u_tdc/u_DecStart/wDecoStartOut[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.765     8.402    u_tdc/u_DecStart/wDecoStartOut[4]_INST_0_i_10_n_0
    SLICE_X120Y115       LUT4 (Prop_lut4_I1_O)        0.105     8.507 r  u_tdc/u_DecStart/wDecoStartOut[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.332     8.839    u_tdc/u_DecStart/wDecoStartOut[3]_INST_0_i_10_n_0
    SLICE_X122Y115       LUT6 (Prop_lut6_I1_O)        0.105     8.944 r  u_tdc/u_DecStart/wDecoStartOut[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.709     9.653    u_tdc/u_DecStart/wDecoStartOut[3]_INST_0_i_2_n_0
    SLICE_X125Y119       LUT6 (Prop_lut6_I2_O)        0.105     9.758 r  u_tdc/u_DecStart/wDecoStartOut[3]_INST_0/O
                         net (fo=1, routed)           0.000     9.758    u_tdc/u_merge/StartEdge[3]
    SLICE_X125Y119       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.310     9.767    u_tdc/u_merge/clk
    SLICE_X125Y119       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[3]/C
                         clock pessimism              0.247    10.014    
                         clock uncertainty           -0.061     9.953    
    SLICE_X125Y119       FDRE (Setup_fdre_C_D)        0.033     9.986    u_tdc/u_merge/StartEdge_stored_reg[3]
  -------------------------------------------------------------------
                         required time                          9.986    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk3[128].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.009ns (21.310%)  route 3.726ns (78.690%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 9.770 - 5.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.420     5.058    u_tdc/u_FineDelay/clk
    SLICE_X123Y115       FDCE                                         r  u_tdc/u_FineDelay/genblk3[128].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y115       FDCE (Prop_fdce_C_Q)         0.379     5.437 r  u_tdc/u_FineDelay/genblk3[128].Startff/Q
                         net (fo=9, routed)           0.880     6.316    u_tdc/u_DecStart/wDecoStartIn[128]
    SLICE_X122Y115       LUT6 (Prop_lut6_I2_O)        0.105     6.421 f  u_tdc/u_DecStart/wDecoStartOut[7]_INST_0_i_7/O
                         net (fo=1, routed)           0.694     7.115    u_tdc/u_DecStart/wDecoStartOut[7]_INST_0_i_7_n_0
    SLICE_X123Y116       LUT6 (Prop_lut6_I3_O)        0.105     7.220 r  u_tdc/u_DecStart/wDecoStartOut[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.480     7.700    u_tdc/u_DecStart/wDecoStartOut[7]_INST_0_i_1_n_0
    SLICE_X121Y114       LUT6 (Prop_lut6_I0_O)        0.105     7.805 f  u_tdc/u_DecStart/wDecoStartOut[2]_INST_0_i_20/O
                         net (fo=3, routed)           0.474     8.279    u_tdc/u_DecStart/wDecoStartOut[2]_INST_0_i_20_n_0
    SLICE_X121Y116       LUT4 (Prop_lut4_I1_O)        0.105     8.384 r  u_tdc/u_DecStart/wDecoStartOut[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.659     9.043    u_tdc/u_DecStart/wDecoStartOut[1]_INST_0_i_7_n_0
    SLICE_X125Y116       LUT6 (Prop_lut6_I1_O)        0.105     9.148 f  u_tdc/u_DecStart/wDecoStartOut[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.540     9.688    u_tdc/u_DecStart/wDecoStartOut[1]_INST_0_i_1_n_0
    SLICE_X124Y116       LUT6 (Prop_lut6_I0_O)        0.105     9.793 r  u_tdc/u_DecStart/wDecoStartOut[1]_INST_0/O
                         net (fo=1, routed)           0.000     9.793    u_tdc/u_merge/StartEdge[1]
    SLICE_X124Y116       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.313     9.770    u_tdc/u_merge/clk
    SLICE_X124Y116       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[1]/C
                         clock pessimism              0.247    10.017    
                         clock uncertainty           -0.061     9.956    
    SLICE_X124Y116       FDRE (Setup_fdre_C_D)        0.076    10.032    u_tdc/u_merge/StartEdge_stored_reg[1]
  -------------------------------------------------------------------
                         required time                         10.032    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[208].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.080ns (22.998%)  route 3.616ns (77.002%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 9.764 - 5.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.404     5.042    u_tdc/u_FineDelay/clk
    SLICE_X107Y123       FDCE                                         r  u_tdc/u_FineDelay/genblk4[208].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDCE (Prop_fdce_C_Q)         0.379     5.421 f  u_tdc/u_FineDelay/genblk4[208].StopFF/Q
                         net (fo=9, routed)           1.004     6.425    u_tdc/u_DecStop/wDecoStoptIn[208]
    SLICE_X107Y123       LUT3 (Prop_lut3_I2_O)        0.119     6.544 f  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_54/O
                         net (fo=1, routed)           0.471     7.016    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_54_n_0
    SLICE_X109Y123       LUT5 (Prop_lut5_I4_O)        0.267     7.283 f  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_26/O
                         net (fo=1, routed)           0.651     7.934    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_26_n_0
    SLICE_X109Y122       LUT6 (Prop_lut6_I4_O)        0.105     8.039 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_7/O
                         net (fo=5, routed)           0.667     8.705    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_7_n_0
    SLICE_X113Y121       LUT6 (Prop_lut6_I2_O)        0.105     8.810 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.823     9.633    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_1_n_0
    SLICE_X110Y116       LUT6 (Prop_lut6_I0_O)        0.105     9.738 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0/O
                         net (fo=1, routed)           0.000     9.738    u_tdc/u_merge/FallEdge[2]
    SLICE_X110Y116       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.307     9.764    u_tdc/u_merge/clk
    SLICE_X110Y116       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[2]/C
                         clock pessimism              0.247    10.011    
                         clock uncertainty           -0.061     9.950    
    SLICE_X110Y116       FDRE (Setup_fdre_C_D)        0.030     9.980    u_tdc/u_merge/StopEdge_stored_reg[2]
  -------------------------------------------------------------------
                         required time                          9.980    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk3[234].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 1.009ns (21.704%)  route 3.640ns (78.297%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 9.766 - 5.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.412     5.050    u_tdc/u_FineDelay/clk
    SLICE_X122Y122       FDCE                                         r  u_tdc/u_FineDelay/genblk3[234].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y122       FDCE (Prop_fdce_C_Q)         0.379     5.429 f  u_tdc/u_FineDelay/genblk3[234].Startff/Q
                         net (fo=8, routed)           0.965     6.394    u_tdc/u_DecStart/wDecoStartIn[234]
    SLICE_X120Y122       LUT6 (Prop_lut6_I0_O)        0.105     6.499 r  u_tdc/u_DecStart/wDecoStartOut[1]_INST_0_i_26/O
                         net (fo=3, routed)           0.632     7.131    u_tdc/u_DecStart/wDecoStartOut[1]_INST_0_i_26_n_0
    SLICE_X122Y121       LUT5 (Prop_lut5_I1_O)        0.105     7.236 r  u_tdc/u_DecStart/wDecoStartOut[5]_INST_0_i_4/O
                         net (fo=4, routed)           0.367     7.603    u_tdc/u_DecStart/wDecoStartOut[5]_INST_0_i_4_n_0
    SLICE_X122Y121       LUT3 (Prop_lut3_I0_O)        0.105     7.708 r  u_tdc/u_DecStart/wDecoStartOut[5]_INST_0_i_1/O
                         net (fo=3, routed)           0.342     8.050    u_tdc/u_DecStart/wDecoStartOut[5]_INST_0_i_1_n_0
    SLICE_X123Y119       LUT2 (Prop_lut2_I0_O)        0.105     8.155 r  u_tdc/u_DecStart/wDecoStartOut[7]_INST_0_i_15/O
                         net (fo=8, routed)           0.565     8.720    u_tdc/u_DecStart/wDecoStartOut[7]_INST_0_i_15_n_0
    SLICE_X121Y119       LUT3 (Prop_lut3_I1_O)        0.105     8.825 r  u_tdc/u_DecStart/wDecoStartOut[7]_INST_0_i_3/O
                         net (fo=8, routed)           0.769     9.594    u_tdc/u_DecStart/wDecoStartOut[7]_INST_0_i_3_n_0
    SLICE_X118Y117       LUT6 (Prop_lut6_I3_O)        0.105     9.699 r  u_tdc/u_DecStart/wDecoStartOut[2]_INST_0/O
                         net (fo=1, routed)           0.000     9.699    u_tdc/u_merge/StartEdge[2]
    SLICE_X118Y117       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.309     9.766    u_tdc/u_merge/clk
    SLICE_X118Y117       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[2]/C
                         clock pessimism              0.247    10.013    
                         clock uncertainty           -0.061     9.952    
    SLICE_X118Y117       FDRE (Setup_fdre_C_D)        0.033     9.985    u_tdc/u_merge/StartEdge_stored_reg[2]
  -------------------------------------------------------------------
                         required time                          9.985    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[208].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 1.185ns (25.491%)  route 3.464ns (74.509%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 9.762 - 5.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.404     5.042    u_tdc/u_FineDelay/clk
    SLICE_X107Y123       FDCE                                         r  u_tdc/u_FineDelay/genblk4[208].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDCE (Prop_fdce_C_Q)         0.379     5.421 r  u_tdc/u_FineDelay/genblk4[208].StopFF/Q
                         net (fo=9, routed)           1.004     6.425    u_tdc/u_DecStop/wDecoStoptIn[208]
    SLICE_X107Y123       LUT3 (Prop_lut3_I2_O)        0.119     6.544 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_54/O
                         net (fo=1, routed)           0.471     7.016    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_54_n_0
    SLICE_X109Y123       LUT5 (Prop_lut5_I4_O)        0.267     7.283 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_26/O
                         net (fo=1, routed)           0.651     7.934    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_26_n_0
    SLICE_X109Y122       LUT6 (Prop_lut6_I4_O)        0.105     8.039 f  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_7/O
                         net (fo=5, routed)           0.367     8.406    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_7_n_0
    SLICE_X109Y120       LUT6 (Prop_lut6_I2_O)        0.105     8.511 f  u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_15/O
                         net (fo=2, routed)           0.461     8.972    u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_15_n_0
    SLICE_X109Y119       LUT5 (Prop_lut5_I0_O)        0.105     9.077 r  u_tdc/u_DecStop/wDecoStopOut[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.509     9.586    u_tdc/u_DecStop/wDecoStopOut[3]_INST_0_i_4_n_0
    SLICE_X111Y118       LUT6 (Prop_lut6_I5_O)        0.105     9.691 r  u_tdc/u_DecStop/wDecoStopOut[3]_INST_0/O
                         net (fo=1, routed)           0.000     9.691    u_tdc/u_merge/FallEdge[3]
    SLICE_X111Y118       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.305     9.762    u_tdc/u_merge/clk
    SLICE_X111Y118       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[3]/C
                         clock pessimism              0.247    10.009    
                         clock uncertainty           -0.061     9.948    
    SLICE_X111Y118       FDRE (Setup_fdre_C_D)        0.033     9.981    u_tdc/u_merge/StopEdge_stored_reg[3]
  -------------------------------------------------------------------
                         required time                          9.981    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk3[71].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.009ns (21.570%)  route 3.669ns (78.430%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 9.767 - 5.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.422     5.060    u_tdc/u_FineDelay/clk
    SLICE_X118Y113       FDCE                                         r  u_tdc/u_FineDelay/genblk3[71].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y113       FDCE (Prop_fdce_C_Q)         0.379     5.439 r  u_tdc/u_FineDelay/genblk3[71].Startff/Q
                         net (fo=6, routed)           0.719     6.158    u_tdc/u_DecStart/wDecoStartIn[71]
    SLICE_X119Y113       LUT6 (Prop_lut6_I2_O)        0.105     6.263 f  u_tdc/u_DecStart/wDecoStartOut[6]_INST_0_i_36/O
                         net (fo=4, routed)           0.841     7.104    u_tdc/u_DecStart/wDecoStartOut[6]_INST_0_i_36_n_0
    SLICE_X118Y115       LUT6 (Prop_lut6_I0_O)        0.105     7.209 f  u_tdc/u_DecStart/wDecoStartOut[6]_INST_0_i_13/O
                         net (fo=2, routed)           0.461     7.670    u_tdc/u_DecStart/wDecoStartOut[6]_INST_0_i_13_n_0
    SLICE_X121Y113       LUT6 (Prop_lut6_I4_O)        0.105     7.775 f  u_tdc/u_DecStart/wDecoStartOut[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.699     8.474    u_tdc/u_DecStart/wDecoStartOut[6]_INST_0_i_3_n_0
    SLICE_X122Y113       LUT5 (Prop_lut5_I1_O)        0.105     8.579 f  u_tdc/u_DecStart/wDecoStartOut[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.481     9.060    u_tdc/u_DecStart/wDecoStartOut[0]_INST_0_i_18_n_0
    SLICE_X119Y115       LUT6 (Prop_lut6_I5_O)        0.105     9.165 r  u_tdc/u_DecStart/wDecoStartOut[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.468     9.633    u_tdc/u_DecStart/wDecoStartOut[0]_INST_0_i_3_n_0
    SLICE_X116Y115       LUT6 (Prop_lut6_I3_O)        0.105     9.738 r  u_tdc/u_DecStart/wDecoStartOut[0]_INST_0/O
                         net (fo=1, routed)           0.000     9.738    u_tdc/u_merge/StartEdge[0]
    SLICE_X116Y115       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.310     9.767    u_tdc/u_merge/clk
    SLICE_X116Y115       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[0]/C
                         clock pessimism              0.264    10.031    
                         clock uncertainty           -0.061     9.970    
    SLICE_X116Y115       FDRE (Setup_fdre_C_D)        0.076    10.046    u_tdc/u_merge/StartEdge_stored_reg[0]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[208].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 1.185ns (25.434%)  route 3.474ns (74.566%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 9.765 - 5.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.404     5.042    u_tdc/u_FineDelay/clk
    SLICE_X107Y123       FDCE                                         r  u_tdc/u_FineDelay/genblk4[208].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDCE (Prop_fdce_C_Q)         0.379     5.421 f  u_tdc/u_FineDelay/genblk4[208].StopFF/Q
                         net (fo=9, routed)           1.004     6.425    u_tdc/u_DecStop/wDecoStoptIn[208]
    SLICE_X107Y123       LUT3 (Prop_lut3_I2_O)        0.119     6.544 f  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_54/O
                         net (fo=1, routed)           0.471     7.016    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_54_n_0
    SLICE_X109Y123       LUT5 (Prop_lut5_I4_O)        0.267     7.283 f  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_26/O
                         net (fo=1, routed)           0.651     7.934    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_26_n_0
    SLICE_X109Y122       LUT6 (Prop_lut6_I4_O)        0.105     8.039 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_7/O
                         net (fo=5, routed)           0.383     8.421    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_7_n_0
    SLICE_X110Y121       LUT6 (Prop_lut6_I5_O)        0.105     8.526 f  u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_23/O
                         net (fo=1, routed)           0.332     8.859    u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_23_n_0
    SLICE_X110Y123       LUT6 (Prop_lut6_I3_O)        0.105     8.964 r  u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.633     9.596    u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_5_n_0
    SLICE_X108Y114       LUT6 (Prop_lut6_I5_O)        0.105     9.701 r  u_tdc/u_DecStop/wDecoStopOut[0]_INST_0/O
                         net (fo=1, routed)           0.000     9.701    u_tdc/u_merge/FallEdge[0]
    SLICE_X108Y114       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.308     9.765    u_tdc/u_merge/clk
    SLICE_X108Y114       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[0]/C
                         clock pessimism              0.247    10.012    
                         clock uncertainty           -0.061     9.951    
    SLICE_X108Y114       FDRE (Setup_fdre_C_D)        0.076    10.027    u_tdc/u_merge/StopEdge_stored_reg[0]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[208].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.185ns (25.744%)  route 3.418ns (74.256%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 9.763 - 5.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.404     5.042    u_tdc/u_FineDelay/clk
    SLICE_X107Y123       FDCE                                         r  u_tdc/u_FineDelay/genblk4[208].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDCE (Prop_fdce_C_Q)         0.379     5.421 r  u_tdc/u_FineDelay/genblk4[208].StopFF/Q
                         net (fo=9, routed)           1.004     6.425    u_tdc/u_DecStop/wDecoStoptIn[208]
    SLICE_X107Y123       LUT3 (Prop_lut3_I2_O)        0.119     6.544 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_54/O
                         net (fo=1, routed)           0.471     7.016    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_54_n_0
    SLICE_X109Y123       LUT5 (Prop_lut5_I4_O)        0.267     7.283 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_26/O
                         net (fo=1, routed)           0.651     7.934    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_26_n_0
    SLICE_X109Y122       LUT6 (Prop_lut6_I4_O)        0.105     8.039 f  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_7/O
                         net (fo=5, routed)           0.367     8.406    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_7_n_0
    SLICE_X109Y120       LUT6 (Prop_lut6_I2_O)        0.105     8.511 f  u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_15/O
                         net (fo=2, routed)           0.126     8.637    u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_15_n_0
    SLICE_X109Y120       LUT2 (Prop_lut2_I1_O)        0.105     8.742 r  u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_3/O
                         net (fo=8, routed)           0.798     9.540    u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_3_n_0
    SLICE_X111Y117       LUT5 (Prop_lut5_I2_O)        0.105     9.645 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0/O
                         net (fo=1, routed)           0.000     9.645    u_tdc/u_merge/FallEdge[5]
    SLICE_X111Y117       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.306     9.763    u_tdc/u_merge/clk
    SLICE_X111Y117       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[5]/C
                         clock pessimism              0.247    10.010    
                         clock uncertainty           -0.061     9.949    
    SLICE_X111Y117       FDRE (Setup_fdre_C_D)        0.032     9.981    u_tdc/u_merge/StopEdge_stored_reg[5]
  -------------------------------------------------------------------
                         required time                          9.981    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk3[187].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 1.009ns (21.864%)  route 3.606ns (78.136%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 9.767 - 5.000 ) 
    Source Clock Delay      (SCD):    5.046ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.408     5.046    u_tdc/u_FineDelay/clk
    SLICE_X117Y124       FDCE                                         r  u_tdc/u_FineDelay/genblk3[187].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y124       FDCE (Prop_fdce_C_Q)         0.379     5.425 f  u_tdc/u_FineDelay/genblk3[187].Startff/Q
                         net (fo=7, routed)           0.944     6.369    u_tdc/u_DecStart/wDecoStartIn[187]
    SLICE_X117Y124       LUT6 (Prop_lut6_I1_O)        0.105     6.474 r  u_tdc/u_DecStart/wDecoStartOut[3]_INST_0_i_36/O
                         net (fo=1, routed)           0.573     7.046    u_tdc/u_DecStart/wDecoStartOut[3]_INST_0_i_36_n_0
    SLICE_X119Y124       LUT4 (Prop_lut4_I2_O)        0.105     7.151 r  u_tdc/u_DecStart/wDecoStartOut[3]_INST_0_i_20/O
                         net (fo=4, routed)           0.289     7.440    u_tdc/u_DecStart/wDecoStartOut[3]_INST_0_i_20_n_0
    SLICE_X118Y125       LUT3 (Prop_lut3_I2_O)        0.105     7.545 r  u_tdc/u_DecStart/wDecoStartOut[1]_INST_0_i_21/O
                         net (fo=6, routed)           0.494     8.039    u_tdc/u_DecStart/wDecoStartOut[1]_INST_0_i_21_n_0
    SLICE_X118Y126       LUT2 (Prop_lut2_I1_O)        0.105     8.144 f  u_tdc/u_DecStart/wDecoStartOut[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.772     8.917    u_tdc/u_DecStart/wDecoStartOut[4]_INST_0_i_7_n_0
    SLICE_X122Y119       LUT6 (Prop_lut6_I4_O)        0.105     9.022 r  u_tdc/u_DecStart/wDecoStartOut[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.534     9.556    u_tdc/u_DecStart/wDecoStartOut[4]_INST_0_i_1_n_0
    SLICE_X120Y118       LUT6 (Prop_lut6_I0_O)        0.105     9.661 r  u_tdc/u_DecStart/wDecoStartOut[4]_INST_0/O
                         net (fo=1, routed)           0.000     9.661    u_tdc/u_merge/StartEdge[4]
    SLICE_X120Y118       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.310     9.767    u_tdc/u_merge/clk
    SLICE_X120Y118       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[4]/C
                         clock pessimism              0.247    10.014    
                         clock uncertainty           -0.061     9.953    
    SLICE_X120Y118       FDRE (Setup_fdre_C_D)        0.072    10.025    u_tdc/u_merge/StartEdge_stored_reg[4]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[218].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.009ns (22.142%)  route 3.548ns (77.858%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 9.764 - 5.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.404     5.042    u_tdc/u_FineDelay/clk
    SLICE_X110Y125       FDCE                                         r  u_tdc/u_FineDelay/genblk4[218].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDCE (Prop_fdce_C_Q)         0.379     5.421 f  u_tdc/u_FineDelay/genblk4[218].StopFF/Q
                         net (fo=6, routed)           0.787     6.208    u_tdc/u_DecStop/wDecoStoptIn[218]
    SLICE_X111Y124       LUT5 (Prop_lut5_I0_O)        0.105     6.313 f  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_34/O
                         net (fo=2, routed)           0.718     7.031    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_34_n_0
    SLICE_X110Y124       LUT6 (Prop_lut6_I1_O)        0.105     7.136 f  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_18/O
                         net (fo=3, routed)           0.516     7.653    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_18_n_0
    SLICE_X110Y123       LUT4 (Prop_lut4_I0_O)        0.105     7.758 f  u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_14/O
                         net (fo=7, routed)           0.377     8.134    u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_14_n_0
    SLICE_X110Y122       LUT3 (Prop_lut3_I2_O)        0.105     8.239 f  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_17/O
                         net (fo=1, routed)           0.405     8.644    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_17_n_0
    SLICE_X110Y122       LUT6 (Prop_lut6_I2_O)        0.105     8.749 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.745     9.494    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_5_n_0
    SLICE_X111Y116       LUT6 (Prop_lut6_I4_O)        0.105     9.599 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0/O
                         net (fo=1, routed)           0.000     9.599    u_tdc/u_merge/FallEdge[4]
    SLICE_X111Y116       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.307     9.764    u_tdc/u_merge/clk
    SLICE_X111Y116       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[4]/C
                         clock pessimism              0.247    10.011    
                         clock uncertainty           -0.061     9.950    
    SLICE_X111Y116       FDRE (Setup_fdre_C_D)        0.030     9.980    u_tdc/u_merge/StopEdge_stored_reg[4]
  -------------------------------------------------------------------
                         required time                          9.980    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  0.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/genblk2[38].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[38].StopFF/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.839%)  route 0.288ns (67.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.658     2.092    u_tdc/u_FineDelay/clk
    SLICE_X115Y96        FDCE                                         r  u_tdc/u_FineDelay/genblk2[38].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y96        FDCE (Prop_fdce_C_Q)         0.141     2.233 r  u_tdc/u_FineDelay/genblk2[38].Firstff/Q
                         net (fo=2, routed)           0.288     2.522    u_tdc/u_FineDelay/wFirstFF[38]
    SLICE_X114Y109       FDCE                                         r  u_tdc/u_FineDelay/genblk4[38].StopFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.862     2.424    u_tdc/u_FineDelay/clk
    SLICE_X114Y109       FDCE                                         r  u_tdc/u_FineDelay/genblk4[38].StopFF/C
                         clock pessimism             -0.134     2.291    
    SLICE_X114Y109       FDCE (Hold_fdce_C_D)         0.070     2.361    u_tdc/u_FineDelay/genblk4[38].StopFF
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/genblk2[127].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[127].StopFF/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.310%)  route 0.109ns (43.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.585     2.019    u_tdc/u_FineDelay/clk
    SLICE_X115Y118       FDCE                                         r  u_tdc/u_FineDelay/genblk2[127].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y118       FDCE (Prop_fdce_C_Q)         0.141     2.160 r  u_tdc/u_FineDelay/genblk2[127].Firstff/Q
                         net (fo=2, routed)           0.109     2.269    u_tdc/u_FineDelay/wFirstFF[127]
    SLICE_X113Y117       FDCE                                         r  u_tdc/u_FineDelay/genblk4[127].StopFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.855     2.417    u_tdc/u_FineDelay/clk
    SLICE_X113Y117       FDCE                                         r  u_tdc/u_FineDelay/genblk4[127].StopFF/C
                         clock pessimism             -0.384     2.034    
    SLICE_X113Y117       FDCE (Hold_fdce_C_D)         0.072     2.106    u_tdc/u_FineDelay/genblk4[127].StopFF
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse/stored_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.164ns (73.177%)  route 0.060ns (26.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.593     2.027    u_tdc/u_Coarse/clk
    SLICE_X136Y111       FDRE                                         r  u_tdc/u_Coarse/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y111       FDRE (Prop_fdre_C_Q)         0.164     2.191 r  u_tdc/u_Coarse/count_reg[2]/Q
                         net (fo=2, routed)           0.060     2.251    u_tdc/u_Coarse/count[2]
    SLICE_X137Y111       FDRE                                         r  u_tdc/u_Coarse/stored_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.864     2.426    u_tdc/u_Coarse/clk
    SLICE_X137Y111       FDRE                                         r  u_tdc/u_Coarse/stored_reg[2]/C
                         clock pessimism             -0.387     2.040    
    SLICE_X137Y111       FDRE (Hold_fdre_C_D)         0.047     2.087    u_tdc/u_Coarse/stored_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[17]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.164ns (29.225%)  route 0.397ns (70.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.593     2.027    u_tdc/u_merge/clk
    SLICE_X136Y110       FDRE                                         r  u_tdc/u_merge/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y110       FDRE (Prop_fdre_C_Q)         0.164     2.191 r  u_tdc/u_merge/out_reg[17]/Q
                         net (fo=1, routed)           0.397     2.588    u_memory/oTDC[17]
    RAMB36_X7Y22         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.926     2.489    u_memory/clk_out2_0
    RAMB36_X7Y22         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.363     2.126    
    RAMB36_X7Y22         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[17])
                                                      0.296     2.422    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[19]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.164ns (29.018%)  route 0.401ns (70.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.593     2.027    u_tdc/u_merge/clk
    SLICE_X136Y110       FDRE                                         r  u_tdc/u_merge/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y110       FDRE (Prop_fdre_C_Q)         0.164     2.191 r  u_tdc/u_merge/out_reg[19]/Q
                         net (fo=1, routed)           0.401     2.592    u_memory/oTDC[19]
    RAMB36_X7Y22         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.926     2.489    u_memory/clk_out2_0
    RAMB36_X7Y22         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.363     2.126    
    RAMB36_X7Y22         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[19])
                                                      0.296     2.422    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse/stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.593     2.027    u_tdc/u_Coarse/clk
    SLICE_X137Y111       FDRE                                         r  u_tdc/u_Coarse/stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y111       FDRE (Prop_fdre_C_Q)         0.141     2.168 r  u_tdc/u_Coarse/stored_reg[2]/Q
                         net (fo=1, routed)           0.108     2.276    u_tdc/u_merge/Coarse[2]
    SLICE_X136Y110       FDRE                                         r  u_tdc/u_merge/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.864     2.426    u_tdc/u_merge/clk
    SLICE_X136Y110       FDRE                                         r  u_tdc/u_merge/out_reg[18]/C
                         clock pessimism             -0.384     2.043    
    SLICE_X136Y110       FDRE (Hold_fdre_C_D)         0.063     2.106    u_tdc/u_merge/out_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse/stored_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.593     2.027    u_tdc/u_Coarse/clk
    SLICE_X137Y111       FDRE                                         r  u_tdc/u_Coarse/stored_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y111       FDRE (Prop_fdre_C_Q)         0.141     2.168 r  u_tdc/u_Coarse/stored_reg[3]/Q
                         net (fo=1, routed)           0.108     2.276    u_tdc/u_merge/Coarse[3]
    SLICE_X136Y110       FDRE                                         r  u_tdc/u_merge/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.864     2.426    u_tdc/u_merge/clk
    SLICE_X136Y110       FDRE                                         r  u_tdc/u_merge/out_reg[19]/C
                         clock pessimism             -0.384     2.043    
    SLICE_X136Y110       FDRE (Hold_fdre_C_D)         0.063     2.106    u_tdc/u_merge/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[14]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.960%)  route 0.402ns (71.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.593     2.027    u_tdc/u_merge/clk
    SLICE_X132Y111       FDRE                                         r  u_tdc/u_merge/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y111       FDRE (Prop_fdre_C_Q)         0.164     2.191 r  u_tdc/u_merge/out_reg[14]/Q
                         net (fo=1, routed)           0.402     2.593    u_memory/oTDC[14]
    RAMB36_X7Y22         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.926     2.489    u_memory/clk_out2_0
    RAMB36_X7Y22         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.363     2.126    
    RAMB36_X7Y22         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[14])
                                                      0.296     2.422    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.593     2.027    u_tdc/u_Coarse/clk
    SLICE_X137Y111       FDRE                                         r  u_tdc/u_Coarse/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y111       FDRE (Prop_fdre_C_Q)         0.141     2.168 r  u_tdc/u_Coarse/stored_reg[0]/Q
                         net (fo=1, routed)           0.108     2.276    u_tdc/u_merge/Coarse[0]
    SLICE_X136Y110       FDRE                                         r  u_tdc/u_merge/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.864     2.426    u_tdc/u_merge/clk
    SLICE_X136Y110       FDRE                                         r  u_tdc/u_merge/out_reg[16]/C
                         clock pessimism             -0.384     2.043    
    SLICE_X136Y110       FDRE (Hold_fdre_C_D)         0.059     2.102    u_tdc/u_merge/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[4]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.164ns (28.757%)  route 0.406ns (71.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.593     2.027    u_tdc/u_merge/clk
    SLICE_X132Y111       FDRE                                         r  u_tdc/u_merge/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y111       FDRE (Prop_fdre_C_Q)         0.164     2.191 r  u_tdc/u_merge/out_reg[4]/Q
                         net (fo=1, routed)           0.406     2.597    u_memory/oTDC[4]
    RAMB36_X7Y22         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.926     2.489    u_memory/clk_out2_0
    RAMB36_X7Y22         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.363     2.126    
    RAMB36_X7Y22         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[4])
                                                      0.296     2.422    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         5.000       2.830      RAMB36_X7Y22     u_memory/u_FIFO36E1/WRCLK
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0    u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X134Y109   ledWR_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X134Y112   u_tdc/FFDelayStart_1/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X135Y112   u_tdc/FFDelayStart_2/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X135Y111   u_tdc/u_Coarse/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X136Y113   u_tdc/u_Coarse/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X136Y113   u_tdc/u_Coarse/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X136Y113   u_tdc/u_Coarse/count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X134Y109   ledWR_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X134Y109   ledWR_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X134Y112   u_tdc/FFDelayStart_1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X134Y112   u_tdc/FFDelayStart_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X135Y112   u_tdc/FFDelayStart_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X135Y112   u_tdc/FFDelayStart_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X135Y111   u_tdc/u_Coarse/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X135Y111   u_tdc/u_Coarse/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X136Y113   u_tdc/u_Coarse/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X136Y113   u_tdc/u_Coarse/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X134Y109   ledWR_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X134Y109   ledWR_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X134Y112   u_tdc/FFDelayStart_1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X134Y112   u_tdc/FFDelayStart_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X135Y112   u_tdc/FFDelayStart_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X135Y112   u_tdc/FFDelayStart_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X135Y111   u_tdc/u_Coarse/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X135Y111   u_tdc/u_Coarse/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X136Y113   u_tdc/u_Coarse/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X136Y113   u_tdc/u_Coarse/count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_block_clock_clk_wiz_0_0
  To Clock:  clk_out_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      133.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             133.680ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.625ns  (clk_out_block_clock_clk_wiz_0_0 rise@135.625ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.484ns (32.480%)  route 1.006ns (67.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 140.360 - 135.625 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.388     5.026    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379     5.405 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.715     6.120    counter_reg[3]
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.105     6.225 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.291     6.516    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    135.625   135.625 r  
    R3                                                0.000   135.625 r  clk_p (IN)
                         net (fo=0)                   0.000   135.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   136.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   137.479    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   137.553 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   139.005    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   139.082 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.278   140.360    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.291   140.651    
                         clock uncertainty           -0.103   140.548    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.352   140.196    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        140.196    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                133.680    

Slack (MET) :             133.680ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.625ns  (clk_out_block_clock_clk_wiz_0_0 rise@135.625ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.484ns (32.480%)  route 1.006ns (67.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 140.360 - 135.625 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.388     5.026    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379     5.405 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.715     6.120    counter_reg[3]
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.105     6.225 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.291     6.516    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    135.625   135.625 r  
    R3                                                0.000   135.625 r  clk_p (IN)
                         net (fo=0)                   0.000   135.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   136.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   137.479    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   137.553 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   139.005    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   139.082 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.278   140.360    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.291   140.651    
                         clock uncertainty           -0.103   140.548    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.352   140.196    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        140.196    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                133.680    

Slack (MET) :             133.680ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.625ns  (clk_out_block_clock_clk_wiz_0_0 rise@135.625ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.484ns (32.480%)  route 1.006ns (67.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 140.360 - 135.625 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.388     5.026    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379     5.405 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.715     6.120    counter_reg[3]
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.105     6.225 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.291     6.516    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    135.625   135.625 r  
    R3                                                0.000   135.625 r  clk_p (IN)
                         net (fo=0)                   0.000   135.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   136.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   137.479    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   137.553 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   139.005    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   139.082 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.278   140.360    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.291   140.651    
                         clock uncertainty           -0.103   140.548    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.352   140.196    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        140.196    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                133.680    

Slack (MET) :             133.680ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.625ns  (clk_out_block_clock_clk_wiz_0_0 rise@135.625ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.484ns (32.480%)  route 1.006ns (67.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 140.360 - 135.625 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.388     5.026    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379     5.405 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.715     6.120    counter_reg[3]
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.105     6.225 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.291     6.516    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    135.625   135.625 r  
    R3                                                0.000   135.625 r  clk_p (IN)
                         net (fo=0)                   0.000   135.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   136.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   137.479    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   137.553 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   139.005    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   139.082 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.278   140.360    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.291   140.651    
                         clock uncertainty           -0.103   140.548    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.352   140.196    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        140.196    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                133.680    

Slack (MET) :             133.680ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.625ns  (clk_out_block_clock_clk_wiz_0_0 rise@135.625ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.484ns (32.480%)  route 1.006ns (67.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 140.360 - 135.625 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.388     5.026    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379     5.405 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.715     6.120    counter_reg[3]
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.105     6.225 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.291     6.516    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    135.625   135.625 r  
    R3                                                0.000   135.625 r  clk_p (IN)
                         net (fo=0)                   0.000   135.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   136.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   137.479    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   137.553 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   139.005    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   139.082 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.278   140.360    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.291   140.651    
                         clock uncertainty           -0.103   140.548    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.352   140.196    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        140.196    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                133.680    

Slack (MET) :             134.247ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.625ns  (clk_out_block_clock_clk_wiz_0_0 rise@135.625ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.590ns (45.139%)  route 0.717ns (54.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 140.360 - 135.625 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.388     5.026    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.348     5.374 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.717     6.091    counter_reg[2]
    SLICE_X85Y146        LUT4 (Prop_lut4_I2_O)        0.242     6.333 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     6.333    counter[3]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    135.625   135.625 r  
    R3                                                0.000   135.625 r  clk_p (IN)
                         net (fo=0)                   0.000   135.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   136.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   137.479    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   137.553 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   139.005    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   139.082 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.278   140.360    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.291   140.651    
                         clock uncertainty           -0.103   140.548    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.032   140.580    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        140.580    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                134.247    

Slack (MET) :             134.274ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.625ns  (clk_out_block_clock_clk_wiz_0_0 rise@135.625ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.600ns (45.555%)  route 0.717ns (54.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 140.360 - 135.625 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.388     5.026    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.348     5.374 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.717     6.091    counter_reg[2]
    SLICE_X85Y146        LUT3 (Prop_lut3_I2_O)        0.252     6.343 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.343    counter[2]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    135.625   135.625 r  
    R3                                                0.000   135.625 r  clk_p (IN)
                         net (fo=0)                   0.000   135.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   136.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   137.479    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   137.553 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   139.005    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   139.082 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.278   140.360    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.291   140.651    
                         clock uncertainty           -0.103   140.548    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.069   140.617    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        140.617    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                134.274    

Slack (MET) :             134.274ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.625ns  (clk_out_block_clock_clk_wiz_0_0 rise@135.625ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.600ns (45.555%)  route 0.717ns (54.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 140.360 - 135.625 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.388     5.026    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.348     5.374 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.717     6.091    counter_reg[2]
    SLICE_X85Y146        LUT5 (Prop_lut5_I0_O)        0.252     6.343 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000     6.343    counter[4]_i_2_n_0
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    135.625   135.625 r  
    R3                                                0.000   135.625 r  clk_p (IN)
                         net (fo=0)                   0.000   135.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   136.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   137.479    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   137.553 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   139.005    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   139.082 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.278   140.360    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.291   140.651    
                         clock uncertainty           -0.103   140.548    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.069   140.617    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        140.617    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                134.274    

Slack (MET) :             134.306ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.625ns  (clk_out_block_clock_clk_wiz_0_0 rise@135.625ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.587ns (46.447%)  route 0.677ns (53.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 140.360 - 135.625 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.388     5.026    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.348     5.374 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.677     6.051    counter_reg[4]
    SLICE_X84Y146        LUT6 (Prop_lut6_I0_O)        0.239     6.290 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000     6.290    uart_clk_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    135.625   135.625 r  
    R3                                                0.000   135.625 r  clk_p (IN)
                         net (fo=0)                   0.000   135.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   136.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   137.479    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   137.553 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   139.005    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   139.082 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.278   140.360    clkWizard
    SLICE_X84Y146        FDRE                                         r  uart_clk_reg/C
                         clock pessimism              0.267   140.627    
                         clock uncertainty           -0.103   140.524    
    SLICE_X84Y146        FDRE (Setup_fdre_C_D)        0.072   140.596    uart_clk_reg
  -------------------------------------------------------------------
                         required time                        140.596    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                134.306    

Slack (MET) :             134.337ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.625ns  (clk_out_block_clock_clk_wiz_0_0 rise@135.625ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.484ns (39.827%)  route 0.731ns (60.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 140.360 - 135.625 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.388     5.026    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379     5.405 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.731     6.136    counter_reg[0]
    SLICE_X85Y146        LUT2 (Prop_lut2_I0_O)        0.105     6.241 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.241    counter[1]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    135.625   135.625 r  
    R3                                                0.000   135.625 r  clk_p (IN)
                         net (fo=0)                   0.000   135.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   136.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   137.479    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   137.553 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   139.005    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   139.082 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.278   140.360    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.291   140.651    
                         clock uncertainty           -0.103   140.548    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.030   140.578    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        140.578    
                         arrival time                          -6.241    
  -------------------------------------------------------------------
                         slack                                134.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.228%)  route 0.087ns (31.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     2.000    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     2.141 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.087     2.227    counter_reg[0]
    SLICE_X84Y146        LUT6 (Prop_lut6_I4_O)        0.045     2.272 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000     2.272    uart_clk_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.836     2.398    clkWizard
    SLICE_X84Y146        FDRE                                         r  uart_clk_reg/C
                         clock pessimism             -0.386     2.013    
    SLICE_X84Y146        FDRE (Hold_fdre_C_D)         0.120     2.133    uart_clk_reg
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.190ns (54.103%)  route 0.161ns (45.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     2.000    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     2.141 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.161     2.302    counter_reg[3]
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.049     2.351 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.351    counter[4]_i_2_n_0
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.836     2.398    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.399     2.000    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.107     2.107    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.574%)  route 0.161ns (46.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     2.000    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     2.141 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.161     2.302    counter_reg[3]
    SLICE_X85Y146        LUT4 (Prop_lut4_I3_O)        0.045     2.347 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.347    counter[3]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.836     2.398    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.399     2.000    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.092     2.092    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.183ns (49.336%)  route 0.188ns (50.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     2.000    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     2.141 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.188     2.329    counter_reg[1]
    SLICE_X85Y146        LUT3 (Prop_lut3_I0_O)        0.042     2.371 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.371    counter[2]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.836     2.398    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.399     2.000    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.107     2.107    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.743%)  route 0.188ns (50.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     2.000    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     2.141 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.188     2.329    counter_reg[1]
    SLICE_X85Y146        LUT2 (Prop_lut2_I1_O)        0.045     2.374 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.374    counter[1]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.836     2.398    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.399     2.000    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.091     2.091    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.600%)  route 0.251ns (57.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     2.000    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     2.141 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.251     2.391    counter_reg[0]
    SLICE_X85Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.436 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.436    counter[0]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.836     2.398    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.399     2.000    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.092     2.092    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.416%)  route 0.241ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     2.000    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128     2.128 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.125     2.253    counter_reg[4]
    SLICE_X85Y146        LUT5 (Prop_lut5_I4_O)        0.098     2.351 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.116     2.467    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.836     2.398    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.399     2.000    
    SLICE_X85Y146        FDRE (Hold_fdre_C_R)        -0.018     1.982    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.416%)  route 0.241ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     2.000    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128     2.128 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.125     2.253    counter_reg[4]
    SLICE_X85Y146        LUT5 (Prop_lut5_I4_O)        0.098     2.351 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.116     2.467    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.836     2.398    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.399     2.000    
    SLICE_X85Y146        FDRE (Hold_fdre_C_R)        -0.018     1.982    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.416%)  route 0.241ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     2.000    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128     2.128 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.125     2.253    counter_reg[4]
    SLICE_X85Y146        LUT5 (Prop_lut5_I4_O)        0.098     2.351 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.116     2.467    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.836     2.398    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.399     2.000    
    SLICE_X85Y146        FDRE (Hold_fdre_C_R)        -0.018     1.982    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.416%)  route 0.241ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     2.000    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128     2.128 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.125     2.253    counter_reg[4]
    SLICE_X85Y146        LUT5 (Prop_lut5_I4_O)        0.098     2.351 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.116     2.467    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.836     2.398    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.399     2.000    
    SLICE_X85Y146        FDRE (Hold_fdre_C_R)        -0.018     1.982    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.485    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 67.812 }
Period(ns):         135.625
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         135.625     134.033    BUFGCTRL_X0Y1    u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         135.625     134.376    MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         135.625     134.625    SLICE_X85Y146    counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.625     134.625    SLICE_X85Y146    counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.625     134.625    SLICE_X85Y146    counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.625     134.625    SLICE_X85Y146    counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.625     134.625    SLICE_X85Y146    counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.625     134.625    SLICE_X138Y107   ledRE_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         135.625     134.625    SLICE_X138Y111   mem_buffer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.625     134.625    SLICE_X140Y111   mem_buffer_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       135.625     77.735     MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.812      67.312     SLICE_X85Y146    counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.812      67.312     SLICE_X85Y146    counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.812      67.312     SLICE_X85Y146    counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.812      67.312     SLICE_X85Y146    counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.812      67.312     SLICE_X85Y146    counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_block_clock_clk_wiz_0_0
  To Clock:  clkfbout_block_clock_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[236].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.484ns (12.495%)  route 3.389ns (87.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 9.772 - 5.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.426     5.064    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.379     5.443 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.395     5.838    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.105     5.943 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         2.994     8.937    u_tdc/u_FineDelay/iRst
    SLICE_X115Y146       FDCE                                         f  u_tdc/u_FineDelay/genblk2[236].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.315     9.772    u_tdc/u_FineDelay/clk
    SLICE_X115Y146       FDCE                                         r  u_tdc/u_FineDelay/genblk2[236].Firstff/C
                         clock pessimism              0.247    10.019    
                         clock uncertainty           -0.061     9.958    
    SLICE_X115Y146       FDCE (Recov_fdce_C_CLR)     -0.331     9.627    u_tdc/u_FineDelay/genblk2[236].Firstff
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[237].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.484ns (12.495%)  route 3.389ns (87.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 9.772 - 5.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.426     5.064    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.379     5.443 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.395     5.838    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.105     5.943 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         2.994     8.937    u_tdc/u_FineDelay/iRst
    SLICE_X115Y146       FDCE                                         f  u_tdc/u_FineDelay/genblk2[237].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.315     9.772    u_tdc/u_FineDelay/clk
    SLICE_X115Y146       FDCE                                         r  u_tdc/u_FineDelay/genblk2[237].Firstff/C
                         clock pessimism              0.247    10.019    
                         clock uncertainty           -0.061     9.958    
    SLICE_X115Y146       FDCE (Recov_fdce_C_CLR)     -0.331     9.627    u_tdc/u_FineDelay/genblk2[237].Firstff
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[238].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.484ns (12.495%)  route 3.389ns (87.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 9.772 - 5.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.426     5.064    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.379     5.443 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.395     5.838    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.105     5.943 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         2.994     8.937    u_tdc/u_FineDelay/iRst
    SLICE_X115Y146       FDCE                                         f  u_tdc/u_FineDelay/genblk2[238].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.315     9.772    u_tdc/u_FineDelay/clk
    SLICE_X115Y146       FDCE                                         r  u_tdc/u_FineDelay/genblk2[238].Firstff/C
                         clock pessimism              0.247    10.019    
                         clock uncertainty           -0.061     9.958    
    SLICE_X115Y146       FDCE (Recov_fdce_C_CLR)     -0.331     9.627    u_tdc/u_FineDelay/genblk2[238].Firstff
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[239].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.484ns (12.495%)  route 3.389ns (87.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 9.772 - 5.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.426     5.064    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.379     5.443 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.395     5.838    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.105     5.943 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         2.994     8.937    u_tdc/u_FineDelay/iRst
    SLICE_X115Y146       FDCE                                         f  u_tdc/u_FineDelay/genblk2[239].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.315     9.772    u_tdc/u_FineDelay/clk
    SLICE_X115Y146       FDCE                                         r  u_tdc/u_FineDelay/genblk2[239].Firstff/C
                         clock pessimism              0.247    10.019    
                         clock uncertainty           -0.061     9.958    
    SLICE_X115Y146       FDCE (Recov_fdce_C_CLR)     -0.331     9.627    u_tdc/u_FineDelay/genblk2[239].Firstff
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[232].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.484ns (13.047%)  route 3.226ns (86.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 9.772 - 5.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.426     5.064    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.379     5.443 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.395     5.838    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.105     5.943 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         2.830     8.773    u_tdc/u_FineDelay/iRst
    SLICE_X115Y145       FDCE                                         f  u_tdc/u_FineDelay/genblk2[232].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.315     9.772    u_tdc/u_FineDelay/clk
    SLICE_X115Y145       FDCE                                         r  u_tdc/u_FineDelay/genblk2[232].Firstff/C
                         clock pessimism              0.247    10.019    
                         clock uncertainty           -0.061     9.958    
    SLICE_X115Y145       FDCE (Recov_fdce_C_CLR)     -0.331     9.627    u_tdc/u_FineDelay/genblk2[232].Firstff
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[233].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.484ns (13.047%)  route 3.226ns (86.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 9.772 - 5.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.426     5.064    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.379     5.443 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.395     5.838    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.105     5.943 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         2.830     8.773    u_tdc/u_FineDelay/iRst
    SLICE_X115Y145       FDCE                                         f  u_tdc/u_FineDelay/genblk2[233].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.315     9.772    u_tdc/u_FineDelay/clk
    SLICE_X115Y145       FDCE                                         r  u_tdc/u_FineDelay/genblk2[233].Firstff/C
                         clock pessimism              0.247    10.019    
                         clock uncertainty           -0.061     9.958    
    SLICE_X115Y145       FDCE (Recov_fdce_C_CLR)     -0.331     9.627    u_tdc/u_FineDelay/genblk2[233].Firstff
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[234].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.484ns (13.047%)  route 3.226ns (86.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 9.772 - 5.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.426     5.064    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.379     5.443 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.395     5.838    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.105     5.943 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         2.830     8.773    u_tdc/u_FineDelay/iRst
    SLICE_X115Y145       FDCE                                         f  u_tdc/u_FineDelay/genblk2[234].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.315     9.772    u_tdc/u_FineDelay/clk
    SLICE_X115Y145       FDCE                                         r  u_tdc/u_FineDelay/genblk2[234].Firstff/C
                         clock pessimism              0.247    10.019    
                         clock uncertainty           -0.061     9.958    
    SLICE_X115Y145       FDCE (Recov_fdce_C_CLR)     -0.331     9.627    u_tdc/u_FineDelay/genblk2[234].Firstff
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[235].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.484ns (13.047%)  route 3.226ns (86.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 9.772 - 5.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.426     5.064    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.379     5.443 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.395     5.838    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.105     5.943 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         2.830     8.773    u_tdc/u_FineDelay/iRst
    SLICE_X115Y145       FDCE                                         f  u_tdc/u_FineDelay/genblk2[235].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.315     9.772    u_tdc/u_FineDelay/clk
    SLICE_X115Y145       FDCE                                         r  u_tdc/u_FineDelay/genblk2[235].Firstff/C
                         clock pessimism              0.247    10.019    
                         clock uncertainty           -0.061     9.958    
    SLICE_X115Y145       FDCE (Recov_fdce_C_CLR)     -0.331     9.627    u_tdc/u_FineDelay/genblk2[235].Firstff
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[20].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.484ns (12.784%)  route 3.302ns (87.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 9.909 - 5.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.426     5.064    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.379     5.443 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.395     5.838    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.105     5.943 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         2.907     8.850    u_tdc/u_FineDelay/iRst
    SLICE_X115Y92        FDCE                                         f  u_tdc/u_FineDelay/genblk2[20].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.452     9.909    u_tdc/u_FineDelay/clk
    SLICE_X115Y92        FDCE                                         r  u_tdc/u_FineDelay/genblk2[20].Firstff/C
                         clock pessimism              0.187    10.096    
                         clock uncertainty           -0.061    10.035    
    SLICE_X115Y92        FDCE (Recov_fdce_C_CLR)     -0.331     9.704    u_tdc/u_FineDelay/genblk2[20].Firstff
  -------------------------------------------------------------------
                         required time                          9.704    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[21].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.484ns (12.784%)  route 3.302ns (87.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 9.909 - 5.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.426     5.064    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.379     5.443 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.395     5.838    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.105     5.943 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         2.907     8.850    u_tdc/u_FineDelay/iRst
    SLICE_X115Y92        FDCE                                         f  u_tdc/u_FineDelay/genblk2[21].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.452     9.909    u_tdc/u_FineDelay/clk
    SLICE_X115Y92        FDCE                                         r  u_tdc/u_FineDelay/genblk2[21].Firstff/C
                         clock pessimism              0.187    10.096    
                         clock uncertainty           -0.061    10.035    
    SLICE_X115Y92        FDCE (Recov_fdce_C_CLR)     -0.331     9.704    u_tdc/u_FineDelay/genblk2[21].Firstff
  -------------------------------------------------------------------
                         required time                          9.704    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  0.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/Reg_rstint_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/FFDelayStart_2/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.513%)  route 0.235ns (62.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.591     2.025    u_tdc/u_merge/clk
    SLICE_X135Y113       FDSE                                         r  u_tdc/u_merge/Reg_rstint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y113       FDSE (Prop_fdse_C_Q)         0.141     2.166 f  u_tdc/u_merge/Reg_rstint_reg/Q
                         net (fo=8, routed)           0.235     2.401    u_tdc/done
    SLICE_X135Y112       FDCE                                         f  u_tdc/FFDelayStart_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.862     2.424    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
                         clock pessimism             -0.384     2.041    
    SLICE_X135Y112       FDCE (Remov_fdce_C_CLR)     -0.092     1.949    u_tdc/FFDelayStart_2
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[12].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.186ns (20.638%)  route 0.715ns (79.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.141     2.167 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.155     2.322    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.045     2.367 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         0.560     2.927    u_tdc/u_FineDelay/iRst
    SLICE_X115Y90        FDCE                                         f  u_tdc/u_FineDelay/genblk2[12].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.932     2.494    u_tdc/u_FineDelay/clk
    SLICE_X115Y90        FDCE                                         r  u_tdc/u_FineDelay/genblk2[12].Firstff/C
                         clock pessimism             -0.134     2.361    
    SLICE_X115Y90        FDCE (Remov_fdce_C_CLR)     -0.092     2.269    u_tdc/u_FineDelay/genblk2[12].Firstff
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[13].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.186ns (20.638%)  route 0.715ns (79.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.141     2.167 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.155     2.322    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.045     2.367 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         0.560     2.927    u_tdc/u_FineDelay/iRst
    SLICE_X115Y90        FDCE                                         f  u_tdc/u_FineDelay/genblk2[13].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.932     2.494    u_tdc/u_FineDelay/clk
    SLICE_X115Y90        FDCE                                         r  u_tdc/u_FineDelay/genblk2[13].Firstff/C
                         clock pessimism             -0.134     2.361    
    SLICE_X115Y90        FDCE (Remov_fdce_C_CLR)     -0.092     2.269    u_tdc/u_FineDelay/genblk2[13].Firstff
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[14].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.186ns (20.638%)  route 0.715ns (79.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.141     2.167 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.155     2.322    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.045     2.367 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         0.560     2.927    u_tdc/u_FineDelay/iRst
    SLICE_X115Y90        FDCE                                         f  u_tdc/u_FineDelay/genblk2[14].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.932     2.494    u_tdc/u_FineDelay/clk
    SLICE_X115Y90        FDCE                                         r  u_tdc/u_FineDelay/genblk2[14].Firstff/C
                         clock pessimism             -0.134     2.361    
    SLICE_X115Y90        FDCE (Remov_fdce_C_CLR)     -0.092     2.269    u_tdc/u_FineDelay/genblk2[14].Firstff
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[15].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.186ns (20.638%)  route 0.715ns (79.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.141     2.167 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.155     2.322    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.045     2.367 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         0.560     2.927    u_tdc/u_FineDelay/iRst
    SLICE_X115Y90        FDCE                                         f  u_tdc/u_FineDelay/genblk2[15].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.932     2.494    u_tdc/u_FineDelay/clk
    SLICE_X115Y90        FDCE                                         r  u_tdc/u_FineDelay/genblk2[15].Firstff/C
                         clock pessimism             -0.134     2.361    
    SLICE_X115Y90        FDCE (Remov_fdce_C_CLR)     -0.092     2.269    u_tdc/u_FineDelay/genblk2[15].Firstff
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[16].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.186ns (20.057%)  route 0.741ns (79.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.141     2.167 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.155     2.322    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.045     2.367 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         0.586     2.953    u_tdc/u_FineDelay/iRst
    SLICE_X115Y91        FDCE                                         f  u_tdc/u_FineDelay/genblk2[16].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.932     2.494    u_tdc/u_FineDelay/clk
    SLICE_X115Y91        FDCE                                         r  u_tdc/u_FineDelay/genblk2[16].Firstff/C
                         clock pessimism             -0.134     2.361    
    SLICE_X115Y91        FDCE (Remov_fdce_C_CLR)     -0.092     2.269    u_tdc/u_FineDelay/genblk2[16].Firstff
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[17].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.186ns (20.057%)  route 0.741ns (79.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.141     2.167 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.155     2.322    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.045     2.367 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         0.586     2.953    u_tdc/u_FineDelay/iRst
    SLICE_X115Y91        FDCE                                         f  u_tdc/u_FineDelay/genblk2[17].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.932     2.494    u_tdc/u_FineDelay/clk
    SLICE_X115Y91        FDCE                                         r  u_tdc/u_FineDelay/genblk2[17].Firstff/C
                         clock pessimism             -0.134     2.361    
    SLICE_X115Y91        FDCE (Remov_fdce_C_CLR)     -0.092     2.269    u_tdc/u_FineDelay/genblk2[17].Firstff
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[18].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.186ns (20.057%)  route 0.741ns (79.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.141     2.167 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.155     2.322    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.045     2.367 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         0.586     2.953    u_tdc/u_FineDelay/iRst
    SLICE_X115Y91        FDCE                                         f  u_tdc/u_FineDelay/genblk2[18].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.932     2.494    u_tdc/u_FineDelay/clk
    SLICE_X115Y91        FDCE                                         r  u_tdc/u_FineDelay/genblk2[18].Firstff/C
                         clock pessimism             -0.134     2.361    
    SLICE_X115Y91        FDCE (Remov_fdce_C_CLR)     -0.092     2.269    u_tdc/u_FineDelay/genblk2[18].Firstff
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[19].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.186ns (20.057%)  route 0.741ns (79.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.141     2.167 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.155     2.322    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.045     2.367 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         0.586     2.953    u_tdc/u_FineDelay/iRst
    SLICE_X115Y91        FDCE                                         f  u_tdc/u_FineDelay/genblk2[19].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.932     2.494    u_tdc/u_FineDelay/clk
    SLICE_X115Y91        FDCE                                         r  u_tdc/u_FineDelay/genblk2[19].Firstff/C
                         clock pessimism             -0.134     2.361    
    SLICE_X115Y91        FDCE (Remov_fdce_C_CLR)     -0.092     2.269    u_tdc/u_FineDelay/genblk2[19].Firstff
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[61].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.262%)  route 0.450ns (70.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.141     2.167 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.155     2.322    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.045     2.367 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         0.294     2.661    u_tdc/u_FineDelay/iRst
    SLICE_X127Y113       FDCE                                         f  u_tdc/u_FineDelay/genblk3[61].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.860     2.422    u_tdc/u_FineDelay/clk
    SLICE_X127Y113       FDCE                                         r  u_tdc/u_FineDelay/genblk3[61].Startff/C
                         clock pessimism             -0.363     2.060    
    SLICE_X127Y113       FDCE (Remov_fdce_C_CLR)     -0.092     1.968    u_tdc/u_FineDelay/genblk3[61].Startff
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.694    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.983ns  (logic 2.842ns (31.642%)  route 6.141ns (68.358%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y113       FDRE                         0.000     0.000 r  u_uart/o_Tx_Serial_reg/C
    SLICE_X138Y113       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_uart/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           6.141     6.489    TX_OBUF
    U19                  OBUF (Prop_obuf_I_O)         2.494     8.983 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     8.983    TX
    U19                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 irst
                            (input port)
  Destination:            u_tdc/u_merge/storeStart_reg/F1/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.425ns  (logic 1.112ns (20.492%)  route 4.313ns (79.508%))
  Logic Levels:           3  (IBUF=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  irst (IN)
                         net (fo=0)                   0.000     0.000    irst
    U4                   IBUF (Prop_ibuf_I_O)         0.902     0.902 f  irst_IBUF_inst/O
                         net (fo=1, routed)           2.222     3.124    u_tdc/iRst
    SLICE_X135Y112       LUT3 (Prop_lut3_I0_O)        0.105     3.229 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         1.459     4.688    u_tdc/u_merge/irst
    SLICE_X131Y114       LUT3 (Prop_lut3_I0_O)        0.105     4.793 f  u_tdc/u_merge/storeStart_i_1/O
                         net (fo=4, routed)           0.632     5.425    u_tdc/u_merge/storeStart_reg/CLR
    SLICE_X129Y114       FDCE                                         f  u_tdc/u_merge/storeStart_reg/F1/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 irst
                            (input port)
  Destination:            u_tdc/u_merge/storeStart_reg_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.425ns  (logic 1.112ns (20.492%)  route 4.313ns (79.508%))
  Logic Levels:           3  (IBUF=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  irst (IN)
                         net (fo=0)                   0.000     0.000    irst
    U4                   IBUF (Prop_ibuf_I_O)         0.902     0.902 f  irst_IBUF_inst/O
                         net (fo=1, routed)           2.222     3.124    u_tdc/iRst
    SLICE_X135Y112       LUT3 (Prop_lut3_I0_O)        0.105     3.229 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         1.459     4.688    u_tdc/u_merge/irst
    SLICE_X131Y114       LUT3 (Prop_lut3_I0_O)        0.105     4.793 f  u_tdc/u_merge/storeStart_i_1/O
                         net (fo=4, routed)           0.632     5.425    u_tdc/u_merge/storeStart_i_1_n_0
    SLICE_X129Y114       FDCE                                         f  u_tdc/u_merge/storeStart_reg_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 irst
                            (input port)
  Destination:            u_tdc/u_merge/storeStart_reg/F2/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.206ns  (logic 1.122ns (21.545%)  route 4.085ns (78.455%))
  Logic Levels:           3  (IBUF=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  irst (IN)
                         net (fo=0)                   0.000     0.000    irst
    U4                   IBUF (Prop_ibuf_I_O)         0.902     0.902 f  irst_IBUF_inst/O
                         net (fo=1, routed)           2.222     3.124    u_tdc/iRst
    SLICE_X135Y112       LUT3 (Prop_lut3_I0_O)        0.105     3.229 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         1.459     4.688    u_tdc/u_merge/irst
    SLICE_X131Y114       LUT3 (Prop_lut3_I0_O)        0.115     4.803 f  u_tdc/u_merge/storeStart_i_2/O
                         net (fo=3, routed)           0.404     5.206    u_tdc/u_merge/storeStart_reg/PRE
    SLICE_X128Y114       FDPE                                         f  u_tdc/u_merge/storeStart_reg/F2/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 irst
                            (input port)
  Destination:            u_tdc/u_merge/storeStart_reg/L7/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.202ns  (logic 1.112ns (21.369%)  route 4.091ns (78.631%))
  Logic Levels:           3  (IBUF=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  irst (IN)
                         net (fo=0)                   0.000     0.000    irst
    U4                   IBUF (Prop_ibuf_I_O)         0.902     0.902 f  irst_IBUF_inst/O
                         net (fo=1, routed)           2.222     3.124    u_tdc/iRst
    SLICE_X135Y112       LUT3 (Prop_lut3_I0_O)        0.105     3.229 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         1.459     4.688    u_tdc/u_merge/irst
    SLICE_X131Y114       LUT3 (Prop_lut3_I0_O)        0.105     4.793 f  u_tdc/u_merge/storeStart_i_1/O
                         net (fo=4, routed)           0.410     5.202    u_tdc/u_merge/storeStart_reg/CLR
    SLICE_X131Y114       LDCE                                         f  u_tdc/u_merge/storeStart_reg/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 irst
                            (input port)
  Destination:            u_tdc/u_merge/storeStart_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.202ns  (logic 1.112ns (21.369%)  route 4.091ns (78.631%))
  Logic Levels:           3  (IBUF=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  irst (IN)
                         net (fo=0)                   0.000     0.000    irst
    U4                   IBUF (Prop_ibuf_I_O)         0.902     0.902 f  irst_IBUF_inst/O
                         net (fo=1, routed)           2.222     3.124    u_tdc/iRst
    SLICE_X135Y112       LUT3 (Prop_lut3_I0_O)        0.105     3.229 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         1.459     4.688    u_tdc/u_merge/irst
    SLICE_X131Y114       LUT3 (Prop_lut3_I0_O)        0.105     4.793 f  u_tdc/u_merge/storeStart_i_1/O
                         net (fo=4, routed)           0.410     5.202    u_tdc/u_merge/storeStart_i_1_n_0
    SLICE_X131Y114       LDCE                                         f  u_tdc/u_merge/storeStart_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 irst
                            (input port)
  Destination:            u_tdc/u_merge/storeStop_reg/L7/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.184ns  (logic 1.115ns (21.503%)  route 4.069ns (78.497%))
  Logic Levels:           3  (IBUF=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  irst (IN)
                         net (fo=0)                   0.000     0.000    irst
    U4                   IBUF (Prop_ibuf_I_O)         0.902     0.902 f  irst_IBUF_inst/O
                         net (fo=1, routed)           2.222     3.124    u_tdc/iRst
    SLICE_X135Y112       LUT3 (Prop_lut3_I0_O)        0.105     3.229 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         1.108     4.337    u_tdc/u_merge/irst
    SLICE_X131Y113       LUT3 (Prop_lut3_I0_O)        0.108     4.445 f  u_tdc/u_merge/storeStop_i_1/O
                         net (fo=4, routed)           0.739     5.184    u_tdc/u_merge/storeStop_reg/CLR
    SLICE_X129Y113       LDCE                                         f  u_tdc/u_merge/storeStop_reg/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 irst
                            (input port)
  Destination:            u_tdc/u_merge/storeStop_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.184ns  (logic 1.115ns (21.503%)  route 4.069ns (78.497%))
  Logic Levels:           3  (IBUF=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  irst (IN)
                         net (fo=0)                   0.000     0.000    irst
    U4                   IBUF (Prop_ibuf_I_O)         0.902     0.902 f  irst_IBUF_inst/O
                         net (fo=1, routed)           2.222     3.124    u_tdc/iRst
    SLICE_X135Y112       LUT3 (Prop_lut3_I0_O)        0.105     3.229 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         1.108     4.337    u_tdc/u_merge/irst
    SLICE_X131Y113       LUT3 (Prop_lut3_I0_O)        0.108     4.445 f  u_tdc/u_merge/storeStop_i_1/O
                         net (fo=4, routed)           0.739     5.184    u_tdc/u_merge/storeStop_i_1_n_0
    SLICE_X129Y113       LDCE                                         f  u_tdc/u_merge/storeStop_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 irst
                            (input port)
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[0]__0/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.107ns  (logic 1.112ns (21.769%)  route 3.995ns (78.231%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  irst (IN)
                         net (fo=0)                   0.000     0.000    irst
    U4                   IBUF (Prop_ibuf_I_O)         0.902     0.902 f  irst_IBUF_inst/O
                         net (fo=1, routed)           2.222     3.124    u_tdc/iRst
    SLICE_X135Y112       LUT3 (Prop_lut3_I0_O)        0.105     3.229 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         1.108     4.337    u_tdc/u_merge/irst
    SLICE_X131Y113       LUT2 (Prop_lut2_I1_O)        0.105     4.442 f  u_tdc/u_merge/StopEdge_stored[7]__0_i_1/O
                         net (fo=20, routed)          0.665     5.107    u_tdc/u_merge/rst
    SLICE_X130Y113       FDCE                                         f  u_tdc/u_merge/StopEdge_stored_reg[0]__0/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 irst
                            (input port)
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[1]__0/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.107ns  (logic 1.112ns (21.769%)  route 3.995ns (78.231%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  irst (IN)
                         net (fo=0)                   0.000     0.000    irst
    U4                   IBUF (Prop_ibuf_I_O)         0.902     0.902 f  irst_IBUF_inst/O
                         net (fo=1, routed)           2.222     3.124    u_tdc/iRst
    SLICE_X135Y112       LUT3 (Prop_lut3_I0_O)        0.105     3.229 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         1.108     4.337    u_tdc/u_merge/irst
    SLICE_X131Y113       LUT2 (Prop_lut2_I1_O)        0.105     4.442 f  u_tdc/u_merge/StopEdge_stored[7]__0_i_1/O
                         net (fo=20, routed)          0.665     5.107    u_tdc/u_merge/rst
    SLICE_X130Y113       FDCE                                         f  u_tdc/u_merge/StopEdge_stored_reg[1]__0/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 starting_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.164%)  route 0.140ns (49.836%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y114       FDRE                         0.000     0.000 r  starting_flag_reg/C
    SLICE_X130Y114       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  starting_flag_reg/Q
                         net (fo=8, routed)           0.140     0.281    starting_flag
    SLICE_X128Y113       FDRE                                         r  starting_delay_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.164%)  route 0.140ns (49.836%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y114       FDRE                         0.000     0.000 r  starting_flag_reg/C
    SLICE_X130Y114       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  starting_flag_reg/Q
                         net (fo=8, routed)           0.140     0.281    starting_flag
    SLICE_X128Y113       FDRE                                         r  starting_delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.164%)  route 0.140ns (49.836%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y114       FDRE                         0.000     0.000 r  starting_flag_reg/C
    SLICE_X130Y114       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  starting_flag_reg/Q
                         net (fo=8, routed)           0.140     0.281    starting_flag
    SLICE_X128Y113       FDRE                                         r  starting_delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.164%)  route 0.140ns (49.836%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y114       FDRE                         0.000     0.000 r  starting_flag_reg/C
    SLICE_X130Y114       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  starting_flag_reg/Q
                         net (fo=8, routed)           0.140     0.281    starting_flag
    SLICE_X128Y113       FDRE                                         r  starting_delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/FSM_sequential_r_SM_Main_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.422%)  route 0.103ns (35.578%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y114       FDRE                         0.000     0.000 r  uart_send_reg/C
    SLICE_X139Y114       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_send_reg/Q
                         net (fo=2, routed)           0.103     0.244    u_uart/uart_send
    SLICE_X138Y114       LUT6 (Prop_lut6_I0_O)        0.045     0.289 r  u_uart/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     0.289    u_uart/r_SM_Main__0[0]
    SLICE_X138Y114       FDRE                                         r  u_uart/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Tx_Data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.338%)  route 0.163ns (53.662%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y111       FDRE                         0.000     0.000 r  uart_buffer_reg[4]/C
    SLICE_X139Y111       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_buffer_reg[4]/Q
                         net (fo=1, routed)           0.163     0.304    u_uart/D[4]
    SLICE_X139Y113       FDRE                                         r  u_uart/r_Tx_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readEN_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_memory/u_FIFO36E1/RDEN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.164ns (52.872%)  route 0.146ns (47.128%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y112       FDRE                         0.000     0.000 r  readEN_reg/C
    SLICE_X140Y112       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  readEN_reg/Q
                         net (fo=2, routed)           0.146     0.310    u_memory/u_FIFO36E1_1
    RAMB36_X7Y22         FIFO36E1                                     r  u_memory/u_FIFO36E1/RDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Bit_Index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.685%)  route 0.160ns (46.315%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y114       FDRE                         0.000     0.000 r  u_uart/r_Bit_Index_reg[0]/C
    SLICE_X138Y114       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_uart/r_Bit_Index_reg[0]/Q
                         net (fo=7, routed)           0.160     0.301    u_uart/r_Bit_Index_reg_n_0_[0]
    SLICE_X138Y114       LUT3 (Prop_lut3_I0_O)        0.045     0.346 r  u_uart/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.346    u_uart/r_Bit_Index[0]_i_1_n_0
    SLICE_X138Y114       FDRE                                         r  u_uart/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Tx_Data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.141ns (40.026%)  route 0.211ns (59.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y111       FDRE                         0.000     0.000 r  uart_buffer_reg[0]/C
    SLICE_X139Y111       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_buffer_reg[0]/Q
                         net (fo=1, routed)           0.211     0.352    u_uart/D[0]
    SLICE_X139Y113       FDRE                                         r  u_uart/r_Tx_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/FSM_sequential_r_SM_Main_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.956%)  route 0.179ns (49.044%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y114       FDRE                         0.000     0.000 r  u_uart/FSM_sequential_r_SM_Main_reg[0]/C
    SLICE_X138Y114       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_uart/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=8, routed)           0.179     0.320    u_uart/r_SM_Main[0]
    SLICE_X138Y113       LUT2 (Prop_lut2_I0_O)        0.045     0.365 r  u_uart/FSM_sequential_r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    u_uart/r_SM_Main__0[1]
    SLICE_X138Y113       FDRE                                         r  u_uart/FSM_sequential_r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledWR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_WriteERR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.402ns  (logic 3.689ns (49.833%)  route 3.713ns (50.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.428     5.066    clk
    SLICE_X134Y109       FDRE                                         r  ledWR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y109       FDRE (Prop_fdre_C_Q)         0.379     5.445 r  ledWR_reg/Q
                         net (fo=1, routed)           3.713     9.158    led_WriteERR_OBUF
    M26                  OBUF (Prop_obuf_I_O)         3.310    12.468 r  led_WriteERR_OBUF_inst/O
                         net (fo=0)                   0.000    12.468    led_WriteERR
    M26                                                               r  led_WriteERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/storeStart_reg/F1/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.076ns  (logic 0.589ns (19.151%)  route 2.487ns (80.849%))
  Logic Levels:           2  (LUT3=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.426     5.064    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.379     5.443 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.395     5.838    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.105     5.943 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         1.459     7.402    u_tdc/u_merge/irst
    SLICE_X131Y114       LUT3 (Prop_lut3_I0_O)        0.105     7.507 f  u_tdc/u_merge/storeStart_i_1/O
                         net (fo=4, routed)           0.632     8.140    u_tdc/u_merge/storeStart_reg/CLR
    SLICE_X129Y114       FDCE                                         f  u_tdc/u_merge/storeStart_reg/F1/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/storeStart_reg_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.076ns  (logic 0.589ns (19.151%)  route 2.487ns (80.849%))
  Logic Levels:           2  (LUT3=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.426     5.064    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.379     5.443 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.395     5.838    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.105     5.943 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         1.459     7.402    u_tdc/u_merge/irst
    SLICE_X131Y114       LUT3 (Prop_lut3_I0_O)        0.105     7.507 f  u_tdc/u_merge/storeStart_i_1/O
                         net (fo=4, routed)           0.632     8.140    u_tdc/u_merge/storeStart_i_1_n_0
    SLICE_X129Y114       FDCE                                         f  u_tdc/u_merge/storeStart_reg_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/storeStart_reg/F2/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.857ns  (logic 0.599ns (20.968%)  route 2.258ns (79.032%))
  Logic Levels:           2  (LUT3=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.426     5.064    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.379     5.443 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.395     5.838    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.105     5.943 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         1.459     7.402    u_tdc/u_merge/irst
    SLICE_X131Y114       LUT3 (Prop_lut3_I0_O)        0.115     7.517 f  u_tdc/u_merge/storeStart_i_2/O
                         net (fo=3, routed)           0.404     7.921    u_tdc/u_merge/storeStart_reg/PRE
    SLICE_X128Y114       FDPE                                         f  u_tdc/u_merge/storeStart_reg/F2/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/storeStart_reg/L7/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.853ns  (logic 0.589ns (20.646%)  route 2.264ns (79.354%))
  Logic Levels:           2  (LUT3=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.426     5.064    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.379     5.443 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.395     5.838    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.105     5.943 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         1.459     7.402    u_tdc/u_merge/irst
    SLICE_X131Y114       LUT3 (Prop_lut3_I0_O)        0.105     7.507 f  u_tdc/u_merge/storeStart_i_1/O
                         net (fo=4, routed)           0.410     7.917    u_tdc/u_merge/storeStart_reg/CLR
    SLICE_X131Y114       LDCE                                         f  u_tdc/u_merge/storeStart_reg/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/storeStart_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.853ns  (logic 0.589ns (20.646%)  route 2.264ns (79.354%))
  Logic Levels:           2  (LUT3=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.426     5.064    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.379     5.443 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.395     5.838    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.105     5.943 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         1.459     7.402    u_tdc/u_merge/irst
    SLICE_X131Y114       LUT3 (Prop_lut3_I0_O)        0.105     7.507 f  u_tdc/u_merge/storeStart_i_1/O
                         net (fo=4, routed)           0.410     7.917    u_tdc/u_merge/storeStart_i_1_n_0
    SLICE_X131Y114       LDCE                                         f  u_tdc/u_merge/storeStart_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/storeStop_reg/L7/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.834ns  (logic 0.592ns (20.886%)  route 2.242ns (79.114%))
  Logic Levels:           2  (LUT3=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.426     5.064    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.379     5.443 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.395     5.838    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.105     5.943 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         1.108     7.052    u_tdc/u_merge/irst
    SLICE_X131Y113       LUT3 (Prop_lut3_I0_O)        0.108     7.160 f  u_tdc/u_merge/storeStop_i_1/O
                         net (fo=4, routed)           0.739     7.898    u_tdc/u_merge/storeStop_reg/CLR
    SLICE_X129Y113       LDCE                                         f  u_tdc/u_merge/storeStop_reg/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/storeStop_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.834ns  (logic 0.592ns (20.886%)  route 2.242ns (79.114%))
  Logic Levels:           2  (LUT3=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.426     5.064    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.379     5.443 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.395     5.838    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.105     5.943 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         1.108     7.052    u_tdc/u_merge/irst
    SLICE_X131Y113       LUT3 (Prop_lut3_I0_O)        0.108     7.160 f  u_tdc/u_merge/storeStop_i_1/O
                         net (fo=4, routed)           0.739     7.898    u_tdc/u_merge/storeStop_i_1_n_0
    SLICE_X129Y113       LDCE                                         f  u_tdc/u_merge/storeStop_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[0]__0/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.757ns  (logic 0.589ns (21.360%)  route 2.168ns (78.640%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.426     5.064    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.379     5.443 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.395     5.838    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.105     5.943 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         1.108     7.052    u_tdc/u_merge/irst
    SLICE_X131Y113       LUT2 (Prop_lut2_I1_O)        0.105     7.157 f  u_tdc/u_merge/StopEdge_stored[7]__0_i_1/O
                         net (fo=20, routed)          0.665     7.821    u_tdc/u_merge/rst
    SLICE_X130Y113       FDCE                                         f  u_tdc/u_merge/StopEdge_stored_reg[0]__0/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[1]__0/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.757ns  (logic 0.589ns (21.360%)  route 2.168ns (78.640%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.426     5.064    u_tdc/iClk
    SLICE_X135Y112       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.379     5.443 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.395     5.838    u_tdc/ready
    SLICE_X135Y112       LUT3 (Prop_lut3_I2_O)        0.105     5.943 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         1.108     7.052    u_tdc/u_merge/irst
    SLICE_X131Y113       LUT2 (Prop_lut2_I1_O)        0.105     7.157 f  u_tdc/u_merge/StopEdge_stored[7]__0_i_1/O
                         net (fo=20, routed)          0.665     7.821    u_tdc/u_merge/rst
    SLICE_X130Y113       FDCE                                         f  u_tdc/u_merge/StopEdge_stored_reg[1]__0/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tdc/u_merge/StartEdge_stored_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[6]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.141ns (36.316%)  route 0.247ns (63.684%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.587     2.021    u_tdc/u_merge/clk
    SLICE_X121Y117       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y117       FDRE (Prop_fdre_C_Q)         0.141     2.162 r  u_tdc/u_merge/StartEdge_stored_reg[6]/Q
                         net (fo=2, routed)           0.247     2.409    u_tdc/u_merge/StartEdge_stored[6]
    SLICE_X130Y112       FDCE                                         r  u_tdc/u_merge/StartEdge_stored_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_merge/StartEdge_stored_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[3]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.141ns (35.689%)  route 0.254ns (64.311%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.586     2.020    u_tdc/u_merge/clk
    SLICE_X125Y119       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y119       FDRE (Prop_fdre_C_Q)         0.141     2.161 r  u_tdc/u_merge/StartEdge_stored_reg[3]/Q
                         net (fo=2, routed)           0.254     2.415    u_tdc/u_merge/StartEdge_stored[3]
    SLICE_X131Y112       FDCE                                         r  u_tdc/u_merge/StartEdge_stored_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_merge/StartEdge_stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[7]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.164ns (39.633%)  route 0.250ns (60.367%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.587     2.021    u_tdc/u_merge/clk
    SLICE_X120Y117       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y117       FDRE (Prop_fdre_C_Q)         0.164     2.185 r  u_tdc/u_merge/StartEdge_stored_reg[7]/Q
                         net (fo=2, routed)           0.250     2.435    u_tdc/u_merge/StartEdge_stored[7]
    SLICE_X130Y112       FDCE                                         r  u_tdc/u_merge/StartEdge_stored_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_merge/StopEdge_stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[7]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.141ns (31.723%)  route 0.303ns (68.277%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.588     2.022    u_tdc/u_merge/clk
    SLICE_X113Y115       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115       FDRE (Prop_fdre_C_Q)         0.141     2.163 r  u_tdc/u_merge/StopEdge_stored_reg[7]/Q
                         net (fo=2, routed)           0.303     2.466    u_tdc/u_merge/StopEdge_stored[7]
    SLICE_X130Y113       FDCE                                         r  u_tdc/u_merge/StopEdge_stored_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_merge/StartEdge_stored_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[1]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.164ns (36.951%)  route 0.280ns (63.049%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.589     2.023    u_tdc/u_merge/clk
    SLICE_X124Y116       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y116       FDRE (Prop_fdre_C_Q)         0.164     2.187 r  u_tdc/u_merge/StartEdge_stored_reg[1]/Q
                         net (fo=2, routed)           0.280     2.467    u_tdc/u_merge/StartEdge_stored[1]
    SLICE_X131Y112       FDCE                                         r  u_tdc/u_merge/StartEdge_stored_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_merge/StartEdge_stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[2]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.141ns (31.230%)  route 0.310ns (68.770%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.587     2.021    u_tdc/u_merge/clk
    SLICE_X118Y117       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y117       FDRE (Prop_fdre_C_Q)         0.141     2.162 r  u_tdc/u_merge/StartEdge_stored_reg[2]/Q
                         net (fo=2, routed)           0.310     2.472    u_tdc/u_merge/StartEdge_stored[2]
    SLICE_X131Y112       FDCE                                         r  u_tdc/u_merge/StartEdge_stored_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_merge/StartEdge_stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[0]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.164ns (34.467%)  route 0.312ns (65.533%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.589     2.023    u_tdc/u_merge/clk
    SLICE_X116Y115       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y115       FDRE (Prop_fdre_C_Q)         0.164     2.187 r  u_tdc/u_merge/StartEdge_stored_reg[0]/Q
                         net (fo=2, routed)           0.312     2.499    u_tdc/u_merge/StartEdge_stored[0]
    SLICE_X131Y112       FDCE                                         r  u_tdc/u_merge/StartEdge_stored_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_merge/StartEdge_stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[4]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.164ns (33.931%)  route 0.319ns (66.069%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.586     2.020    u_tdc/u_merge/clk
    SLICE_X120Y118       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y118       FDRE (Prop_fdre_C_Q)         0.164     2.184 r  u_tdc/u_merge/StartEdge_stored_reg[4]/Q
                         net (fo=2, routed)           0.319     2.503    u_tdc/u_merge/StartEdge_stored[4]
    SLICE_X130Y112       FDCE                                         r  u_tdc/u_merge/StartEdge_stored_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_merge/StartEdge_stored_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[5]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.141ns (28.433%)  route 0.355ns (71.567%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.586     2.020    u_tdc/u_merge/clk
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y118       FDRE (Prop_fdre_C_Q)         0.141     2.161 r  u_tdc/u_merge/StartEdge_stored_reg[5]/Q
                         net (fo=2, routed)           0.355     2.516    u_tdc/u_merge/StartEdge_stored[5]
    SLICE_X130Y112       FDCE                                         r  u_tdc/u_merge/StartEdge_stored_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_merge/Reg_rstint_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/storeStop_reg/F2/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.186ns (37.838%)  route 0.306ns (62.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.591     2.025    u_tdc/u_merge/clk
    SLICE_X135Y113       FDSE                                         r  u_tdc/u_merge/Reg_rstint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y113       FDSE (Prop_fdse_C_Q)         0.141     2.166 f  u_tdc/u_merge/Reg_rstint_reg/Q
                         net (fo=8, routed)           0.175     2.341    u_tdc/u_merge/Reg_rstint
    SLICE_X131Y113       LUT3 (Prop_lut3_I1_O)        0.045     2.386 f  u_tdc/u_merge/storeStop_i_2/O
                         net (fo=3, routed)           0.130     2.516    u_tdc/u_merge/storeStop_reg/PRE
    SLICE_X133Y113       FDPE                                         f  u_tdc/u_merge/storeStop_reg/F2/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledRE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            led_ReadERR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.307ns  (logic 3.669ns (50.207%)  route 3.638ns (49.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.429     5.067    clkWizard
    SLICE_X138Y107       FDRE                                         r  ledRE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y107       FDRE (Prop_fdre_C_Q)         0.379     5.446 r  ledRE_reg/Q
                         net (fo=1, routed)           3.638     9.084    led_ReadERR_OBUF
    T24                  OBUF (Prop_obuf_I_O)         3.290    12.374 r  led_ReadERR_OBUF_inst/O
                         net (fo=0)                   0.000    12.374    led_ReadERR
    T24                                                               r  led_ReadERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.428ns  (logic 0.538ns (37.672%)  route 0.890ns (62.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.479     5.117    clkWizard
    SLICE_X140Y113       FDRE                                         r  mem_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y113       FDRE (Prop_fdre_C_Q)         0.433     5.550 r  mem_buffer_reg[15]/Q
                         net (fo=1, routed)           0.890     6.440    mem_buffer[15]
    SLICE_X142Y113       LUT6 (Prop_lut6_I0_O)        0.105     6.545 r  uart_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     6.545    uart_buffer[7]_i_1_n_0
    SLICE_X142Y113       FDRE                                         r  uart_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.371ns  (logic 0.590ns (43.036%)  route 0.781ns (56.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.479     5.117    clkWizard
    SLICE_X141Y113       FDRE                                         r  mem_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y113       FDRE (Prop_fdre_C_Q)         0.348     5.465 r  mem_buffer_reg[29]/Q
                         net (fo=1, routed)           0.781     6.246    mem_buffer[29]
    SLICE_X142Y113       LUT6 (Prop_lut6_I2_O)        0.242     6.488 r  uart_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     6.488    uart_buffer[5]_i_1_n_0
    SLICE_X142Y113       FDRE                                         r  uart_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.305ns  (logic 0.632ns (48.431%)  route 0.673ns (51.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.480     5.118    clkWizard
    SLICE_X140Y111       FDRE                                         r  mem_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y111       FDRE (Prop_fdre_C_Q)         0.398     5.516 r  mem_buffer_reg[8]/Q
                         net (fo=1, routed)           0.673     6.189    mem_buffer[8]
    SLICE_X139Y111       LUT6 (Prop_lut6_I0_O)        0.234     6.423 r  uart_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     6.423    uart_buffer[0]_i_1_n_0
    SLICE_X139Y111       FDRE                                         r  uart_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.200ns  (logic 0.538ns (44.850%)  route 0.662ns (55.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.479     5.117    clkWizard
    SLICE_X140Y113       FDRE                                         r  mem_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y113       FDRE (Prop_fdre_C_Q)         0.433     5.550 r  mem_buffer_reg[11]/Q
                         net (fo=1, routed)           0.662     6.211    mem_buffer[11]
    SLICE_X140Y112       LUT6 (Prop_lut6_I0_O)        0.105     6.316 r  uart_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000     6.316    uart_buffer[3]_i_1_n_0
    SLICE_X140Y112       FDRE                                         r  uart_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.172ns  (logic 0.484ns (41.286%)  route 0.688ns (58.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.479     5.117    clkWizard
    SLICE_X141Y113       FDRE                                         r  mem_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y113       FDRE (Prop_fdre_C_Q)         0.379     5.496 r  mem_buffer_reg[1]/Q
                         net (fo=1, routed)           0.688     6.184    mem_buffer[1]
    SLICE_X142Y113       LUT6 (Prop_lut6_I1_O)        0.105     6.289 r  uart_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     6.289    uart_buffer[1]_i_1_n_0
    SLICE_X142Y113       FDRE                                         r  uart_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.143ns  (logic 0.630ns (55.098%)  route 0.513ns (44.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.480     5.118    clkWizard
    SLICE_X140Y111       FDRE                                         r  mem_buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y111       FDRE (Prop_fdre_C_Q)         0.398     5.516 r  mem_buffer_reg[26]/Q
                         net (fo=1, routed)           0.513     6.029    mem_buffer[26]
    SLICE_X141Y111       LUT6 (Prop_lut6_I2_O)        0.232     6.261 r  uart_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     6.261    uart_buffer[2]_i_1_n_0
    SLICE_X141Y111       FDRE                                         r  uart_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.085ns  (logic 0.538ns (49.565%)  route 0.547ns (50.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.480     5.118    clkWizard
    SLICE_X140Y111       FDRE                                         r  mem_buffer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y111       FDRE (Prop_fdre_C_Q)         0.433     5.551 r  mem_buffer_reg[22]/Q
                         net (fo=1, routed)           0.547     6.098    mem_buffer[22]
    SLICE_X141Y111       LUT6 (Prop_lut6_I5_O)        0.105     6.203 r  uart_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000     6.203    uart_buffer[6]_i_1_n_0
    SLICE_X141Y111       FDRE                                         r  uart_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.034ns  (logic 0.484ns (46.801%)  route 0.550ns (53.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.426     5.064    clkWizard
    SLICE_X138Y111       FDRE                                         r  mem_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y111       FDRE (Prop_fdre_C_Q)         0.379     5.443 r  mem_buffer_reg[20]/Q
                         net (fo=1, routed)           0.550     5.993    mem_buffer[20]
    SLICE_X139Y111       LUT6 (Prop_lut6_I5_O)        0.105     6.098 r  uart_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     6.098    uart_buffer[4]_i_1_n_0
    SLICE_X139Y111       FDRE                                         r  uart_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.762%)  route 0.053ns (22.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.593     2.027    clkWizard
    SLICE_X138Y111       FDRE                                         r  mem_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y111       FDRE (Prop_fdre_C_Q)         0.141     2.168 r  mem_buffer_reg[16]/Q
                         net (fo=1, routed)           0.053     2.221    mem_buffer[16]
    SLICE_X139Y111       LUT6 (Prop_lut6_I5_O)        0.045     2.266 r  uart_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     2.266    uart_buffer[0]_i_1_n_0
    SLICE_X139Y111       FDRE                                         r  uart_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.209ns (80.556%)  route 0.050ns (19.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.616     2.050    clkWizard
    SLICE_X140Y111       FDRE                                         r  mem_buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y111       FDRE (Prop_fdre_C_Q)         0.164     2.214 r  mem_buffer_reg[18]/Q
                         net (fo=1, routed)           0.050     2.264    mem_buffer[18]
    SLICE_X141Y111       LUT6 (Prop_lut6_I5_O)        0.045     2.309 r  uart_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     2.309    uart_buffer[2]_i_1_n_0
    SLICE_X141Y111       FDRE                                         r  uart_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.727%)  route 0.136ns (42.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.593     2.027    clkWizard
    SLICE_X138Y111       FDRE                                         r  mem_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y111       FDRE (Prop_fdre_C_Q)         0.141     2.168 r  mem_buffer_reg[12]/Q
                         net (fo=1, routed)           0.136     2.304    mem_buffer[12]
    SLICE_X139Y111       LUT6 (Prop_lut6_I0_O)        0.045     2.349 r  uart_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     2.349    uart_buffer[4]_i_1_n_0
    SLICE_X139Y111       FDRE                                         r  uart_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.614     2.048    clkWizard
    SLICE_X141Y114       FDRE                                         r  mem_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y114       FDRE (Prop_fdre_C_Q)         0.141     2.189 r  mem_buffer_reg[25]/Q
                         net (fo=1, routed)           0.145     2.334    mem_buffer[25]
    SLICE_X142Y113       LUT6 (Prop_lut6_I2_O)        0.045     2.379 r  uart_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.379    uart_buffer[1]_i_1_n_0
    SLICE_X142Y113       FDRE                                         r  uart_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.209ns (60.854%)  route 0.134ns (39.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.616     2.050    clkWizard
    SLICE_X140Y111       FDRE                                         r  mem_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y111       FDRE (Prop_fdre_C_Q)         0.164     2.214 r  mem_buffer_reg[14]/Q
                         net (fo=1, routed)           0.134     2.348    mem_buffer[14]
    SLICE_X141Y111       LUT6 (Prop_lut6_I0_O)        0.045     2.393 r  uart_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000     2.393    uart_buffer[6]_i_1_n_0
    SLICE_X141Y111       FDRE                                         r  uart_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.186ns (47.536%)  route 0.205ns (52.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.614     2.048    clkWizard
    SLICE_X141Y113       FDRE                                         r  mem_buffer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y113       FDRE (Prop_fdre_C_Q)         0.141     2.189 r  mem_buffer_reg[21]/Q
                         net (fo=1, routed)           0.205     2.394    mem_buffer[21]
    SLICE_X142Y113       LUT6 (Prop_lut6_I5_O)        0.045     2.439 r  uart_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     2.439    uart_buffer[5]_i_1_n_0
    SLICE_X142Y113       FDRE                                         r  uart_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.209ns (50.705%)  route 0.203ns (49.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.614     2.048    clkWizard
    SLICE_X140Y113       FDRE                                         r  mem_buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y113       FDRE (Prop_fdre_C_Q)         0.164     2.212 r  mem_buffer_reg[23]/Q
                         net (fo=1, routed)           0.203     2.415    mem_buffer[23]
    SLICE_X142Y113       LUT6 (Prop_lut6_I5_O)        0.045     2.460 r  uart_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     2.460    uart_buffer[7]_i_1_n_0
    SLICE_X142Y113       FDRE                                         r  uart_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.246ns (58.425%)  route 0.175ns (41.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.614     2.048    clkWizard
    SLICE_X140Y113       FDRE                                         r  mem_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y113       FDRE (Prop_fdre_C_Q)         0.148     2.196 r  mem_buffer_reg[27]/Q
                         net (fo=1, routed)           0.175     2.371    mem_buffer[27]
    SLICE_X140Y112       LUT6 (Prop_lut6_I2_O)        0.098     2.469 r  uart_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000     2.469    uart_buffer[3]_i_1_n_0
    SLICE_X140Y112       FDRE                                         r  uart_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledRE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            led_ReadERR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.930ns  (logic 1.386ns (47.293%)  route 1.544ns (52.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.594     2.028    clkWizard
    SLICE_X138Y107       FDRE                                         r  ledRE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y107       FDRE (Prop_fdre_C_Q)         0.141     2.169 r  ledRE_reg/Q
                         net (fo=1, routed)           1.544     3.713    led_ReadERR_OBUF
    T24                  OBUF (Prop_obuf_I_O)         1.245     4.958 r  led_ReadERR_OBUF_inst/O
                         net (fo=0)                   0.000     4.958    led_ReadERR
    T24                                                               r  led_ReadERR (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_clock_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_clock_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    R3                                                0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     3.390 f  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     4.455    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.078     4.533 f  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.012     4.545    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_clock_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.882    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Max Delay          1018 Endpoints
Min Delay          1018 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[236].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.998ns  (logic 7.120ns (64.738%)  route 3.878ns (35.262%))
  Logic Levels:           61  (CARRY4=60 IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit (IN)
                         net (fo=0)                   0.000     0.000    hit
    T8                   IBUF (Prop_ibuf_I_O)         0.740     0.740 r  hit_IBUF_inst/O
                         net (fo=18, routed)          3.870     4.610    u_tdc/u_FineDelay/iHit
    SLICE_X115Y87        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     5.090 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     5.090    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X115Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.188 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.188    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X115Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.286 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.286    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X115Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.384 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.384    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X115Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.482 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.482    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X115Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.580 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.580    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X115Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.678 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.678    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X115Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.776 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.776    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X115Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.874 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.874    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X115Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.972 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.972    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X115Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.070 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.070    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X115Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.168 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.168    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X115Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.266 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.001     6.266    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X115Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.364 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.364    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X115Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.462 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.462    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X115Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.560    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X115Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.658 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.658    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X115Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.756 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.756    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X115Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.854 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.854    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X115Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.952 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.952    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X115Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.050 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.050    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X115Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.148 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.148    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X115Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.246 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.246    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X115Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.344 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.344    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X115Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.442 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.442    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X115Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.540 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.540    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X115Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.638 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.638    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X115Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.736 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.736    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X115Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.834 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.834    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X115Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.932 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.932    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X115Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.030 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.030    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X115Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.128 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.128    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X115Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.226 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.226    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X115Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.324 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.324    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X115Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.422 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.422    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X115Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.520 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.520    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X115Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.618 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.618    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X115Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.716 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.008     8.724    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X115Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.822 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.822    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X115Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.920 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.920    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X115Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.018 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.018    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X115Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.116 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.116    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X115Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.214 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.214    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X115Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.312 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.312    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X115Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.410 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.410    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X115Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.508 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.508    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X115Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.606 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.606    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X115Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.704 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.704    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X115Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.802 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.802    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X115Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.900 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.900    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X115Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.998 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.998    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X115Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.096 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.096    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X115Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.194 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.194    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X115Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.292 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.292    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X115Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.390 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.390    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X115Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.488 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.488    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X115Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.586 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.586    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X115Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.684 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.684    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X115Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.782 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.782    u_tdc/u_FineDelay/outTaps[235]
    SLICE_X115Y146       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.998 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[0]
                         net (fo=1, routed)           0.000    10.998    u_tdc/u_FineDelay/outTaps[236]
    SLICE_X115Y146       FDCE                                         r  u_tdc/u_FineDelay/genblk2[236].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.315     4.772    u_tdc/u_FineDelay/clk
    SLICE_X115Y146       FDCE                                         r  u_tdc/u_FineDelay/genblk2[236].Firstff/C

Slack:                    inf
  Source:                 hit
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[238].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.972ns  (logic 7.094ns (64.654%)  route 3.878ns (35.346%))
  Logic Levels:           61  (CARRY4=60 IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit (IN)
                         net (fo=0)                   0.000     0.000    hit
    T8                   IBUF (Prop_ibuf_I_O)         0.740     0.740 r  hit_IBUF_inst/O
                         net (fo=18, routed)          3.870     4.610    u_tdc/u_FineDelay/iHit
    SLICE_X115Y87        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     5.090 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     5.090    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X115Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.188 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.188    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X115Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.286 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.286    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X115Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.384 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.384    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X115Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.482 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.482    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X115Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.580 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.580    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X115Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.678 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.678    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X115Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.776 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.776    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X115Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.874 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.874    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X115Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.972 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.972    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X115Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.070 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.070    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X115Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.168 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.168    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X115Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.266 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.001     6.266    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X115Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.364 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.364    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X115Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.462 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.462    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X115Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.560    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X115Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.658 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.658    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X115Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.756 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.756    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X115Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.854 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.854    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X115Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.952 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.952    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X115Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.050 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.050    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X115Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.148 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.148    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X115Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.246 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.246    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X115Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.344 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.344    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X115Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.442 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.442    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X115Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.540 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.540    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X115Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.638 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.638    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X115Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.736 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.736    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X115Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.834 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.834    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X115Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.932 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.932    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X115Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.030 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.030    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X115Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.128 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.128    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X115Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.226 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.226    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X115Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.324 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.324    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X115Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.422 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.422    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X115Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.520 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.520    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X115Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.618 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.618    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X115Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.716 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.008     8.724    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X115Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.822 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.822    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X115Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.920 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.920    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X115Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.018 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.018    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X115Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.116 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.116    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X115Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.214 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.214    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X115Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.312 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.312    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X115Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.410 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.410    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X115Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.508 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.508    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X115Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.606 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.606    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X115Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.704 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.704    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X115Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.802 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.802    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X115Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.900 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.900    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X115Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.998 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.998    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X115Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.096 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.096    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X115Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.194 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.194    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X115Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.292 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.292    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X115Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.390 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.390    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X115Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.488 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.488    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X115Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.586 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.586    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X115Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.684 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.684    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X115Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.782 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.782    u_tdc/u_FineDelay/outTaps[235]
    SLICE_X115Y146       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.972 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[2]
                         net (fo=1, routed)           0.000    10.972    u_tdc/u_FineDelay/outTaps[238]
    SLICE_X115Y146       FDCE                                         r  u_tdc/u_FineDelay/genblk2[238].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.315     4.772    u_tdc/u_FineDelay/clk
    SLICE_X115Y146       FDCE                                         r  u_tdc/u_FineDelay/genblk2[238].Firstff/C

Slack:                    inf
  Source:                 hit
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[237].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.914ns  (logic 7.036ns (64.466%)  route 3.878ns (35.534%))
  Logic Levels:           61  (CARRY4=60 IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit (IN)
                         net (fo=0)                   0.000     0.000    hit
    T8                   IBUF (Prop_ibuf_I_O)         0.740     0.740 r  hit_IBUF_inst/O
                         net (fo=18, routed)          3.870     4.610    u_tdc/u_FineDelay/iHit
    SLICE_X115Y87        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     5.090 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     5.090    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X115Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.188 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.188    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X115Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.286 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.286    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X115Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.384 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.384    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X115Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.482 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.482    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X115Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.580 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.580    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X115Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.678 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.678    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X115Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.776 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.776    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X115Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.874 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.874    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X115Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.972 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.972    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X115Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.070 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.070    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X115Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.168 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.168    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X115Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.266 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.001     6.266    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X115Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.364 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.364    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X115Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.462 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.462    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X115Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.560    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X115Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.658 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.658    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X115Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.756 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.756    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X115Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.854 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.854    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X115Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.952 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.952    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X115Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.050 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.050    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X115Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.148 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.148    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X115Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.246 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.246    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X115Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.344 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.344    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X115Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.442 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.442    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X115Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.540 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.540    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X115Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.638 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.638    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X115Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.736 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.736    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X115Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.834 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.834    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X115Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.932 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.932    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X115Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.030 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.030    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X115Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.128 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.128    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X115Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.226 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.226    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X115Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.324 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.324    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X115Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.422 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.422    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X115Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.520 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.520    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X115Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.618 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.618    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X115Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.716 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.008     8.724    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X115Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.822 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.822    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X115Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.920 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.920    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X115Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.018 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.018    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X115Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.116 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.116    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X115Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.214 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.214    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X115Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.312 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.312    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X115Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.410 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.410    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X115Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.508 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.508    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X115Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.606 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.606    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X115Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.704 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.704    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X115Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.802 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.802    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X115Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.900 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.900    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X115Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.998 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.998    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X115Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.096 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.096    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X115Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.194 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.194    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X115Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.292 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.292    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X115Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.390 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.390    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X115Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.488 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.488    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X115Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.586 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.586    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X115Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.684 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.684    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X115Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.782 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.782    u_tdc/u_FineDelay/outTaps[235]
    SLICE_X115Y146       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    10.914 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[1]
                         net (fo=1, routed)           0.000    10.914    u_tdc/u_FineDelay/outTaps[237]
    SLICE_X115Y146       FDCE                                         r  u_tdc/u_FineDelay/genblk2[237].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.315     4.772    u_tdc/u_FineDelay/clk
    SLICE_X115Y146       FDCE                                         r  u_tdc/u_FineDelay/genblk2[237].Firstff/C

Slack:                    inf
  Source:                 hit
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[232].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.900ns  (logic 7.022ns (64.421%)  route 3.878ns (35.579%))
  Logic Levels:           60  (CARRY4=59 IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit (IN)
                         net (fo=0)                   0.000     0.000    hit
    T8                   IBUF (Prop_ibuf_I_O)         0.740     0.740 r  hit_IBUF_inst/O
                         net (fo=18, routed)          3.870     4.610    u_tdc/u_FineDelay/iHit
    SLICE_X115Y87        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     5.090 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     5.090    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X115Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.188 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.188    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X115Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.286 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.286    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X115Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.384 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.384    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X115Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.482 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.482    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X115Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.580 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.580    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X115Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.678 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.678    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X115Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.776 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.776    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X115Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.874 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.874    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X115Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.972 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.972    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X115Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.070 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.070    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X115Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.168 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.168    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X115Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.266 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.001     6.266    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X115Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.364 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.364    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X115Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.462 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.462    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X115Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.560    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X115Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.658 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.658    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X115Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.756 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.756    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X115Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.854 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.854    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X115Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.952 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.952    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X115Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.050 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.050    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X115Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.148 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.148    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X115Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.246 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.246    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X115Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.344 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.344    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X115Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.442 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.442    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X115Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.540 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.540    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X115Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.638 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.638    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X115Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.736 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.736    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X115Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.834 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.834    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X115Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.932 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.932    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X115Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.030 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.030    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X115Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.128 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.128    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X115Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.226 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.226    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X115Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.324 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.324    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X115Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.422 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.422    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X115Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.520 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.520    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X115Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.618 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.618    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X115Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.716 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.008     8.724    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X115Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.822 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.822    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X115Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.920 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.920    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X115Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.018 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.018    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X115Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.116 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.116    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X115Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.214 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.214    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X115Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.312 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.312    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X115Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.410 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.410    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X115Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.508 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.508    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X115Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.606 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.606    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X115Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.704 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.704    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X115Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.802 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.802    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X115Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.900 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.900    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X115Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.998 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.998    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X115Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.096 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.096    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X115Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.194 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.194    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X115Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.292 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.292    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X115Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.390 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.390    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X115Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.488 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.488    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X115Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.586 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.586    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X115Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.684 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.684    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X115Y145       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.900 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[0]
                         net (fo=1, routed)           0.000    10.900    u_tdc/u_FineDelay/outTaps[232]
    SLICE_X115Y145       FDCE                                         r  u_tdc/u_FineDelay/genblk2[232].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.315     4.772    u_tdc/u_FineDelay/clk
    SLICE_X115Y145       FDCE                                         r  u_tdc/u_FineDelay/genblk2[232].Firstff/C

Slack:                    inf
  Source:                 hit
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[239].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.880ns  (logic 7.002ns (64.355%)  route 3.878ns (35.645%))
  Logic Levels:           61  (CARRY4=60 IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit (IN)
                         net (fo=0)                   0.000     0.000    hit
    T8                   IBUF (Prop_ibuf_I_O)         0.740     0.740 r  hit_IBUF_inst/O
                         net (fo=18, routed)          3.870     4.610    u_tdc/u_FineDelay/iHit
    SLICE_X115Y87        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     5.090 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     5.090    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X115Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.188 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.188    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X115Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.286 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.286    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X115Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.384 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.384    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X115Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.482 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.482    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X115Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.580 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.580    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X115Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.678 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.678    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X115Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.776 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.776    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X115Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.874 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.874    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X115Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.972 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.972    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X115Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.070 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.070    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X115Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.168 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.168    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X115Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.266 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.001     6.266    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X115Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.364 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.364    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X115Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.462 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.462    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X115Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.560    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X115Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.658 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.658    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X115Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.756 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.756    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X115Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.854 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.854    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X115Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.952 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.952    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X115Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.050 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.050    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X115Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.148 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.148    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X115Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.246 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.246    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X115Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.344 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.344    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X115Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.442 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.442    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X115Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.540 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.540    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X115Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.638 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.638    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X115Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.736 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.736    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X115Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.834 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.834    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X115Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.932 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.932    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X115Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.030 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.030    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X115Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.128 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.128    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X115Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.226 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.226    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X115Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.324 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.324    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X115Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.422 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.422    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X115Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.520 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.520    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X115Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.618 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.618    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X115Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.716 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.008     8.724    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X115Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.822 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.822    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X115Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.920 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.920    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X115Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.018 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.018    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X115Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.116 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.116    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X115Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.214 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.214    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X115Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.312 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.312    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X115Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.410 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.410    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X115Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.508 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.508    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X115Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.606 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.606    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X115Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.704 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.704    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X115Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.802 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.802    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X115Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.900 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.900    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X115Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.998 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.998    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X115Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.096 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.096    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X115Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.194 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.194    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X115Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.292 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.292    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X115Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.390 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.390    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X115Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.488 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.488    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X115Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.586 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.586    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X115Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.684 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.684    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X115Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.782 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.782    u_tdc/u_FineDelay/outTaps[235]
    SLICE_X115Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.880 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=1, routed)           0.000    10.880    u_tdc/u_FineDelay/outTaps[239]
    SLICE_X115Y146       FDCE                                         r  u_tdc/u_FineDelay/genblk2[239].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.315     4.772    u_tdc/u_FineDelay/clk
    SLICE_X115Y146       FDCE                                         r  u_tdc/u_FineDelay/genblk2[239].Firstff/C

Slack:                    inf
  Source:                 hit
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[234].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.874ns  (logic 6.996ns (64.336%)  route 3.878ns (35.664%))
  Logic Levels:           60  (CARRY4=59 IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit (IN)
                         net (fo=0)                   0.000     0.000    hit
    T8                   IBUF (Prop_ibuf_I_O)         0.740     0.740 r  hit_IBUF_inst/O
                         net (fo=18, routed)          3.870     4.610    u_tdc/u_FineDelay/iHit
    SLICE_X115Y87        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     5.090 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     5.090    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X115Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.188 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.188    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X115Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.286 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.286    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X115Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.384 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.384    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X115Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.482 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.482    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X115Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.580 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.580    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X115Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.678 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.678    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X115Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.776 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.776    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X115Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.874 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.874    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X115Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.972 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.972    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X115Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.070 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.070    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X115Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.168 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.168    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X115Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.266 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.001     6.266    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X115Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.364 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.364    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X115Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.462 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.462    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X115Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.560    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X115Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.658 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.658    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X115Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.756 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.756    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X115Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.854 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.854    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X115Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.952 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.952    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X115Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.050 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.050    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X115Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.148 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.148    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X115Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.246 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.246    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X115Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.344 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.344    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X115Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.442 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.442    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X115Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.540 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.540    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X115Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.638 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.638    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X115Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.736 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.736    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X115Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.834 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.834    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X115Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.932 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.932    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X115Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.030 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.030    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X115Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.128 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.128    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X115Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.226 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.226    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X115Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.324 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.324    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X115Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.422 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.422    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X115Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.520 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.520    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X115Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.618 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.618    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X115Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.716 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.008     8.724    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X115Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.822 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.822    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X115Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.920 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.920    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X115Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.018 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.018    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X115Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.116 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.116    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X115Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.214 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.214    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X115Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.312 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.312    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X115Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.410 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.410    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X115Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.508 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.508    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X115Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.606 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.606    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X115Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.704 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.704    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X115Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.802 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.802    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X115Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.900 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.900    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X115Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.998 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.998    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X115Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.096 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.096    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X115Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.194 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.194    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X115Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.292 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.292    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X115Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.390 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.390    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X115Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.488 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.488    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X115Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.586 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.586    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X115Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.684 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.684    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X115Y145       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.874 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[2]
                         net (fo=1, routed)           0.000    10.874    u_tdc/u_FineDelay/outTaps[234]
    SLICE_X115Y145       FDCE                                         r  u_tdc/u_FineDelay/genblk2[234].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.315     4.772    u_tdc/u_FineDelay/clk
    SLICE_X115Y145       FDCE                                         r  u_tdc/u_FineDelay/genblk2[234].Firstff/C

Slack:                    inf
  Source:                 hit
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[233].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.816ns  (logic 6.938ns (64.145%)  route 3.878ns (35.856%))
  Logic Levels:           60  (CARRY4=59 IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit (IN)
                         net (fo=0)                   0.000     0.000    hit
    T8                   IBUF (Prop_ibuf_I_O)         0.740     0.740 r  hit_IBUF_inst/O
                         net (fo=18, routed)          3.870     4.610    u_tdc/u_FineDelay/iHit
    SLICE_X115Y87        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     5.090 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     5.090    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X115Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.188 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.188    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X115Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.286 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.286    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X115Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.384 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.384    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X115Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.482 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.482    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X115Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.580 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.580    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X115Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.678 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.678    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X115Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.776 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.776    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X115Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.874 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.874    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X115Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.972 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.972    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X115Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.070 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.070    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X115Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.168 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.168    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X115Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.266 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.001     6.266    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X115Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.364 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.364    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X115Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.462 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.462    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X115Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.560    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X115Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.658 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.658    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X115Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.756 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.756    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X115Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.854 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.854    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X115Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.952 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.952    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X115Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.050 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.050    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X115Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.148 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.148    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X115Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.246 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.246    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X115Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.344 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.344    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X115Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.442 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.442    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X115Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.540 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.540    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X115Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.638 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.638    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X115Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.736 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.736    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X115Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.834 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.834    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X115Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.932 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.932    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X115Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.030 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.030    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X115Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.128 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.128    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X115Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.226 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.226    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X115Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.324 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.324    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X115Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.422 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.422    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X115Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.520 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.520    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X115Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.618 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.618    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X115Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.716 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.008     8.724    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X115Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.822 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.822    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X115Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.920 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.920    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X115Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.018 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.018    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X115Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.116 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.116    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X115Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.214 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.214    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X115Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.312 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.312    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X115Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.410 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.410    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X115Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.508 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.508    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X115Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.606 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.606    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X115Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.704 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.704    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X115Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.802 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.802    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X115Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.900 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.900    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X115Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.998 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.998    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X115Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.096 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.096    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X115Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.194 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.194    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X115Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.292 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.292    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X115Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.390 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.390    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X115Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.488 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.488    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X115Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.586 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.586    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X115Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.684 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.684    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X115Y145       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    10.816 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[1]
                         net (fo=1, routed)           0.000    10.816    u_tdc/u_FineDelay/outTaps[233]
    SLICE_X115Y145       FDCE                                         r  u_tdc/u_FineDelay/genblk2[233].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.315     4.772    u_tdc/u_FineDelay/clk
    SLICE_X115Y145       FDCE                                         r  u_tdc/u_FineDelay/genblk2[233].Firstff/C

Slack:                    inf
  Source:                 hit
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[228].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.802ns  (logic 6.924ns (64.098%)  route 3.878ns (35.902%))
  Logic Levels:           59  (CARRY4=58 IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit (IN)
                         net (fo=0)                   0.000     0.000    hit
    T8                   IBUF (Prop_ibuf_I_O)         0.740     0.740 r  hit_IBUF_inst/O
                         net (fo=18, routed)          3.870     4.610    u_tdc/u_FineDelay/iHit
    SLICE_X115Y87        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     5.090 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     5.090    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X115Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.188 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.188    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X115Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.286 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.286    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X115Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.384 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.384    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X115Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.482 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.482    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X115Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.580 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.580    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X115Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.678 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.678    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X115Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.776 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.776    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X115Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.874 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.874    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X115Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.972 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.972    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X115Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.070 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.070    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X115Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.168 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.168    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X115Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.266 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.001     6.266    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X115Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.364 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.364    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X115Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.462 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.462    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X115Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.560    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X115Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.658 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.658    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X115Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.756 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.756    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X115Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.854 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.854    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X115Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.952 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.952    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X115Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.050 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.050    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X115Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.148 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.148    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X115Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.246 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.246    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X115Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.344 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.344    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X115Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.442 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.442    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X115Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.540 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.540    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X115Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.638 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.638    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X115Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.736 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.736    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X115Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.834 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.834    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X115Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.932 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.932    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X115Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.030 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.030    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X115Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.128 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.128    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X115Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.226 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.226    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X115Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.324 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.324    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X115Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.422 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.422    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X115Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.520 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.520    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X115Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.618 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.618    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X115Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.716 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.008     8.724    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X115Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.822 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.822    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X115Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.920 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.920    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X115Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.018 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.018    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X115Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.116 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.116    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X115Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.214 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.214    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X115Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.312 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.312    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X115Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.410 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.410    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X115Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.508 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.508    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X115Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.606 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.606    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X115Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.704 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.704    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X115Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.802 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.802    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X115Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.900 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.900    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X115Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.998 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.998    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X115Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.096 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.096    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X115Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.194 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.194    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X115Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.292 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.292    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X115Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.390 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.390    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X115Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.488 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.488    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X115Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.586 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.586    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X115Y144       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.802 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[0]
                         net (fo=1, routed)           0.000    10.802    u_tdc/u_FineDelay/outTaps[228]
    SLICE_X115Y144       FDCE                                         r  u_tdc/u_FineDelay/genblk2[228].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.315     4.772    u_tdc/u_FineDelay/clk
    SLICE_X115Y144       FDCE                                         r  u_tdc/u_FineDelay/genblk2[228].Firstff/C

Slack:                    inf
  Source:                 hit
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[235].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.782ns  (logic 6.904ns (64.031%)  route 3.878ns (35.969%))
  Logic Levels:           60  (CARRY4=59 IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit (IN)
                         net (fo=0)                   0.000     0.000    hit
    T8                   IBUF (Prop_ibuf_I_O)         0.740     0.740 r  hit_IBUF_inst/O
                         net (fo=18, routed)          3.870     4.610    u_tdc/u_FineDelay/iHit
    SLICE_X115Y87        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     5.090 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     5.090    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X115Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.188 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.188    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X115Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.286 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.286    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X115Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.384 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.384    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X115Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.482 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.482    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X115Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.580 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.580    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X115Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.678 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.678    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X115Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.776 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.776    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X115Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.874 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.874    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X115Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.972 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.972    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X115Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.070 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.070    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X115Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.168 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.168    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X115Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.266 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.001     6.266    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X115Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.364 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.364    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X115Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.462 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.462    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X115Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.560    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X115Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.658 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.658    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X115Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.756 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.756    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X115Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.854 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.854    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X115Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.952 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.952    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X115Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.050 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.050    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X115Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.148 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.148    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X115Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.246 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.246    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X115Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.344 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.344    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X115Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.442 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.442    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X115Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.540 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.540    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X115Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.638 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.638    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X115Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.736 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.736    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X115Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.834 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.834    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X115Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.932 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.932    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X115Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.030 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.030    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X115Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.128 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.128    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X115Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.226 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.226    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X115Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.324 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.324    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X115Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.422 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.422    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X115Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.520 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.520    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X115Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.618 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.618    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X115Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.716 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.008     8.724    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X115Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.822 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.822    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X115Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.920 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.920    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X115Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.018 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.018    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X115Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.116 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.116    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X115Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.214 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.214    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X115Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.312 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.312    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X115Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.410 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.410    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X115Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.508 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.508    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X115Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.606 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.606    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X115Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.704 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.704    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X115Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.802 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.802    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X115Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.900 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.900    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X115Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.998 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.998    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X115Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.096 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.096    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X115Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.194 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.194    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X115Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.292 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.292    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X115Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.390 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.390    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X115Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.488 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.488    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X115Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.586 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.586    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X115Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.684 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.684    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X115Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.782 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.782    u_tdc/u_FineDelay/outTaps[235]
    SLICE_X115Y145       FDCE                                         r  u_tdc/u_FineDelay/genblk2[235].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.315     4.772    u_tdc/u_FineDelay/clk
    SLICE_X115Y145       FDCE                                         r  u_tdc/u_FineDelay/genblk2[235].Firstff/C

Slack:                    inf
  Source:                 hit
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[230].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.776ns  (logic 6.898ns (64.011%)  route 3.878ns (35.989%))
  Logic Levels:           59  (CARRY4=58 IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit (IN)
                         net (fo=0)                   0.000     0.000    hit
    T8                   IBUF (Prop_ibuf_I_O)         0.740     0.740 r  hit_IBUF_inst/O
                         net (fo=18, routed)          3.870     4.610    u_tdc/u_FineDelay/iHit
    SLICE_X115Y87        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     5.090 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     5.090    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X115Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.188 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.188    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X115Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.286 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.286    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X115Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.384 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.384    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X115Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.482 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.482    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X115Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.580 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.580    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X115Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.678 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.678    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X115Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.776 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.776    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X115Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.874 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.874    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X115Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.972 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.972    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X115Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.070 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.070    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X115Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.168 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.168    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X115Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.266 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.001     6.266    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X115Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.364 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.364    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X115Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.462 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.462    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X115Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.560    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X115Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.658 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.658    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X115Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.756 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.756    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X115Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.854 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.854    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X115Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.952 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.952    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X115Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.050 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.050    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X115Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.148 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.148    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X115Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.246 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.246    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X115Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.344 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.344    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X115Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.442 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.442    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X115Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.540 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.540    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X115Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.638 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.638    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X115Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.736 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.736    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X115Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.834 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.834    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X115Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.932 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.932    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X115Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.030 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.030    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X115Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.128 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.128    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X115Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.226 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.226    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X115Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.324 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.324    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X115Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.422 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.422    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X115Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.520 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.520    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X115Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.618 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.618    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X115Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.716 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.008     8.724    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X115Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.822 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.822    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X115Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.920 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.920    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X115Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.018 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.018    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X115Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.116 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.116    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X115Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.214 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.214    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X115Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.312 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.312    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X115Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.410 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.410    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X115Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.508 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.508    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X115Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.606 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.606    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X115Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.704 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.704    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X115Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.802 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.802    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X115Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.900 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.900    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X115Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.998 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.998    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X115Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.096 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.096    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X115Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.194 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.194    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X115Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.292 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.292    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X115Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.390 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.390    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X115Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.488 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.488    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X115Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.586 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.586    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X115Y144       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.776 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[2]
                         net (fo=1, routed)           0.000    10.776    u_tdc/u_FineDelay/outTaps[230]
    SLICE_X115Y144       FDCE                                         r  u_tdc/u_FineDelay/genblk2[230].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.315     4.772    u_tdc/u_FineDelay/clk
    SLICE_X115Y144       FDCE                                         r  u_tdc/u_FineDelay/genblk2[230].Firstff/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.577%)  route 0.239ns (51.423%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y112       FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X132Y112       FDCE (Prop_fdce_C_Q)         0.226     0.226 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=3, routed)           0.239     0.465    u_tdc/u_merge/enable_counter
    SLICE_X132Y113       FDRE                                         r  u_tdc/u_merge/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.861     2.423    u_tdc/u_merge/clk
    SLICE_X132Y113       FDRE                                         r  u_tdc/u_merge/counter_reg[0]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.577%)  route 0.239ns (51.423%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y112       FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X132Y112       FDCE (Prop_fdce_C_Q)         0.226     0.226 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=3, routed)           0.239     0.465    u_tdc/u_merge/enable_counter
    SLICE_X132Y113       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.861     2.423    u_tdc/u_merge/clk
    SLICE_X132Y113       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.577%)  route 0.239ns (51.423%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y112       FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X132Y112       FDCE (Prop_fdce_C_Q)         0.226     0.226 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=3, routed)           0.239     0.465    u_tdc/u_merge/enable_counter
    SLICE_X132Y113       FDRE                                         r  u_tdc/u_merge/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.861     2.423    u_tdc/u_merge/clk
    SLICE_X132Y113       FDRE                                         r  u_tdc/u_merge/counter_reg[2]/C

Slack:                    inf
  Source:                 mem_rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_memory/u_FIFO36E1/RST
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.883%)  route 0.365ns (72.117%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y114       FDRE                         0.000     0.000 r  mem_rst_reg/C
    SLICE_X130Y114       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem_rst_reg/Q
                         net (fo=2, routed)           0.365     0.506    u_memory/u_FIFO36E1_2
    RAMB36_X7Y22         FIFO36E1                                     f  u_memory/u_FIFO36E1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.926     2.489    u_memory/clk_out2_0
    RAMB36_X7Y22         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK

Slack:                    inf
  Source:                 u_tdc/u_merge/storeStart_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.524%)  route 0.338ns (64.476%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y114       FDCE                         0.000     0.000 r  u_tdc/u_merge/storeStart_reg_C/C
    SLICE_X129Y114       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/storeStart_reg_C/Q
                         net (fo=1, routed)           0.095     0.236    u_tdc/u_merge/storeStart_reg_C_n_0
    SLICE_X131Y114       LUT2 (Prop_lut2_I1_O)        0.045     0.281 r  u_tdc/u_merge/storeStart_inferred_i_1/O
                         net (fo=10, routed)          0.243     0.524    u_tdc/u_merge/storeStart
    SLICE_X124Y116       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.858     2.420    u_tdc/u_merge/clk
    SLICE_X124Y116       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[1]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/storeStart_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.426%)  route 0.354ns (65.574%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y114       FDCE                         0.000     0.000 r  u_tdc/u_merge/storeStart_reg_C/C
    SLICE_X129Y114       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/storeStart_reg_C/Q
                         net (fo=1, routed)           0.095     0.236    u_tdc/u_merge/storeStart_reg_C_n_0
    SLICE_X131Y114       LUT2 (Prop_lut2_I1_O)        0.045     0.281 r  u_tdc/u_merge/storeStart_inferred_i_1/O
                         net (fo=10, routed)          0.260     0.540    u_tdc/u_merge/storeStart
    SLICE_X125Y119       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.855     2.417    u_tdc/u_merge/clk
    SLICE_X125Y119       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[3]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/storeStart_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.299%)  route 0.495ns (72.701%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y114       FDCE                         0.000     0.000 r  u_tdc/u_merge/storeStart_reg_C/C
    SLICE_X129Y114       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/storeStart_reg_C/Q
                         net (fo=1, routed)           0.095     0.236    u_tdc/u_merge/storeStart_reg_C_n_0
    SLICE_X131Y114       LUT2 (Prop_lut2_I1_O)        0.045     0.281 r  u_tdc/u_merge/storeStart_inferred_i_1/O
                         net (fo=10, routed)          0.401     0.681    u_tdc/u_merge/storeStart
    SLICE_X120Y118       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.855     2.417    u_tdc/u_merge/clk
    SLICE_X120Y118       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[4]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/storeStart_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.299%)  route 0.495ns (72.701%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y114       FDCE                         0.000     0.000 r  u_tdc/u_merge/storeStart_reg_C/C
    SLICE_X129Y114       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/storeStart_reg_C/Q
                         net (fo=1, routed)           0.095     0.236    u_tdc/u_merge/storeStart_reg_C_n_0
    SLICE_X131Y114       LUT2 (Prop_lut2_I1_O)        0.045     0.281 r  u_tdc/u_merge/storeStart_inferred_i_1/O
                         net (fo=10, routed)          0.401     0.681    u_tdc/u_merge/storeStart
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.855     2.417    u_tdc/u_merge/clk
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[5]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/storeStart_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.331%)  route 0.548ns (74.669%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y114       FDCE                         0.000     0.000 r  u_tdc/u_merge/storeStart_reg_C/C
    SLICE_X129Y114       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/storeStart_reg_C/Q
                         net (fo=1, routed)           0.095     0.236    u_tdc/u_merge/storeStart_reg_C_n_0
    SLICE_X131Y114       LUT2 (Prop_lut2_I1_O)        0.045     0.281 r  u_tdc/u_merge/storeStart_inferred_i_1/O
                         net (fo=10, routed)          0.454     0.734    u_tdc/u_merge/storeStart
    SLICE_X121Y117       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.856     2.418    u_tdc/u_merge/clk
    SLICE_X121Y117       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[6]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/storeStart_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.331%)  route 0.548ns (74.669%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y114       FDCE                         0.000     0.000 r  u_tdc/u_merge/storeStart_reg_C/C
    SLICE_X129Y114       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/storeStart_reg_C/Q
                         net (fo=1, routed)           0.095     0.236    u_tdc/u_merge/storeStart_reg_C_n_0
    SLICE_X131Y114       LUT2 (Prop_lut2_I1_O)        0.045     0.281 r  u_tdc/u_merge/storeStart_inferred_i_1/O
                         net (fo=10, routed)          0.454     0.734    u_tdc/u_merge/storeStart
    SLICE_X120Y117       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.856     2.418    u_tdc/u_merge/clk
    SLICE_X120Y117       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_block_clock_clk_wiz_0_0

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            mem_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.442ns  (logic 0.738ns (30.231%)  route 1.704ns (69.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          1.704     2.442    startReading_IBUF
    SLICE_X138Y111       FDRE                                         r  mem_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.318     4.775    clkWizard
    SLICE_X138Y111       FDRE                                         r  mem_buffer_reg[0]/C

Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            mem_buffer_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.442ns  (logic 0.738ns (30.231%)  route 1.704ns (69.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          1.704     2.442    startReading_IBUF
    SLICE_X138Y111       FDRE                                         r  mem_buffer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.318     4.775    clkWizard
    SLICE_X138Y111       FDRE                                         r  mem_buffer_reg[12]/C

Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            mem_buffer_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.442ns  (logic 0.738ns (30.231%)  route 1.704ns (69.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          1.704     2.442    startReading_IBUF
    SLICE_X138Y111       FDRE                                         r  mem_buffer_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.318     4.775    clkWizard
    SLICE_X138Y111       FDRE                                         r  mem_buffer_reg[16]/C

Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            mem_buffer_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.442ns  (logic 0.738ns (30.231%)  route 1.704ns (69.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          1.704     2.442    startReading_IBUF
    SLICE_X138Y111       FDRE                                         r  mem_buffer_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.318     4.775    clkWizard
    SLICE_X138Y111       FDRE                                         r  mem_buffer_reg[20]/C

Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            mem_buffer_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.442ns  (logic 0.738ns (30.231%)  route 1.704ns (69.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          1.704     2.442    startReading_IBUF
    SLICE_X138Y111       FDRE                                         r  mem_buffer_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.318     4.775    clkWizard
    SLICE_X138Y111       FDRE                                         r  mem_buffer_reg[24]/C

Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            mem_buffer_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.442ns  (logic 0.738ns (30.231%)  route 1.704ns (69.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          1.704     2.442    startReading_IBUF
    SLICE_X138Y111       FDRE                                         r  mem_buffer_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.318     4.775    clkWizard
    SLICE_X138Y111       FDRE                                         r  mem_buffer_reg[28]/C

Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            mem_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.442ns  (logic 0.738ns (30.231%)  route 1.704ns (69.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          1.704     2.442    startReading_IBUF
    SLICE_X138Y111       FDRE                                         r  mem_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.318     4.775    clkWizard
    SLICE_X138Y111       FDRE                                         r  mem_buffer_reg[4]/C

Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            mem_buffer_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.373ns  (logic 0.738ns (31.112%)  route 1.635ns (68.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          1.635     2.373    startReading_IBUF
    SLICE_X141Y114       FDRE                                         r  mem_buffer_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.370     4.827    clkWizard
    SLICE_X141Y114       FDRE                                         r  mem_buffer_reg[25]/C

Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            mem_buffer_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.373ns  (logic 0.738ns (31.112%)  route 1.635ns (68.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          1.635     2.373    startReading_IBUF
    SLICE_X141Y114       FDRE                                         r  mem_buffer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.370     4.827    clkWizard
    SLICE_X141Y114       FDRE                                         r  mem_buffer_reg[9]/C

Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            mem_buffer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.254ns  (logic 0.738ns (32.762%)  route 1.515ns (67.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          1.515     2.254    startReading_IBUF
    SLICE_X140Y113       FDRE                                         r  mem_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.371     4.828    clkWizard
    SLICE_X140Y113       FDRE                                         r  mem_buffer_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.204ns (53.645%)  route 0.176ns (46.355%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y22         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X7Y22         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[13])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[13]
                         net (fo=1, routed)           0.176     0.380    mem_output[13]
    SLICE_X141Y113       FDRE                                         r  mem_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.885     2.447    clkWizard
    SLICE_X141Y113       FDRE                                         r  mem_buffer_reg[13]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.204ns (53.105%)  route 0.180ns (46.895%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y22         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X7Y22         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[2])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[2]
                         net (fo=1, routed)           0.180     0.384    mem_output[2]
    SLICE_X140Y111       FDRE                                         r  mem_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.888     2.450    clkWizard
    SLICE_X140Y111       FDRE                                         r  mem_buffer_reg[2]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.204ns (52.989%)  route 0.181ns (47.011%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y22         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X7Y22         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[19])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[19]
                         net (fo=1, routed)           0.181     0.385    mem_output[19]
    SLICE_X140Y113       FDRE                                         r  mem_buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.885     2.447    clkWizard
    SLICE_X140Y113       FDRE                                         r  mem_buffer_reg[19]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.204ns (52.869%)  route 0.182ns (47.131%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y22         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X7Y22         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[26])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[26]
                         net (fo=1, routed)           0.182     0.386    mem_output[26]
    SLICE_X140Y111       FDRE                                         r  mem_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.888     2.450    clkWizard
    SLICE_X140Y111       FDRE                                         r  mem_buffer_reg[26]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.204ns (52.733%)  route 0.183ns (47.267%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y22         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X7Y22         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[9])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[9]
                         net (fo=1, routed)           0.183     0.387    mem_output[9]
    SLICE_X141Y114       FDRE                                         r  mem_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.885     2.447    clkWizard
    SLICE_X141Y114       FDRE                                         r  mem_buffer_reg[9]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.204ns (46.914%)  route 0.231ns (53.086%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y22         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X7Y22         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[17])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[17]
                         net (fo=1, routed)           0.231     0.435    mem_output[17]
    SLICE_X141Y113       FDRE                                         r  mem_buffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.885     2.447    clkWizard
    SLICE_X141Y113       FDRE                                         r  mem_buffer_reg[17]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.204ns (46.699%)  route 0.233ns (53.301%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y22         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X7Y22         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[22])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[22]
                         net (fo=1, routed)           0.233     0.437    mem_output[22]
    SLICE_X140Y111       FDRE                                         r  mem_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.888     2.450    clkWizard
    SLICE_X140Y111       FDRE                                         r  mem_buffer_reg[22]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.204ns (46.680%)  route 0.233ns (53.320%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y22         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X7Y22         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[25])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[25]
                         net (fo=1, routed)           0.233     0.437    mem_output[25]
    SLICE_X141Y114       FDRE                                         r  mem_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.885     2.447    clkWizard
    SLICE_X141Y114       FDRE                                         r  mem_buffer_reg[25]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.204ns (46.680%)  route 0.233ns (53.320%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y22         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X7Y22         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[5])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[5]
                         net (fo=1, routed)           0.233     0.437    mem_output[5]
    SLICE_X141Y113       FDRE                                         r  mem_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.885     2.447    clkWizard
    SLICE_X141Y113       FDRE                                         r  mem_buffer_reg[5]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.204ns (46.592%)  route 0.234ns (53.408%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y22         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X7Y22         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[14])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[14]
                         net (fo=1, routed)           0.234     0.438    mem_output[14]
    SLICE_X140Y111       FDRE                                         r  mem_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.888     2.450    clkWizard
    SLICE_X140Y111       FDRE                                         r  mem_buffer_reg[14]/C





