<!DOCTYPE html>
<html>
 <head>
  <meta charset="utf-8"/>
 </head>
 <body>
  <p block-type="Text">
  </p>
  <h1>
   <b>
    Product Overview
   </b>
  </h1>
  <p block-type="Text">
   The DW3000 IC family is a fully integrated single chip Ultra Wideband  (UWB) low-power low-cost transceiver IC compliant to IEEE802.15.4- 2015 and IEEE802.15.4z (BPRF mode). It can be used in 2-way  ranging, TDoA and PDoA systems to locate assets to an accuracy of  10 cm.
  </p>
  <p>
   <img src="_page_0_Picture_3.jpeg"/>
  </p>
  <p>
   <img src="_page_0_Picture_4.jpeg"/>
  </p>
  <p block-type="Text">
   <b>
    DW3000
   </b>
  </p>
  <p block-type="Text">
   <i>
    UWB Transceiver
   </i>
  </p>
  <h1>
   <b>
    Key Features
   </b>
  </h1>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     IEEE802.15.4-2015 UWB  IEEE802.15.4z (BPRF mode)
    </li>
    <li block-type="ListItem">
     Supports channels 5 &amp; 9 (6489.6  MHz &amp; 7987.2 MHz)
    </li>
    <li block-type="ListItem">
     Supports 2-way ranging, TDoA and PDoA location schemes
    </li>
    <li block-type="ListItem">
     Low external component count
    </li>
    <li block-type="ListItem">
     Supports enhanced Time-of-Flight security modes
    </li>
    <li block-type="ListItem">
     Integrated HW AES 256
    </li>
    <li block-type="ListItem">
     Worldwide UWB Radio  Regulatory compliance
    </li>
    <li block-type="ListItem">
     Low power consumption
    </li>
    <li block-type="ListItem">
     Data rates of 850 kbps and 6.8 Mbps
    </li>
    <li block-type="ListItem">
     Packet length up to 1023 bytes
    </li>
    <li block-type="ListItem">
     Integrated MAC support features
    </li>
    <li block-type="ListItem">
     Up to 36 MHz SPI interface
    </li>
    <li block-type="ListItem">
     QFN40 (5mm x 5 mm) and  WLCSP52 (3.1mm x 3.5mm) package options
    </li>
   </ul>
  </p>
  <h1>
   <b>
    Key Benefits
   </b>
  </h1>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     Provides precision location and  data transfer simultaneously
    </li>
    <li block-type="ListItem">
     Asset location to an accuracy of 10 cm
    </li>
    <li block-type="ListItem">
     High multipath fading immunity
    </li>
    <li block-type="ListItem">
     Secure ranging/distance  measurement
    </li>
    <li block-type="ListItem">
     Supports high tag densities in  RTLS
    </li>
    <li block-type="ListItem">
     Low-cost precision location
    </li>
    <li block-type="ListItem">
     Suitable for coin cell  applications
    </li>
   </ul>
  </p>
  <h1>
   <b>
    Applications
   </b>
  </h1>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     Precision real time location  systems (RTLS) using two-way  ranging, TDoA or PDoA schemes in a variety of  markets:
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       o Healthcare
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       o Consumer
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       o Industrial
      </li>
     </ul>
    </li>
    <li block-type="ListItem">
     Presence detection for secure  entry and secure payment
    </li>
    <li block-type="ListItem">
     Location aware wireless sensor  networks
    </li>
   </ul>
  </p>
  <p>
   <img src="_page_0_Figure_35.jpeg"/>
  </p>
  <h1>
   <b>
    Table of Contents
   </b>
  </h1>
  <table>
   <tbody>
    <tr>
     <th>
      1
     </th>
     <th>
     </th>
     <th>
      IC DESCRIPTION  5
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      1.1
     </th>
     <th>
      DW3000 VARIANTS  6
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      1.2
     </th>
     <th>
      DW3000 BACKWARDS COMPATIBILITY WITH
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      DW1000  6
     </th>
    </tr>
    <tr>
     <th>
      2
     </th>
     <th>
     </th>
     <th>
      PIN CONFIGURATIONS AND FUNCTION
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      DESCRIPTIONS  7
     </th>
    </tr>
    <tr>
     <th>
      3
     </th>
     <th>
     </th>
     <th>
      ELECTRICAL SPECIFICATIONS 11
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      3.1
     </th>
     <th>
      NOMINAL OPERATING CONDITIONS  11
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      3.2
     </th>
     <th>
      DC CHARACTERISTICS 11
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      3.3
     </th>
     <th>
      RECEIVER AC CHARACTERISTICS  12
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      3.4
     </th>
     <th>
      RECEIVER SENSITIVITY CHARACTERISTICS  13
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      3.5
     </th>
     <th>
      REFERENCE CLOCK AC CHARACTERISTICS  14
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      3.6
     </th>
     <th>
      TRANSMITTER AC CHARACTERISTICS  15
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      3.7
     </th>
     <th>
      LINK BUDGET 15
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      3.8
     </th>
     <th>
      TEMPERATURE AND VOLTAGE MONITOR
      <br/>
      CHARACTERISTICS 16
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      3.9
     </th>
     <th>
      LOCATION FUNCTIONALITY CHARACTERISTICS 16
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      3.10
     </th>
     <th>
      ABSOLUTE MAXIMUM RATINGS  17
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      3.11
     </th>
     <th>
      TYPICAL PERFORMANCE  17
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      3.11.1
     </th>
     <th>
      Transmit Spectrum 17
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      3.11.2
     </th>
     <th>
      Transmit Power Adjustment 19
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      3.11.3
     </th>
     <th>
      Receiver Blocking 20
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      3.11.4
     </th>
     <th>
      Ranging  21
     </th>
    </tr>
    <tr>
     <th>
      4
     </th>
     <th>
     </th>
     <th>
      FUNCTIONAL DESCRIPTION 22
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      4.1
     </th>
     <th>
      PHYSICAL LAYER MODES 22
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      4.2
     </th>
     <th>
      SUPPORTED CHANNELS AND BANDWIDTHS 22
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      4.3
     </th>
     <th>
      SUPPORTED BIT RATES AND PULSE REPETITION
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      FREQUENCIES (PRF) 22
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      4.4
     </th>
     <th>
      SYMBOL TIMINGS  22
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      4.5
     </th>
     <th>
      FRAME FORMAT IEEE802.15.4-2011,
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      IEEE802.15.4-2015  23
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      4.6
     </th>
     <th>
      PACKET FORMATS OF IEEE STD 802.15.4Z™ . 23
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      4.7
     </th>
     <th>
      PROPRIETARY LONG FRAMES 23
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      4.8
     </th>
     <th>
      NO DATA FRAMES  23
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      4.9
     </th>
     <th>
      HOST CONTROLLER INTERFACE 24
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      4.9.1
     </th>
     <th>
      SPI Functional Description 24
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      4.9.2
     </th>
     <th>
      SPI Timing Parameters 24
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      4.9.3
     </th>
     <th>
      SPI Operating Modes 25
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      4.9.4
     </th>
     <th>
      SPI Transaction Formatting 27
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      4.9.5
     </th>
     <th>
      GPIO and SPI I/O internal pull
      <br/>
      up/down  28
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      4.10
     </th>
     <th>
      REFERENCE CRYSTAL OSCILLATOR 29
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      4.10.1
     </th>
     <th>
      Calculation of external capacitor
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      values for frequency trim 29
     </th>
    </tr>
    <tr>
     <th>
      5
     </th>
     <th>
     </th>
     <th>
      OPERATIONAL STATES  31
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      5.1
     </th>
     <th>
      OVERVIEW 31
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      5.2
     </th>
     <th>
      OPERATING STATE TRANSITIONS  32
     </th>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th>
      6
     </th>
     <th>
     </th>
     <th colspan="3">
      POWERING DW300033
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      6.1
     </th>
     <th>
     </th>
     <th>
      LOWEST BILL OF MATERIALS (BOM) POWERING
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th colspan="5">
      SCHEME35
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      6.2
     </th>
     <th>
     </th>
     <th>
      HIGHEST EFFICIENCY POWERING SCHEME 35
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      6.3
     </th>
     <th>
     </th>
     <th>
      MOBILE POWERING SCHEME 36
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      6.4
     </th>
     <th>
     </th>
     <th>
      TYPICAL POWER PROFILES37
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      6.4.1
     </th>
     <th>
      TX current profile for the minimal
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      BOM
     </th>
     <th>
      37
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      6.4.2
     </th>
     <th>
      TX current profile for high efficiency
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      modes
     </th>
     <th>
      38
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      6.4.3
     </th>
     <th>
      RX current profile39
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      6.4.4
     </th>
     <th>
      RX current profile for high efficiency
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      BOMs
     </th>
     <th>
      39
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      6.4.5
     </th>
     <th>
      Typical TWR current profile 41
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      6.5
     </th>
     <th>
     </th>
     <th>
      INTERNAL POWER SUPPLY DISTRIBUTION 42
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
      7
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      APPLICATION INFORMATION43
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      7.1
     </th>
     <th>
     </th>
     <th>
      APPLICATION CIRCUIT DIAGRAM (LOWEST BOM
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      POWERING SCHEME) 43
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      7.2
     </th>
     <th>
     </th>
     <th>
      BOOST CIRCUIT DIAGRAM 43
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      7.3
     </th>
     <th>
     </th>
     <th>
      RECOMMENDED CHIP LAYOUT AND STACK-UP 44
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      7.3.1
     </th>
     <th>
      WLCSP variant Stack-up44
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      7.3.2
     </th>
     <th>
      QFN variant Stack-up45
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      7.4
     </th>
     <th>
     </th>
     <th>
      RECOMMENDED COMPONENTS 46
     </th>
    </tr>
    <tr>
     <th>
      8
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      REFLOW PROFILES 47
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      8.1
     </th>
     <th>
     </th>
     <th>
      REFLOW PROFILE OF THE WLCSP PACKAGE 47
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      8.2
     </th>
     <th>
     </th>
     <th>
      REFLOW PROFILE OF THE QFN PACKAGE 47
     </th>
    </tr>
    <tr>
     <th>
      9
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      PACKAGING &amp; ORDERING INFORMATION 48
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      9.1
     </th>
     <th>
     </th>
     <th>
      PACKAGE DIMENSIONS WLCSP 48
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      9.2
     </th>
     <th>
     </th>
     <th>
      QFN CHIP VARIANT49
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      9.2.1
     </th>
     <th>
      Package Dimensions QFN49
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      9.2.2
     </th>
     <th>
      Tape and Reel packaging
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      information: QFN chip variant 49
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      9.2.3
     </th>
     <th>
      Tape and Reel packaging
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      information: WLCSP chip variant51
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      9.2.4
     </th>
     <th>
      WLCSP, QFN Device Package Marking
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      53
     </th>
    </tr>
    <tr>
     <th>
      10
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      GLOSSARY54
     </th>
    </tr>
    <tr>
     <th>
      11
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      REFERENCES 55
     </th>
    </tr>
    <tr>
     <th>
      12
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      DOCUMENT HISTORY55
     </th>
    </tr>
    <tr>
     <th>
      13
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      FURTHER INFORMATION 56
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
   </tbody>
  </table>
  <h1>
   <b>
    List of Figures
   </b>
  </h1>
  <table>
   <tbody>
    <tr>
     <th>
      FIGURE 1: IC BLOCK DIAGRAM 5
     </th>
    </tr>
    <tr>
     <td>
      FIGURE 2: THE QFN TOP VIEW PIN ASSIGNMENTS  7
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 3: THE WLCSP PIN ASSIGNMENTS  7
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 4: TYPICAL TRANSMIT SPECTRUM CHANNEL 5  17
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 5: TYPICAL TRANSMIT SPECTRUM CHANNEL 9  18
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 6 TX POWER COARSE AND FINE GAIN SETTINGS -
     </td>
    </tr>
    <tr>
     <td>
      CHANNEL 5  19
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 7 TX POWER COARSE AND FINE GAIN SETTINGS -
     </td>
    </tr>
    <tr>
     <td>
      CHANNEL 9  19
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 8 BLOCKING PERFORMANCE - CHANNEL 5 20
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 9 BLOCKING PERFORMANCE - CHANNEL 9 20
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 10 RANGING PERFORMANCE - CHANNEL 5 21
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 11 RANGING PERFORMANCE - CHANNEL 9 21
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 12: IEEE802.15.4-2011 PPDU STRUCTURE  23
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 13: SPI TIMING DIAGRAM 24
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 14: DW3000 SPIPHA=0 TRANSFER PROTOCOL 25
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 15: DW3000 SPIPHA=1 TRANSFER PROTOCOL 26
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 16: SPI COMMAND FORMATTING 27
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 17: SPI AND GPIO PULL UP/DOWN  28
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 18 CRYSTAL MODEL  29
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 19 CRYSTAL TRIM PLOT 30
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 20: OPERATING STATE TRANSITIONS  32
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 21: TIMING DIAGRAM FOR COLD START POR  33
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 22 TIMING DIAGRAM FOR WARM START  34
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 23: LOWEST BOM POWERING OPTION 35
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 24: SINGLE O/P BUCK SMPS OPTION 35
     </td>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th>
      FIGURE 25: MOBILE OPTION 36
     </th>
    </tr>
    <tr>
     <td>
      FIGURE 26: CURRENT PROFILE WHEN TRANSMITTING A
     </td>
    </tr>
    <tr>
     <td>
      FRAME (6.8MBPS) IN LOWEST BOM USE CASE 37
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 27: CURRENT CONSUMPTION DURING TX FOR HIGH
     </td>
    </tr>
    <tr>
     <td>
      EFFICIENCY POWERING MODES38
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 28: CURRENT PROFILE FOR RECEIVING A FRAME39
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 29: CURRENT CONSUMPTION DURING RX FOR HIGH
     </td>
    </tr>
    <tr>
     <td>
      EFFICIENCY POWERING MODES40
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 30 CURRENT PROFILE OF INITIATOR IN THE DS-TWR
     </td>
    </tr>
    <tr>
     <td>
      WITH EMBEDDED DATA TO FRAMES41
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 31: INTERNAL POWER DISTRIBUTION42
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 32: DW3000 WLCSP APPLICATION CIRCUIT 43
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 33 BOOST CIRCUIT 43
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 34 RECOMMENDED WLCSP STACK-UP44
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 35 RECOMMENDED QFN STACK-UP45
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 36 REFLOW PROFILE OF THE WLCSP PACKAGE47
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 37: PACKAGE DIMENSIONS WLCSP 48
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 38: PACKAGE DIMENSIONS QFN 49
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 39 QFN TAPE ORIENTATION AND DIMENSIONS 49
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 40 QFN REEL INFORMATION 50
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 41 WLCSP TAPE ORIENTATION AND DIMENSIONS51
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 42 WLCSP REEL INFORMATION 52
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 43: ORIGINAL DEVICE PACKAGE MARKINGS 53
     </td>
    </tr>
    <tr>
     <td>
      FIGURE 44. NEW DEVICE PACKAGE MARKINGS (AFTER PCN
     </td>
    </tr>
    <tr>
     <td>
      2026)53
     </td>
    </tr>
   </tbody>
  </table>
  <h1>
   <b>
    List of Tables
   </b>
  </h1>
  <table>
   <tbody>
    <tr>
     <th>
      TABLE 1: DW3000 VARIANTS  6
     </th>
    </tr>
    <tr>
     <td>
      TABLE 2: DW3000 QFN &amp; WLCSP PIN FUNCTIONS  8
     </td>
    </tr>
    <tr>
     <td>
      TABLE 3: ABBREVIATIONS 10
     </td>
    </tr>
    <tr>
     <td>
      TABLE 4: NOMINAL OPERATING CONDITIONS 11
     </td>
    </tr>
    <tr>
     <td>
      TABLE 5: DC CHARACTERISTICS  11
     </td>
    </tr>
    <tr>
     <td>
      TABLE 6: RECEIVER AC CHARACTERISTICS 12
     </td>
    </tr>
    <tr>
     <td>
      TABLE 7 TEST CONDITIONS OF THE RX SENSITIVITY
     </td>
    </tr>
    <tr>
     <td>
      MEASUREMENTS 13
     </td>
    </tr>
    <tr>
     <td>
      TABLE 8: RX SENSITIVITY CHARACTERISTICS (CHANNEL 5). 13
     </td>
    </tr>
    <tr>
     <td>
      TABLE 9: RX SENSITIVITY CHARACTERISTICS (CHANNEL 9). 13
     </td>
    </tr>
    <tr>
     <td>
      TABLE 10: REFERENCE CLOCK AC CHARACTERISTICS 14
     </td>
    </tr>
    <tr>
     <td>
      TABLE 11: TRANSMITTER AC CHARACTERISTICS 15
     </td>
    </tr>
    <tr>
     <td>
      TABLE 12: TYPICAL LINK BUDGET FOR DW3110 15
     </td>
    </tr>
    <tr>
     <td>
      TABLE 13: TEMPERATURE AND VOLTAGE MONITOR
     </td>
    </tr>
    <tr>
     <td>
      CHARACTERISTICS  16
     </td>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th>
      TABLE 14: LOCATION ACCURACY CHARACTERISTICS16
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
      TABLE 15: ABSOLUTE MAXIMUM RATINGS17
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      TABLE 16 UWB CHANNELS SUPPORTED22
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      TABLE 17 PRF AND DATA RATES SUPPORTED22
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      TABLE 18 DW3000 SYMBOL TIMINGS DURATION22
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      TABLE 19 SPI TIMING PARAMETERS25
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      TABLE 20 SPI MODE CONFIGURATION25
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      TABLE 21: OPERATING STATES 31
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      TABLE 22 RECOMMENDED COMPONENTS 46
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      TABLE 23 CRITICAL PARAMETERS FOR LEAD FREE SOLDER OF
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      THE WLSCP PACKAGE 47
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      TABLE 24: GLOSSARY OF TERMS 54
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Table 25: Document History
     </td>
     <td>
      55
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   <b>
    DOCUMENT INFORMATION
   </b>
  </h4>
  <h4>
   <b>
    Disclaimer
   </b>
  </h4>
  <p block-type="Text">
   Decawave reserves the right to change product specifications without notice. As far as possible changes to  functionality and specifications will be issued in product specific errata sheets or in new versions of this  document. Customers are advised to check with Decawave for the most recent updates on this product.
  </p>
  <p block-type="Text">
   Copyright © 2020 Decawave Ltd
  </p>
  <h4>
   <b>
    LIFE SUPPORT POLICY
   </b>
  </h4>
  <p block-type="Text">
   Decawave products are not authorized for use in safety-critical applications (such as life support) where a  failure of the Decawave product would reasonably be expected to cause severe personal injury or death.  Decawave customers using or selling Decawave products in such a manner do so entirely at their own risk  and agree to fully indemnify Decawave and its representatives against any damages arising out of the use of  Decawave products in such safety-critical applications.
  </p>
  <p>
   <img src="_page_3_Picture_8.jpeg"/>
  </p>
  <p block-type="Text">
   <b>
    Caution!
   </b>
   ESD sensitive device. Precaution should be used when handling the device in order  to prevent permanent damage.
  </p>
  <h4>
   <b>
    REGULATORY APPROVALS
   </b>
  </h4>
  <p block-type="Text">
   The DW3000, as supplied from Decawave, has not been certified for use in any particular geographic region  by the appropriate regulatory body governing radio emissions in that region although it is capable of such  certification depending on the region and the manner in which it is used.
  </p>
  <p block-type="Text">
   All products developed by the user incorporating the DW3000 must be approved by the relevant authority  governing radio emissions in any given jurisdiction prior to the marketing or sale of such products in that  jurisdiction and user bears all responsibility for obtaining such approval as needed from the appropriate  authorities.
  </p>
  <h4>
   <b>
    TRADEMARKS
   </b>
  </h4>
  <p block-type="Text">
   FiRa, FiRa Consortium, the FiRa logo, the FiRa Certified logo, and FiRa tagline are trademarks or registered  trademarks of FiRa Consortium or its licensor(s)/ supplier(s) in the US and other countries and may not be  used without permission. All other trademarks, service marks, and product or service names are trademarks or  registered trademarks of their respective owners.
  </p>
  <h1>
   <span id="page-4-0">
   </span>
   <b>
    1 IC DESCRIPTION
   </b>
  </h1>
  <p block-type="Text">
   DW3000 is a fully integrated low-power, single chip CMOS RF 6.5GHz-8GHz IR-UWB transceiver IC compliant  with the IEEE 802.15.4-2015 (HRP UWB PHY), IEEE 802.15.4z and IEEE 802.15.8 standards.
  </p>
  <p block-type="Text">
   DW3000 consists of an analog front end containing a receiver and a transmitter and a digital back end that  interfaces to an off-chip host processor. A TX/RX switch is used to connect the receiver or transmitter to the antenna  port. Temperature and voltage monitors are provided on-chip.
  </p>
  <p block-type="Text">
   The receiver consists of an RF front end which amplifies the received signal in a low-noise amplifier before downconverting it directly to baseband. The receiver is optimized for wide bandwidth, high linearity and low noise figure.  This allows each of the supported IEEE802.15.4-2015 UWB channels to be down converted with minimum  additional noise and distortion. The baseband signal is demodulated and the resulting received data is made  available to the host controller via SPI.
  </p>
  <p block-type="Text">
   The transmit pulse train is generated by applying digitally encoded transmit data to the analog pulse generator.  The pulse train is up-converted to a carrier generated by the synthesizer and centred on one of the permitted  IEEE802.15.4-2015 UWB channels. The modulated RF waveform is amplified before transmission from the  external antenna.
  </p>
  <p block-type="Text">
   A variant of the IC is available which has two RF antenna ports and is used for Phase Difference of Arrival (PDoA)  applications. In this variant the receiver switches between antenna ports to enable a PDoA measurement.
  </p>
  <p block-type="Text">
   The IC has an on-chip One-Time Programmable (OTP) memory. This memory can be used to store calibration  data such as TX power level and crystal initial frequency error adjustment.
  </p>
  <p>
   <img src="_page_4_Figure_9.jpeg"/>
  </p>
  <h4>
   <b>
    Figure 1: IC Block Diagram
   </b>
  </h4>
  <p block-type="Text">
   <span id="page-4-1">
   </span>
   The Always-On (AON) memory is 256 bytes and can be used to retain DW3000 configuration data during the  lowest power operational states. The AON can operate directly from battery. This data is downloaded during crystal start up automatically.
  </p>
  <p block-type="Text">
   DW3000 contains a phase-locked-loop (PLL) with integrated loop filters. This PLL provides the RF local oscillator  signals for the Rx Mixer and the Tx RF frequency carrier to the Tx mixer. The channel information signal defines  the output channel frequency as follows; channel 5 = 6489.6 MHz, channel 9 = 7987.2 MHz
  </p>
  <p block-type="Text">
   The DW3000 has various debug and test options (RF loopback, event counters. test modes and more) and gives  access to internal signals for on-the-bench debugging and to simplify production test.
  </p>
  <p block-type="Text">
   The DW3000 incorporates Time Stamp system security features to prevent all known hacking type attacks such  as 'imposter', 'cicada', 'parasite' 'record &amp; replay' attacks etc.
  </p>
  <p block-type="Text">
   The host interface includes a peripheral-only SPI for device communications and configuration. Several MAC  features are implemented including CRC generation, CRC checking and receive frame filtering.
  </p>
  <h1>
   <span id="page-5-0">
   </span>
   <i>
    1.1 DW3000 Variants
   </i>
  </h1>
  <p block-type="Text">
   The following DW3000 variants exists:
  </p>
  <span id="page-5-2">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
      IC Variant
     </th>
     <th>
      Ordering Part
      <br/>
      Number
     </th>
     <th>
      Type of package
     </th>
     <th>
      Number of
      <br/>
      balls/pads
     </th>
     <th>
      PDoA support
     </th>
     <th>
      Operating
      <br/>
      Temperature
     </th>
    </tr>
    <tr>
     <td>
      DW3110
     </td>
     <td>
      DW3110TR13
     </td>
     <td>
      WLCSP
     </td>
     <td>
      52
     </td>
     <td>
      No
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      DW3120
     </td>
     <td>
      DW3120TR13
     </td>
     <td colspan="2">
      WLCSP
     </td>
     <td>
      Yes
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      DW3210
     </td>
     <td>
      DW3210TR13
     </td>
     <td>
      QFN
     </td>
     <td>
      40
     </td>
     <td>
      No
     </td>
     <td>
      -40℃ to +85℃
     </td>
    </tr>
    <tr>
     <td>
      DW3220
     </td>
     <td>
      DW3220TR13
     </td>
     <td>
      QFN
     </td>
     <td>
      40
     </td>
     <td>
      Yes
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   <b>
    Table 1: DW3000 variants
   </b>
  </h4>
  <h1>
   <span id="page-5-1">
   </span>
   <i>
    1.2 DW3000 Backwards compatibility with DW1000
   </i>
  </h1>
  <p block-type="Text">
   DW3000 is backward compatible with DW1000 on channel 5 and for data rates of 6.8 Mb/s and 850 kb/s.
  </p>
  <h1>
   <span id="page-6-0">
   </span>
   <b>
    2 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
   </b>
  </h1>
  <p block-type="Text">
   The DW3000 chip can be supplied in two packages, QFN (40 pads) or WLSCP (52 balls). The pin assignments for  packages is illustrated in Figure 2 and Figure 3 and the description is given in Table 2 below.
  </p>
  <p block-type="TextInlineMath">
  </p>
  <p block-type="Text">
  </p>
  <p block-type="Text">
   <b>
    Figure 2: The QFN Top view pin assignments
   </b>
  </p>
  <p block-type="Text">
   <span id="page-6-1">
   </span>
  </p>
  <p>
   <img src="_page_6_Figure_8.jpeg"/>
  </p>
  <p block-type="Text">
   <span id="page-6-2">
   </span>
  </p>
  <h4>
   <b>
    Table 2: DW3000 QFN &amp; WLCSP Pin functions
   </b>
  </h4>
  <span id="page-7-0">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
      Signal
      <br/>
      Name
     </th>
     <th>
      QFN
      <br/>
      Pin
      <br/>
      #
     </th>
     <th>
      WLCSP
      <br/>
      Ball
      <br/>
      #
     </th>
     <th>
      I/O Type
      <br/>
      (default)
     </th>
     <th colspan="4">
      DESCRIPTION
     </th>
    </tr>
    <tr>
     <td>
      IRQ/
      <br/>
      GPIO8
     </td>
     <td>
      1
     </td>
     <td>
      B-1
     </td>
     <td>
      DIO (O-L)
     </td>
     <td colspan="4">
      Interrupt request output from the DW3000 to the host processor. By
      <br/>
      default IRQ is an active-high output but may be configured to be active
      <br/>
      low if required. For correct operation in SLEEP and DEEPSLEEP modes
      <br/>
      it should be configured for active high operation. This pin will float in
      <br/>
      SLEEP and DEEPSLEEP states and may cause spurious interrupts on
      <br/>
      the host unless pulled low externally (100kΩ recommended).
      <br/>
      When the IRQ functionality is not being used the pin may be reconfigured
      <br/>
      as a general purpose I/O line2
      <br/>
      , GPIO8.
     </td>
    </tr>
    <tr>
     <td>
      GPIO6 /
      <br/>
      EXTRXE /
      <br/>
      SPIPHA
     </td>
     <td>
      2
     </td>
     <td>
      C-4
     </td>
     <td>
      DIO (I)
     </td>
     <td>
      General purpose I/O pin2
      <br/>
      On power-up it acts as the SPIPHA (SPI phase selection) pin for
      <br/>
      configuring the SPI mode of operation.
      <br/>
      It may be configured for use as EXTRXE (External Receiver Enable).
      <br/>
      This pin goes high when the DW3000 is in receive mode. After power-up,
      <br/>
      the pin will default to a General Purpose I/O pin.
     </td>
    </tr>
    <tr>
     <td>
      GPIO0/
      <br/>
      RXOKLED
     </td>
     <td>
      3
     </td>
     <td>
      C-2
     </td>
     <td>
      DIO (I)
     </td>
     <td>
      General purpose I/O pin2
      <br/>
      It may be configured for use as a RXOKLED driving pin that can be used
      <br/>
      to light a LED on reception of a good frame.
     </td>
    </tr>
    <tr>
     <td>
      GPIO1/
      <br/>
      SFDLED
     </td>
     <td>
      4
     </td>
     <td>
      D-3
     </td>
     <td>
      DIO (I)
     </td>
     <td>
      General purpose I/O pin2
      <br/>
      It may be configured for use as a SFDLED driving pin that can be used to
      <br/>
      light a LED when SFD (Start Frame Delimiter) is found by the receiver.
     </td>
    </tr>
    <tr>
     <td>
      GPIO5 /
      <br/>
      EXTTXE /
      <br/>
      SPIPOL
     </td>
     <td>
      5
     </td>
     <td>
      D-1
     </td>
     <td>
      DIO (I)
     </td>
     <td>
      General purpose I/O pin2
      <br/>
      On power-up it acts as the SPIPOL (SPI polarity selection) pin for
      <br/>
      configuring the SPI operation mode.
      <br/>
      After power-up, the pin will default to a General Purpose I/O pin.
      <br/>
      It may be configured for use as EXTTXE (External Transmit Enable). This
      <br/>
      pin goes high when the DW3000 is in transmit mode.
     </td>
    </tr>
    <tr>
     <td>
      GPIO2 /
      <br/>
      RXLED
     </td>
     <td>
      6
     </td>
     <td>
      E-4
     </td>
     <td>
      DIO (I)
     </td>
     <td>
      General purpose I/O pin2
      <br/>
      It may be configured for use as a RXLED driving pin that can be used to
      <br/>
      light a LED during receive mode.
     </td>
    </tr>
    <tr>
     <td>
      GPIO3 /
      <br/>
      TXLED
     </td>
     <td>
      7
     </td>
     <td>
      E-2
     </td>
     <td>
      DIO (I)
     </td>
     <td>
      General purpose I/O pin2
      <br/>
      It may be configured for use as a TXLED driving pin that can be used to
      <br/>
      light a LED following a transmission.
     </td>
    </tr>
    <tr>
     <td>
      GPIO4/
      <br/>
      EXTPA
     </td>
     <td>
      8
     </td>
     <td>
      F-1
     </td>
     <td>
      DIO (I)
     </td>
     <td>
      General purpose I/O pin2
      <br/>
      It may be configured for use as EXTPA (External Power Amplifier). This
      <br/>
      pin can enable an external Power Amplifier.
     </td>
    </tr>
    <tr>
     <td>
      GPIO7/
      <br/>
      SYNC
     </td>
     <td>
      9
     </td>
     <td>
      G-2
     </td>
     <td>
      DIO (I)
     </td>
     <td>
      The SYNC input pin is used for external synchronisation. When the
      <br/>
      SYNC input functionality is not being used this pin may be reconfigured
      <br/>
      as a general purpose I/O pin2
      <br/>
      , GPIO7. This pin is internally pulled down.
     </td>
    </tr>
    <tr>
     <td>
      GND
     </td>
     <td>
      10
      <br/>
      11
      <br/>
      12
     </td>
     <td>
      E-6
      <br/>
      E-10
      <br/>
      E-12
      <br/>
      F7
     </td>
     <td>
      G
     </td>
     <td>
      RF ground pin1
     </td>
    </tr>
    <tr>
     <td>
      RF2
     </td>
     <td>
      13
     </td>
     <td>
      H-5
     </td>
     <td>
      AIO
     </td>
     <td>
      RF port for antenna 2 (50 Ω single-ended RF connection). When in use
      <br/>
      for PDoA, a series 2 pF capacitor is required on the pin.
      <br/>
      In non-PDoA chip variants, a 2 pF capacitor is not required, but it should
      <br/>
      be grounded with 50 Ω. A 50 Ω PCB trace from the RF2 port to the
      <br/>
      termination resistor is also required in this case.
     </td>
    </tr>
    <tr>
     <td>
      GND
     </td>
     <td>
      14
      <br/>
      15
     </td>
     <td>
      F-9
      <br/>
      G-6
     </td>
     <td>
      G
     </td>
     <td>
      RF ground pin1
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      16
     </td>
     <td>
      G-10
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      17
     </td>
     <td>
      H-1
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      H-3
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      RF1
     </td>
     <td>
      18
     </td>
     <td>
      H-11
     </td>
     <td>
      AIO
     </td>
     <td>
      RF port for antenna 1 (50 Ω single ended connection). A 2 pF capacitor is
      <br/>
      required on the pin.
     </td>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th>
      Signal
      <br/>
      Name
     </th>
     <th>
      QFN
      <br/>
      Pin
      <br/>
      #
     </th>
     <th>
      WLCSP
      <br/>
      Ball
      <br/>
      #
     </th>
     <th>
      I/O Type
      <br/>
      (default)
     </th>
     <th colspan="3">
      DESCRIPTION
     </th>
    </tr>
    <tr>
     <td>
      GND
     </td>
     <td>
      19
      <br/>
      20
     </td>
     <td>
      H-7
      <br/>
      H-9
      <br/>
      H-13
     </td>
     <td>
      G
     </td>
     <td colspan="2">
      RF ground pin1
     </td>
    </tr>
    <tr>
     <td>
      XTI
     </td>
     <td>
      21
     </td>
     <td>
      H-15
     </td>
     <td>
      AI
     </td>
     <td>
      Reference crystal input or external reference overdrive pin.
     </td>
    </tr>
    <tr>
     <td>
      XTO
     </td>
     <td>
      22
     </td>
     <td>
      G-14
     </td>
     <td>
      AI
     </td>
     <td>
      Reference crystal output. Requires 1pF to the ground, only if external
      <br/>
      clock is used, otherwise leave empty.
     </td>
    </tr>
    <tr>
     <td>
      VDD2a
     </td>
     <td>
      28
     </td>
     <td>
      F-15
     </td>
     <td>
      P
     </td>
     <td>
      Voltage Supply (2.4V to 3.6V) 1.
      <br/>
      F-15 requires isolation with a ferrite from B-15.
     </td>
    </tr>
    <tr>
     <td>
      VDD2b
     </td>
     <td>
      23
     </td>
     <td>
      B-15
     </td>
     <td>
      P
     </td>
     <td>
      Voltage Supply (2.4V to 3.6V) 1.
     </td>
    </tr>
    <tr>
     <td>
      VSS2
     </td>
     <td>
      24
     </td>
     <td>
      D-11
      <br/>
      E-14
     </td>
     <td>
      G
     </td>
     <td>
      Ground return for VDD2.
     </td>
    </tr>
    <tr>
     <td>
      VSS3
     </td>
     <td>
      25
     </td>
     <td>
      C-12
      <br/>
      D-13
     </td>
     <td>
      G
     </td>
     <td>
      Ground return for VDD3.
     </td>
    </tr>
    <tr>
     <td>
      VDD3
     </td>
     <td>
      26
     </td>
     <td>
      D-15
     </td>
     <td>
      P
     </td>
     <td>
      Voltage Supply (1.5V to 3.6V) 1.
     </td>
    </tr>
    <tr>
     <td>
      VTX_D
     </td>
     <td>
      27
     </td>
     <td>
      C-14
     </td>
     <td>
      PD
     </td>
     <td>
      TX supply decoupling. Requires external capacitor to ground1
     </td>
    </tr>
    <tr>
     <td>
      VDD1
     </td>
     <td>
      29
     </td>
     <td>
      B-13
     </td>
     <td>
      P
     </td>
     <td>
      Main power supply (1.62V – 3.6V). This pin also supplies the device I/O's
      <br/>
      and Always-On domain1
      <br/>
      . The following I/Os are supplied by this pin:
      <br/>
      WAKEUP, EXTON, RSTn, SPICLK, SPICSn, SPICDI and SPICDO.
     </td>
    </tr>
    <tr>
     <td>
      VSS1
     </td>
     <td>
      30
     </td>
     <td>
      A-14
      <br/>
      B-11
      <br/>
      C-8
      <br/>
      C-10
      <br/>
      D-9
     </td>
     <td>
      G
     </td>
     <td>
      Ground return for VDD1.
     </td>
    </tr>
    <tr>
     <td>
      EXTON
     </td>
     <td>
      31
     </td>
     <td>
      A-12
     </td>
     <td>
      DO (O-L)
     </td>
     <td>
      External device enable. Asserted during wake up process and held active
      <br/>
      until device enters sleep mode. Can be used to control external DC-DC
      <br/>
      converters or other circuits that are not required when the device is in
      <br/>
      sleep mode so as to minimise power consumption.
     </td>
    </tr>
    <tr>
     <td>
      WAKEUP
     </td>
     <td>
      32
     </td>
     <td>
      B-9
     </td>
     <td>
      DI
     </td>
     <td>
      When asserted into its active high state, the WAKEUP pin brings the
      <br/>
      DW3000 out of SLEEP or DEEPSLEEP states into operational mode.
      <br/>
      This should be connected to ground if not used.
     </td>
    </tr>
    <tr>
     <td>
      RSTn
     </td>
     <td>
      33
     </td>
     <td>
      A-10
     </td>
     <td>
      DIO (O-H)
     </td>
     <td>
      Reset pin. Active Low Output.
      <br/>
      May be pulled low by external open drain driver to reset the DW3000.
      <br/>
      Must not be pulled high by external source.
      <br/>
      Asserting the RSTn pin will fully reset the device and is equivalent to a
      <br/>
      power cycle.
     </td>
    </tr>
    <tr>
     <td>
      SPICLK
     </td>
     <td>
      34
     </td>
     <td>
      A-8
     </td>
     <td>
      DI
     </td>
     <td>
      SPI peripheral clock input.
     </td>
    </tr>
    <tr>
     <td>
      SPICDI
      <br/>
      (SPIMOSI)
     </td>
     <td>
      35
     </td>
     <td>
      B-7
     </td>
     <td>
      DI
     </td>
     <td>
      SPI peripheral data input.
     </td>
    </tr>
    <tr>
     <td>
      SPICDO
      <br/>
      (SPIMISO)
     </td>
     <td>
      36
     </td>
     <td>
      A-6
     </td>
     <td>
      D0 (O-L)
     </td>
     <td>
      SPI peripheral data output.
     </td>
    </tr>
    <tr>
     <td>
      SPICSn
     </td>
     <td>
      37
     </td>
     <td>
      B-5
     </td>
     <td>
      DI
     </td>
     <td>
      SPI chip select. This is an active low enable input. The high-to-low
      <br/>
      transition on SPICSn signals the start of a new SPI transaction. SPICSn
      <br/>
      can also act as a wake-up signal to bring DW3000 out of either SLEEP or
      <br/>
      DEEPSLEEP states.
     </td>
    </tr>
    <tr>
     <td>
      VIO_D
     </td>
     <td>
      38
     </td>
     <td>
      A-4
     </td>
     <td>
      PD
     </td>
     <td>
      IO supply decoupling. Internally connected to the VDD1 with switch to
      <br/>
      allow disconnect from VDD1 for ultra-low power consumption mode.
     </td>
    </tr>
    <tr>
     <td>
      VSS
     </td>
     <td>
      39
      <br/>
      40
     </td>
     <td>
      A-2
      <br/>
      B-3
      <br/>
      C-6
      <br/>
      D-5
      <br/>
      D-7
     </td>
     <td>
      G
     </td>
     <td>
      Ground return for internal digital supply1
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
  </p>
  <p block-type="Text">
   1 Reference to the schematics and the layout. 2 GPIO pins are not suitable to drive LEDs directly. See Table 5 for details of the maximum current limit.
  </p>
  <span id="page-9-0">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
      ABBREVIATION
     </th>
     <th colspan="4">
      EXPLANATION
     </th>
    </tr>
    <tr>
     <td>
      AI
     </td>
     <td colspan="6">
      Analog Input.
     </td>
    </tr>
    <tr>
     <td>
      AIO
     </td>
     <td colspan="6">
      Analog Input / Output.
     </td>
    </tr>
    <tr>
     <td>
      AO
     </td>
     <td colspan="6">
      Analog Output.
     </td>
    </tr>
    <tr>
     <td>
      DI
     </td>
     <td colspan="5">
      Digital Input.
     </td>
    </tr>
    <tr>
     <td>
      DIO
     </td>
     <td colspan="5">
      Digital Input / Output.
     </td>
    </tr>
    <tr>
     <td>
      DO
     </td>
     <td colspan="5">
      Digital Output.
     </td>
    </tr>
    <tr>
     <td>
      G
     </td>
     <td colspan="4">
      Ground.
     </td>
    </tr>
    <tr>
     <td>
      P
     </td>
     <td colspan="4">
      Power Supply.
     </td>
    </tr>
    <tr>
     <td>
      PD
     </td>
     <td colspan="5">
      Power Decoupling.
     </td>
    </tr>
    <tr>
     <td>
      NC
     </td>
     <td>
      No Connect.
     </td>
    </tr>
    <tr>
     <td>
      O-L
     </td>
     <td colspan="4">
      Defaults to output, low level after reset.
     </td>
    </tr>
    <tr>
     <td>
      O-H
     </td>
     <td colspan="4">
      Defaults to output, high level after reset.
     </td>
    </tr>
    <tr>
     <td>
      I
     </td>
     <td>
      Defaults to input.
     </td>
    </tr>
    <tr>
     <td colspan="6">
      Note: Any signal with the suffix 'n' indicates an active low signal.
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   <b>
    Table 3: Abbreviations
   </b>
  </h4>
  <h1>
   <span id="page-10-0">
   </span>
   <b>
    3 ELECTRICAL SPECIFICATIONS
   </b>
  </h1>
  <h1>
   <span id="page-10-1">
   </span>
   <i>
    3.1 Nominal Operating Conditions
   </i>
  </h1>
  <h4>
   <b>
    Table 4: Nominal Operating Conditions
   </b>
  </h4>
  <span id="page-10-3">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
      Parameter
     </th>
     <th>
      Min
     </th>
     <th>
      Typ.
     </th>
     <th>
      Max
     </th>
     <th>
      Units
     </th>
     <th>
      Condition/Note
     </th>
    </tr>
    <tr>
     <td>
      Supply voltage VDD1
     </td>
     <td>
      1.62
     </td>
     <td>
      3.0
     </td>
     <td>
      3.6
     </td>
     <td>
      V
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Supply voltage VDD2a and VDD2b
     </td>
     <td>
      2.4
     </td>
     <td>
      3.0
     </td>
     <td>
      3.6
     </td>
     <td>
      V
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Supply voltage VDD3
     </td>
     <td>
      1.5
     </td>
     <td>
      3.0
     </td>
     <td>
      3.6
     </td>
     <td>
      V
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Voltage on GPIO0-5, WAKEUP,
      <br/>
      RSTn, SPICSn, SPIMOSI, SPICLK
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      VDD1+0.3V
     </td>
     <td>
      V
     </td>
     <td>
      Note that 3.6 V is the max voltage that
      <br/>
      should be applied to these pins.
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   <span id="page-10-2">
   </span>
   Note: Unit operation is guaranteed by design when operating within these ranges. Sufficient headroom for any power supply voltage ripple should be considered in system designs.
  </p>
  <h1>
   <i>
    3.2 DC Characteristics
   </i>
  </h1>
  <p block-type="Text">
   <span id="page-10-4">
   </span>
   <i>
    Tamb = 25 ˚C, all supplies at 3.0 V.
   </i>
  </p>
  <table>
   <tbody>
    <tr>
     <th>
      Parameter
     </th>
     <th>
      Min.
     </th>
     <th>
      Typ.
     </th>
     <th>
      Max.
     </th>
     <th>
      Units
     </th>
     <th>
      Condition/Note
     </th>
    </tr>
    <tr>
     <td>
      Supply current DEEP SLEEP mode
     </td>
     <td>
     </td>
     <td>
      260
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Supply current SLEEP mode
     </td>
     <td>
     </td>
     <td>
      850
     </td>
     <td>
     </td>
     <td>
      nA
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Supply current IDLE_PLL mode
      <br/>
      channel 5
     </td>
     <td>
     </td>
     <td>
      18
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Supply current IDLE_PLL mode
      <br/>
      channel 9
     </td>
     <td>
     </td>
     <td>
      32
     </td>
     <td>
     </td>
     <td>
      mA
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Supply current IDLE_RC mode
     </td>
     <td>
     </td>
     <td>
      8
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Supply current OSC start-up
     </td>
     <td>
     </td>
     <td>
      1.5
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Current single frame Tx/Rx with 47uF capacitor
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      TX CH5
     </td>
     <td>
     </td>
     <td>
      14
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      Refer to section 6.4.1 for details
     </td>
    </tr>
    <tr>
     <td>
      TX CH9
     </td>
     <td>
     </td>
     <td>
      17
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      of single TX frame configuration.
     </td>
    </tr>
    <tr>
     <td>
      RX CH5
     </td>
     <td>
     </td>
     <td>
      16
     </td>
     <td>
     </td>
     <td>
      mA
     </td>
     <td rowspan="2">
      Refer to section 6.4.3 for details
      <br/>
      of single RX frame configuration.
     </td>
    </tr>
    <tr>
     <td>
      RX CH9
     </td>
     <td>
     </td>
     <td>
      19
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Peak current continuous Tx/Rx
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      TX CH5 (nominal power
      <br/>
      @ -41.3dBm/MHz) VDD2
     </td>
     <td>
     </td>
     <td>
      23
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      TX CH5 (nominal power
      <br/>
      @ -41.3dBm/MHz) VDD3
     </td>
     <td>
     </td>
     <td>
      25
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      TX CH5 (maximum power
      <br/>
      @ -32dBm/MHz1). VDD2
     </td>
     <td>
     </td>
     <td>
      29
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      TX CH5 (maximum power
      <br/>
      @ -32dBm/MHz1). VDD3
     </td>
     <td>
     </td>
     <td>
      25
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      Continuous TX mode is only used
      <br/>
      as test mode. In normal device
     </td>
    </tr>
    <tr>
     <td>
      TX CH9 (nominal power
      <br/>
      @ -41.3dBm/MHz). VDD2
     </td>
     <td>
     </td>
     <td>
      24
     </td>
     <td>
     </td>
     <td>
      mA
     </td>
     <td rowspan="3">
      operation the TX is powered up
      <br/>
      for a frame transmission and then
      <br/>
      powered down.
     </td>
    </tr>
    <tr>
     <td>
      TX CH9 (nominal power
      <br/>
      @ -41.3dBm/MHz). VDD3
     </td>
     <td>
     </td>
     <td>
      35
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      TX CH9 (maximum power
      <br/>
      @ -32dBm/MHz1). VDD2
     </td>
     <td>
     </td>
     <td>
      29
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      TX CH9 (maximum power
      <br/>
      @ -32dBm/MHz1). VDD3
     </td>
     <td>
     </td>
     <td>
      35
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      RX CH5
     </td>
     <td>
     </td>
     <td>
      72
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      RX CH9
     </td>
     <td>
     </td>
     <td>
      88
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Digital input voltage high
     </td>
     <td>
      0.7 *
      <br/>
      VDD1
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      V
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   <b>
    Table 5: DC Characteristics
   </b>
  </h4>
  <p>
   <img src="_page_11_Picture_1.jpeg"/>
  </p>
  <table>
   <tbody>
    <tr>
     <th>
      Parameter
     </th>
     <th>
      Min.
     </th>
     <th>
      Typ.
     </th>
     <th>
      Max.
     </th>
     <th>
      Units
     </th>
     <th>
      Condition/Note
     </th>
    </tr>
    <tr>
     <td>
      Digital input voltage low
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      0.3 *
      <br/>
      VDD1
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Digital output voltage high
     </td>
     <td>
      0.7 *
      <br/>
      VDD1
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      Assumes 500 Ω load.
     </td>
    </tr>
    <tr>
     <td>
      Digital output voltage low
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      0.3*
      <br/>
      VDD1
     </td>
     <td>
     </td>
     <td colspan="2">
     </td>
    </tr>
    <tr>
     <td colspan="8">
      Digital output drive current
     </td>
    </tr>
    <tr>
     <td>
      GPIOx, IRQ
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      0.8
     </td>
     <td>
      mA
     </td>
     <td>
      While these IO can drive higher
      <br/>
      currents than specified, this value
      <br/>
      should be considered a maximum
      <br/>
      for continuously loaded operation.
     </td>
    </tr>
    <tr>
     <td>
      SPICDO
     </td>
     <td>
      8
     </td>
     <td>
      10
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      EXTON
     </td>
     <td>
      3
     </td>
     <td>
      4
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   1 Note: Maximum power values are 1.4dB lower for Channel 9 and 1.2dB lower for Channel 5 for PDoA variants because of the  additional loss of the PDoA switch.
  </p>
  <p block-type="Text">
   <span id="page-11-0">
   </span>
   Note: Power consumption can be significantly reduced if VDD3 is supplied from a high efficiency SMPS at 1.6V for example.
  </p>
  <h1>
   <span id="page-11-1">
   </span>
   <i>
    3.3 Receiver AC Characteristics
   </i>
  </h1>
  <table>
   <tbody>
    <tr>
     <th>
      Parameter
     </th>
     <th>
      Min.
     </th>
     <th>
      Typ.
     </th>
     <th>
      Max.
     </th>
     <th>
      Units
     </th>
     <th>
      Condition/Note
     </th>
    </tr>
    <tr>
     <td>
      Centre Frequency Channel 5
     </td>
     <td>
     </td>
     <td>
      6489.6
     </td>
     <td>
     </td>
     <td>
      MHz
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Centre Frequency Channel 9
     </td>
     <td>
     </td>
     <td>
      7987.2
     </td>
     <td>
     </td>
     <td>
      MHz
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Channel bandwidths
     </td>
     <td>
     </td>
     <td>
      499.2
     </td>
     <td>
     </td>
     <td>
      MHz
     </td>
     <td>
      Programmable.
     </td>
    </tr>
    <tr>
     <td>
      Input P1dB compression
      <br/>
      point. Channel 5
     </td>
     <td>
     </td>
     <td>
      -25
     </td>
     <td>
     </td>
     <td>
      dBm
     </td>
     <td>
      Measured at IC input.
     </td>
    </tr>
    <tr>
     <td>
      Input P1dB compression
      <br/>
      point. Channel 9
     </td>
     <td>
     </td>
     <td>
      -32
     </td>
     <td>
     </td>
     <td>
      dBm
     </td>
     <td>
      Measured at IC input.
     </td>
    </tr>
    <tr>
     <td>
      In-band blocking level
     </td>
     <td>
     </td>
     <td>
      -80
     </td>
     <td>
     </td>
     <td>
      dBm
     </td>
     <td>
      Chip referred (power at the
      <br/>
      pin) to give 1% PER with 3
      <br/>
      dB desense.
     </td>
    </tr>
    <tr>
     <td>
      Out-of-band blocking level
     </td>
     <td>
     </td>
     <td>
      -17
     </td>
     <td>
     </td>
     <td>
      dBm
     </td>
     <td>
      Chip referred (power at the
      <br/>
      pin) to give 1% PER with 3
      <br/>
      dB desense (see Figures 8
      <br/>
      and 9).
     </td>
    </tr>
    <tr>
     <td>
      Relative velocity between
      <br/>
      Receiver &amp; Transmitter
     </td>
     <td>
      0
     </td>
     <td>
     </td>
     <td>
      500
     </td>
     <td>
      m/s
     </td>
     <td>
      64 preamble 6.8 Mbps, 12
      <br/>
      bytes.
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   <b>
    Table 6: Receiver AC Characteristics
   </b>
  </h4>
  <h1>
   <i>
    3.4 Receiver Sensitivity Characteristics
   </i>
  </h1>
  <p block-type="Text">
   <span id="page-12-1">
   </span>
   <span id="page-12-0">
   </span>
   <i>
    The receiver sensitivity measured at 1% Packet Error Rate (PER).
   </i>
  </p>
  <h4>
   <b>
    Table 7 Test conditions of the Rx sensitivity measurements
   </b>
  </h4>
  <table>
   <tbody>
    <tr>
     <th>
      Parameter
     </th>
     <th>
      Value
     </th>
    </tr>
    <tr>
     <td>
      Ambient Temperature
     </td>
     <td>
      25 ˚C
     </td>
    </tr>
    <tr>
     <td>
      Supply voltage
     </td>
     <td>
      3.0 V
     </td>
    </tr>
    <tr>
     <td>
      PHR rate (of data packets)
     </td>
     <td>
      850 kbps
     </td>
    </tr>
    <tr>
     <td>
      Payload length (of data packets)
     </td>
     <td>
      20 bytes
     </td>
    </tr>
    <tr>
     <td>
      Preamble Code
     </td>
     <td>
      9
     </td>
    </tr>
    <tr>
     <td>
      PRF (Pulse repetition frequency)
     </td>
     <td>
      64 MHz
     </td>
    </tr>
    <tr>
     <td>
      SFD Type for Preamble for frames length 1024
     </td>
     <td>
      Decawave-defined 16-symbol SFD
     </td>
    </tr>
    <tr>
     <td>
      SFD Type for Preamble for frames length 64
     </td>
     <td colspan="3">
      IEEE 802.15.4z defined 8-symbol SFD
     </td>
    </tr>
    <tr>
     <td>
      Carrier frequency offset
     </td>
     <td colspan="3">
      ±10 ppm
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   <b>
    Table 8: Rx Sensitivity Characteristics (Channel 5)
   </b>
  </h4>
  <span id="page-12-2">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
      Typical
      <br/>
      Receiver
      <br/>
      Sensitivity
      <br/>
      (dBm/500MHz)
     </th>
     <th>
      Data Rate
     </th>
     <th>
      Preamble
      <br/>
      length
      <br/>
      (symbols)
     </th>
     <th>
      STS
      <br/>
      length
      <br/>
      (symbols)
     </th>
     <th>
      Conditions
     </th>
    </tr>
    <tr>
     <td>
      -100
     </td>
     <td>
      850 kbps
     </td>
     <td>
      1024
     </td>
     <td>
      n/a
     </td>
     <td>
      See Table 7
     </td>
    </tr>
    <tr>
     <td>
      -94.3
     </td>
     <td>
      6.8 Mbps
     </td>
     <td>
      64
     </td>
     <td>
      64
     </td>
     <td>
      See Table 7
     </td>
    </tr>
    <tr>
     <td>
      -98.6
     </td>
     <td>
      -
     </td>
     <td>
      64
     </td>
     <td>
      64
     </td>
     <td>
      No data packets mode.
      <br/>
      See Table 7
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   <b>
    Table 9: Rx Sensitivity Characteristics (Channel 9)
   </b>
  </h4>
  <span id="page-12-3">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
      Typical
      <br/>
      Receiver
      <br/>
      Sensitivity
      <br/>
      (dBm/500MHz)
     </th>
     <th>
      Data Rate
     </th>
     <th>
      Preamble
      <br/>
      length
      <br/>
      (symbols)
     </th>
     <th>
      STS
      <br/>
      length
      <br/>
      (symbols)
     </th>
     <th>
      Conditions
     </th>
    </tr>
    <tr>
     <td>
      -99.3
     </td>
     <td>
      850 kbps
     </td>
     <td>
      1024
     </td>
     <td>
      n/a
     </td>
     <td>
      See Table 7
     </td>
    </tr>
    <tr>
     <td>
      -93.2
     </td>
     <td>
      6.8 Mbps
     </td>
     <td>
      64
     </td>
     <td>
      64
     </td>
     <td>
      See Table 7
     </td>
    </tr>
    <tr>
     <td>
      -98.0
     </td>
     <td>
      -
     </td>
     <td>
      64
     </td>
     <td>
      64
     </td>
     <td>
      No data packets mode.
      <br/>
      See Table 7
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   Note: The above typical receiver sensitivities are for DW3110 and DW3210 variants. For PDoA variants (DW3120, DW3220)  the RX sensitivity level is approximately 1.4 dB worse for Channel 9 and 1.2 dB worse for Channel 5 (i.e. less sensitive) due to  the additional internal PDoA switch.
  </p>
  <h1>
   <i>
    3.5 Reference Clock AC Characteristics
   </i>
  </h1>
  <p block-type="Text">
   <span id="page-13-1">
   </span>
   <span id="page-13-0">
   </span>
   <i>
    Tamb = 25 ˚C, all supplies at 3.0 V.
   </i>
  </p>
  <table>
   <tbody>
    <tr>
     <th>
      Parameter
     </th>
     <th>
      Min.
     </th>
     <th>
      Typ.
     </th>
     <th>
      Max.
     </th>
     <th>
      Units
     </th>
     <th>
      Condition/Note
     </th>
    </tr>
    <tr>
     <td>
      Crystal oscillator
      <br/>
      reference frequency
     </td>
     <td>
     </td>
     <td>
      38.4
     </td>
     <td>
     </td>
     <td>
      MHz
     </td>
     <td>
      A 38.4 MHz signal can be provided
      <br/>
      from an external reference in place of
      <br/>
      a crystal if desired.
     </td>
    </tr>
    <tr>
     <td colspan="8">
      External Crystal Specifications
     </td>
    </tr>
    <tr>
     <td>
      Load
      <br/>
      capacitance
     </td>
     <td>
      10
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      pF
     </td>
     <td>
      Depends on crystal used and PCB
      <br/>
      parasitics. This specification will
      <br/>
      ensure that there is adequate trim
      <br/>
      range on either side of 0 ppm.
     </td>
    </tr>
    <tr>
     <td>
      Shunt
      <br/>
      capacitance
     </td>
     <td>
      0
     </td>
     <td>
     </td>
     <td>
      4
     </td>
     <td>
      pF
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Drive level
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      200
     </td>
     <td>
      µW
     </td>
     <td>
      Depends on crystal &amp; load
      <br/>
      capacitance used.
     </td>
    </tr>
    <tr>
     <td>
      Equivalent
      <br/>
      Series Resistance
      <br/>
      (ESR)
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      60
     </td>
     <td>
      Ω
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Frequency
      <br/>
      tolerance
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      ±20
     </td>
     <td>
      ppm
     </td>
     <td>
      DW3000 includes circuitry to trim the
      <br/>
      crystal oscillator to reduce the initial
      <br/>
      frequency offset.
     </td>
    </tr>
    <tr>
     <td>
      Crystal trimming range
     </td>
     <td>
      -20
     </td>
     <td>
     </td>
     <td>
      +20
     </td>
     <td>
      ppm
     </td>
     <td>
      Trimming range provided by on-chip
      <br/>
      circuitry. Depends on the crystal used
      <br/>
      and PCB design.
     </td>
    </tr>
    <tr>
     <td colspan="8">
      External Reference (For example a TCXO)
     </td>
    </tr>
    <tr>
     <td>
      Amplitude
     </td>
     <td>
      0.8
     </td>
     <td>
     </td>
     <td>
      VDD2
     </td>
     <td>
      Vpp
     </td>
     <td>
      Must be AC coupled. A coupling
      <br/>
      capacitor value of 2200 pF is
      <br/>
      recommended.
     </td>
    </tr>
    <tr>
     <td>
      SSB phase noise
      <br/>
      power density
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      -132
     </td>
     <td>
      dBc/Hz
     </td>
     <td>
      @1 kHz offset.
     </td>
    </tr>
    <tr>
     <td>
      SSB phase noise
      <br/>
      power density
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      -145
     </td>
     <td>
      dBc/Hz
     </td>
     <td>
      @10 kHz offset.
     </td>
    </tr>
    <tr>
     <td>
      Duty Cycle
     </td>
     <td>
      40
     </td>
     <td>
     </td>
     <td>
      60
     </td>
     <td>
      %
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td colspan="7">
      Internal Fast and Slow Oscillators
     </td>
    </tr>
    <tr>
     <td>
      Slow RC Oscillator
     </td>
     <td>
     </td>
     <td>
      23
     </td>
     <td>
     </td>
     <td>
      kHz
     </td>
     <td>
      User programmable 1
     </td>
    </tr>
    <tr>
     <td>
      Fast RC Oscillator
     </td>
     <td>
     </td>
     <td>
      125
     </td>
     <td>
     </td>
     <td>
      MHz
     </td>
     <td>
      Internally calibrated.
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   <b>
    Table 10: Reference Clock AC Characteristics
   </b>
  </h4>
  <p block-type="Text">
   1Note: Chip start-up time depends on this clock. The typical frequency of Slow LP OCS reflected the chip start-up  time of 913 us. With the time required to download the AON after wake-up, the overall start-up time is ~1000 us.  It is possible to trim the LP OSC to the higher frequency in software, which would decrease the start-up time to  ~770us.
  </p>
  <h1>
   <i>
    3.6 Transmitter AC Characteristics
   </i>
  </h1>
  <p block-type="Text">
   <span id="page-14-2">
   </span>
   <span id="page-14-0">
   </span>
   <i>
    Tamb = 25 ˚C, all supplies at 3.0 V.
   </i>
  </p>
  <table>
   <tbody>
    <tr>
     <th>
      Parameter
     </th>
     <th>
      Min.
     </th>
     <th>
      Typ.
     </th>
     <th>
      Max.
     </th>
     <th>
      Units
     </th>
     <th>
      Condition/Note
     </th>
    </tr>
    <tr>
     <td>
      Centre Frequency Channel 5
     </td>
     <td>
     </td>
     <td>
      6489.6
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Centre Frequency Channel 9
     </td>
     <td>
     </td>
     <td>
      7987.2
     </td>
     <td>
     </td>
     <td>
      MHz
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Channel Bandwidths
     </td>
     <td>
     </td>
     <td>
      499.2
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      Programmable.
     </td>
    </tr>
    <tr>
     <td>
      Output power spectral density
      <br/>
      (programmable)
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      -31
     </td>
     <td>
      dBm/MHz
     </td>
     <td>
      Using DW31101
     </td>
    </tr>
    <tr>
     <td>
      Load impedance
     </td>
     <td>
     </td>
     <td>
      50
     </td>
     <td>
     </td>
     <td>
      Ω
     </td>
     <td>
      Single ended.
     </td>
    </tr>
    <tr>
     <td>
      Power level range
     </td>
     <td>
     </td>
     <td>
      30
     </td>
     <td>
     </td>
     <td>
      dB
     </td>
     <td>
      See Figure 6 and Figure 7.
     </td>
    </tr>
    <tr>
     <td rowspan="2">
      Output power variation with
      <br/>
      temperature
     </td>
     <td>
     </td>
     <td>
      0.02
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      Channel 5.
     </td>
    </tr>
    <tr>
     <td>
      0.01
     </td>
     <td>
     </td>
     <td>
      dB/°C
     </td>
     <td>
      Channel 9.
     </td>
    </tr>
    <tr>
     <td>
      Output power variation with voltage
     </td>
     <td>
     </td>
     <td>
      0
     </td>
     <td>
     </td>
     <td>
      dB/V
     </td>
     <td>
      Internally regulated.
     </td>
    </tr>
    <tr>
     <td>
      Transmit bandwidth variation with
      <br/>
      temperature
     </td>
     <td>
     </td>
     <td>
      0.06
     </td>
     <td>
     </td>
     <td>
      MHz/°C
     </td>
     <td>
      With internal calibration
      <br/>
      enabled.
     </td>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      Table 11: Transmitter AC Characteristics
     </th>
     <th>
     </th>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   1 The TX power quoted is for the DW3110 (CSP) variant, measured as a mean power in a 1 MHz bandwidth. Typically the QFN  package variants (DW3210, DW3220) output 2 dB less maximum TX power. For the PDoA variants (DW3120, DW3220) the TX  power is reduced by an additional 1.2 dB for Channel 5 and 1.4 dB for Channel 9 due to insertion loss associated with the  internal PDoA switch.
  </p>
  <h1>
   <span id="page-14-1">
   </span>
   <i>
    3.7 Link Budget
   </i>
  </h1>
  <p block-type="Text">
   Using the receiver sensitivity above, expected transmission link budgets can be estimated with the following  assumptions:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     1. Receiver sensitivities as per
     <a href="#page-12-0">
      Receiver Sensitivity
     </a>
     section.
    </li>
    <li block-type="ListItem">
     2. Transmitter and receiver antennas have 0 dBi gain.
    </li>
    <li block-type="ListItem">
     3. No losses between the antenna and DW3000 RF pins.
    </li>
    <li block-type="ListItem">
     <span id="page-14-3">
     </span>
     4. The transmitter is operating at an EIRP of -41.3 dBm/MHz (widely used regulatory limit).
    </li>
   </ul>
  </p>
  <h4>
   <b>
    Table 12: Typical Link Budget for DW3110
   </b>
  </h4>
  <table>
   <tbody>
    <tr>
     <th>
      Typical Link Budget (dB)
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      Preamble
     </th>
     <th>
      STS
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
      CH5
     </th>
     <th>
      CH9
     </th>
     <th>
      Data Rate
     </th>
     <th>
      length
      <br/>
      (symbols)
     </th>
     <th>
      length
      <br/>
      (symbols)
     </th>
     <th>
      Condition/Note
     </th>
    </tr>
    <tr>
     <td>
      86
     </td>
     <td>
      85
     </td>
     <td>
     </td>
     <td>
      1024
     </td>
     <td>
      n/a
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      91
     </td>
     <td>
      90
     </td>
     <td>
      850 Kbps
     </td>
     <td>
      128
     </td>
     <td>
      n/a
     </td>
     <td>
      With 12 bytes data →
      <br/>
      5 dB gating gain.
     </td>
    </tr>
    <tr>
     <td>
      89
     </td>
     <td>
      88
     </td>
     <td>
      6.8 Mbps
     </td>
     <td>
      64
     </td>
     <td>
      64
     </td>
     <td>
      With 12 bytes data →
      <br/>
      9 dB gating gain.
     </td>
    </tr>
    <tr>
     <td>
      98
     </td>
     <td>
      97
     </td>
     <td>
      -
     </td>
     <td>
      64
     </td>
     <td>
      64
     </td>
     <td>
      No data mode
      <br/>
      → 9 dB gating gain.
     </td>
    </tr>
   </tbody>
  </table>
  <h2>
   <span id="page-15-2">
   </span>
   <span id="page-15-0">
   </span>
   <i>
    3.8 Temperature and Voltage Monitor Characteristics
   </i>
  </h2>
  <table>
   <tbody>
    <tr>
     <th>
      Parameter
     </th>
     <th>
      Min.
     </th>
     <th>
      Typ.
     </th>
     <th>
      Max.
     </th>
     <th>
      Units
     </th>
    </tr>
    <tr>
     <td>
      Voltage Monitor Range
     </td>
     <td>
      1.62
     </td>
     <td>
     </td>
     <td>
      3.8
     </td>
     <td>
      V
     </td>
    </tr>
    <tr>
     <td>
      Voltage Monitor Accuracy
     </td>
     <td>
     </td>
     <td>
      5
     </td>
     <td>
     </td>
     <td>
      %
     </td>
    </tr>
    <tr>
     <td>
      Temperature Monitor Range
     </td>
     <td>
      -40
     </td>
     <td>
     </td>
     <td>
      105
     </td>
     <td>
      °C
     </td>
    </tr>
    <tr>
     <td>
      Temperature Monitor Accuracy
     </td>
     <td>
      -3
     </td>
     <td>
     </td>
     <td>
      3
     </td>
     <td>
      %
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   <b>
    Table 13: Temperature and Voltage Monitor Characteristics
   </b>
  </h4>
  <h2>
   <span id="page-15-3">
   </span>
   <span id="page-15-1">
   </span>
   <i>
    3.9 Location functionality Characteristics
   </i>
  </h2>
  <h4>
   <b>
    Table 14: Location Accuracy Characteristics
   </b>
  </h4>
  <table>
   <tbody>
    <tr>
     <th>
      Parameter
     </th>
     <th>
      Typ.
     </th>
     <th>
      Units
     </th>
     <th>
      Condition/Note
     </th>
    </tr>
    <tr>
     <td>
      Ranging accuracy1
     </td>
     <td>
      +/- 6
     </td>
     <td>
      cm
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Ranging standard deviation2
     </td>
     <td>
      1.5
     </td>
     <td>
      cm
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      PDoA accuracy34
     </td>
     <td>
      +/- 10
     </td>
     <td>
      deg
     </td>
     <td>
      In line of sight conditions.
     </td>
    </tr>
    <tr>
     <td>
      PDoA standard deviation5
     </td>
     <td>
      5
     </td>
     <td>
      deg
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   1 After calibration is applied. Approximately +/-15cm without calibration.
  </p>
  <p block-type="Text">
  </p>
  <p block-type="Text">
   2 Ranging standard deviation is measured at -85 dBm power level and with DS-TWR. 3 Note: In a typical PDoA based system, the computed angle of arrival (AoA) accuracy is better than the PDoA accuracy
  </p>
  <p block-type="Text">
   by a factor of approximately two i.e. if PDoA accuracy is ±10° then AoA accuracy is ±5°. 4 For optimal PDoA performance, a carrier frequency offset of greater than |5| ppm is required between devices.
  </p>
  <p block-type="Text">
   <sup>
    5
   </sup>
   For best PDoA standard deviation, use PLEN 128 and STSLEN 256.
  </p>
  <h1>
   <span id="page-16-0">
   </span>
   <i>
    3.10 Absolute Maximum Ratings
   </i>
  </h1>
  <h4>
   <b>
    Table 15: Absolute Maximum Ratings
   </b>
  </h4>
  <span id="page-16-4">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
      Parameter
     </th>
     <th>
      Min.
     </th>
     <th>
      Max.
     </th>
     <th>
      Units
     </th>
    </tr>
    <tr>
     <td>
      Supply voltage
     </td>
     <td>
      -0.3
     </td>
     <td>
      4.0
     </td>
     <td>
      V
     </td>
    </tr>
    <tr>
     <td>
      Receiver power
     </td>
     <td>
     </td>
     <td>
      14
     </td>
     <td>
      dBm
     </td>
    </tr>
    <tr>
     <td>
      Storage temperature
     </td>
     <td>
      -65
     </td>
     <td>
      +150
     </td>
     <td>
      °C
     </td>
    </tr>
    <tr>
     <td>
      Operating temperature (Industrial)
     </td>
     <td>
      -40
     </td>
     <td>
      +85
     </td>
     <td>
      °C
     </td>
    </tr>
    <tr>
     <td>
      MSL (Moisture sensitivity level) for WLCSP package 1
     </td>
     <td>
      1
     </td>
     <td>
      1
     </td>
     <td>
      Level
     </td>
    </tr>
    <tr>
     <td>
      MSL (Moisture sensitivity level) for QFN packages 1
     </td>
     <td>
      1
     </td>
     <td>
      1
     </td>
     <td>
      Level
     </td>
    </tr>
    <tr>
     <td>
      ESD
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Human Body Model (HBM, Class 2)
     </td>
     <td>
     </td>
     <td>
      2000
     </td>
     <td>
      V
     </td>
    </tr>
    <tr>
     <td>
      Charged Device Model (CDM, Class C2a)
     </td>
     <td>
     </td>
     <td>
      500
     </td>
     <td>
      V
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   <span id="page-16-1">
   </span>
   1 Note: Tested according JEDEC-JSTD-020 spec.
  </p>
  <h1>
   <i>
    3.11 Typical performance
   </i>
  </h1>
  <h3>
   <span id="page-16-2">
   </span>
   <b>
    3.11.1 Transmit Spectrum
   </b>
  </h3>
  <p block-type="Text">
   The typical transmit spectrums for channel 5 and channel 9 are on the pictures below.
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     The UWB configuration is:
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       PRF = 64 MHz
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Preamble length = 64 symbols
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       STS length = 64 symbols
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Data length = 20 bytes
      </li>
     </ul>
    </li>
   </ul>
  </p>
  <p>
   <img src="_page_16_Figure_13.jpeg"/>
  </p>
  <p>
   <span id="page-16-3">
   </span>
   <b>
    Figure 4: Typical Transmit Spectrum Channel 5
   </b>
  </p>
  <p>
   <img src="_page_17_Picture_1.jpeg"/>
  </p>
  <p>
   <img src="_page_17_Figure_2.jpeg"/>
  </p>
  <p>
   <span id="page-17-0">
   </span>
   <b>
    Figure 5: Typical Transmit Spectrum Channel 9
   </b>
  </p>
  <h3>
   <span id="page-18-0">
   </span>
   <b>
    3.11.2 Transmit Power Adjustment
   </b>
  </h3>
  <p block-type="Text">
   DW3000 has a coarse TX power adjustment and a fine TX power adjustment. The plots below show the  relationship between these adjustments for each channel. The y-axis, Power (dB), is the output power in dB  below the maximum.
  </p>
  <p>
   <img src="_page_18_Figure_4.jpeg"/>
  </p>
  <p>
   <b>
    Figure 6 Tx power coarse and fine gain settings - Channel 5
   </b>
  </p>
  <p>
   <span id="page-18-1">
   </span>
   <img src="_page_18_Figure_6.jpeg"/>
  </p>
  <p>
   <span id="page-18-2">
   </span>
   <b>
    Figure 7 Tx power coarse and fine gain settings - Channel 9
   </b>
  </p>
  <h4>
   <span id="page-19-0">
   </span>
   <b>
    3.11.3 Receiver Blocking
   </b>
  </h4>
  <p block-type="Text">
   The following plots show typical blocking levels to give 1% UWB PER at 3 dB back off from the sensitivity point.  The UWB configuration is:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     PRF = 64 MHz
    </li>
    <li block-type="ListItem">
     Preamble length = 64 symbols
    </li>
    <li block-type="ListItem">
     STS length = 64 symbols
    </li>
   </ul>
  </p>
  <p>
   <img src="_page_19_Figure_7.jpeg"/>
  </p>
  <p>
   <b>
    Figure 8 Blocking performance - Channel 5
   </b>
  </p>
  <p>
   <span id="page-19-1">
   </span>
   <img src="_page_19_Figure_9.jpeg"/>
  </p>
  <p>
   <span id="page-19-2">
   </span>
   <b>
    Figure 9 Blocking performance - Channel 9
   </b>
  </p>
  <h4>
   <span id="page-20-0">
   </span>
   <b>
    3.11.4 Ranging
   </b>
  </h4>
  <p block-type="Text">
   Typical measured distribution of double-sided two-way ranging (DSR) performance.
  </p>
  <p>
   <img src="_page_20_Figure_4.jpeg"/>
  </p>
  <h4>
   <b>
    Figure 10 Ranging performance - Channel 5
   </b>
  </h4>
  <p>
   <span id="page-20-1">
   </span>
   <img src="_page_20_Figure_6.jpeg"/>
  </p>
  <h4>
   <span id="page-20-2">
   </span>
   <b>
    Figure 11 Ranging performance - Channel 9
   </b>
  </h4>
  <h1>
   <span id="page-21-0">
   </span>
   <b>
    4 FUNCTIONAL DESCRIPTION
   </b>
  </h1>
  <h3>
   <i>
    4.1 Physical Layer Modes
   </i>
  </h3>
  <p block-type="Text">
   <span id="page-21-2">
   </span>
   <span id="page-21-1">
   </span>
   Please refer to IEEE802.15.4-2015 and IEEE802.15.4z for the PHY specification.
  </p>
  <h2>
   <i>
    4.2 Supported Channels and Bandwidths
   </i>
  </h2>
  <p block-type="Text">
   <span id="page-21-5">
   </span>
   The DW3000 supports the following IEEE802.15.4-2015 and IEEE802.15.4z UWB channels:
  </p>
  <h4>
   <b>
    Table 16 UWB Channels supported
   </b>
  </h4>
  <table>
   <tbody>
    <tr>
     <th>
      UWB Channel Number
     </th>
     <th>
      Centre Frequency (MHz)
     </th>
     <th colspan="2">
      Bandwidth (MHz)
     </th>
    </tr>
    <tr>
     <td>
      5
     </td>
     <td>
      6489.6
     </td>
     <td>
      499.2
     </td>
    </tr>
    <tr>
     <td>
      9
     </td>
     <td>
      7987.2
     </td>
     <td>
      499.2
     </td>
    </tr>
   </tbody>
  </table>
  <h2>
   <span id="page-21-3">
   </span>
   <i>
    4.3 Supported Bit Rates and Pulse Repetition Frequencies (PRF)
   </i>
  </h2>
  <p block-type="Text">
   <span id="page-21-6">
   </span>
   The DW3000 supports IEEE802.15.4-2011, IEEE802.15.4-2015 UWB standard bit rates 850 kbps and 6.81 Mbps and nominal PRF values of 16 MHz and 64 MHz. The Base PRF (BPRF) mode of a newly defined draft standard  IEEE802.15.4z is also supported.
  </p>
  <h4>
   <b>
    Table 17 PRF and data rates supported
   </b>
  </h4>
  <table>
   <tbody>
    <tr>
     <th>
      PRF (MHz)
     </th>
     <th colspan="3">
      Data Rate (Mbps)
     </th>
    </tr>
    <tr>
     <td>
      161
     </td>
     <td>
      0.85
     </td>
    </tr>
    <tr>
     <td>
      161
     </td>
     <td>
      6.81
     </td>
    </tr>
    <tr>
     <td>
      642
     </td>
     <td>
      0.85
     </td>
    </tr>
    <tr>
     <td>
      642
     </td>
     <td>
      6.81
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   <i>
    Actual PRF mean values are slightly higher for SHR as opposed to the other portions of a frame. Mean PRF values are  16.1/15.6 MHz and 62.89/62.4 MHz, nominally referred to as 16 MHz and 64 MHz in this document. Refer to [1], [2] (UWB PHY  rate-dependent and timing-related parameters) for full details of peak and mean PRFs.
   </i>
  </p>
  <p block-type="Text">
   <i>
    1 Backward-compatible for 802.15.4-2011 UWB devices
   </i>
  </p>
  <p block-type="Text">
   <i>
    <sup>
     2
    </sup>
    Base PRF (BPRF) mode of 802.15.4z(draft) and 802.15.4-2011
   </i>
  </p>
  <p block-type="Text">
   In general, lower data rates give increased receiver sensitivity, increased link margin and longer range but due to  longer frame lengths for a given number of data bytes they result in increased air occupancy per frame and a  reduction in the number of individual transmissions that can take place per unit time.  16MHz PRF gives a marginal reduction in transmitter power consumption over 64 MHz PRF (BPRF).
  </p>
  <h1>
   <span id="page-21-4">
   </span>
   <i>
    4.4 Symbol timings
   </i>
  </h1>
  <p block-type="Text">
   Timing durations in IEEE802.15.4 are expressed in an integer number of symbols. This convention is adopted in  DW3000 documentation. Symbol times vary depending on the data rate and PRF configuration of the device and  the part of the frame. DW3000 can transmit PHR on the 0.85 and 6.81 Mbps data rates. See the table below for  symbol timings supported by DW3000.
  </p>
  <span id="page-21-7">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
      PRF
      <br/>
      (MHz)
     </th>
     <th>
      Data Rate
      <br/>
      (Mbps)
     </th>
     <th>
      SHR
      <br/>
      (ns)
     </th>
     <th>
      PHR 0.85 Mbps
      <br/>
      (ns)
     </th>
     <th>
      PHR 6.81 Mbps
      <br/>
      (ns)
     </th>
     <th>
      Data
      <br/>
      (ns)
     </th>
    </tr>
    <tr>
     <td>
      16
     </td>
     <td>
      0.85
     </td>
     <td>
      993.59
     </td>
     <td>
      1025.64
     </td>
     <td>
      -
     </td>
     <td>
      1025.64
     </td>
    </tr>
    <tr>
     <td>
      16
     </td>
     <td>
      6.81
     </td>
     <td>
      993.59
     </td>
     <td>
      1025.64
     </td>
     <td>
      128.21
     </td>
     <td>
      128.21
     </td>
    </tr>
    <tr>
     <td>
      64
     </td>
     <td>
      0.85
     </td>
     <td>
      1017.63
     </td>
     <td>
      1025.64
     </td>
     <td>
      -
     </td>
     <td>
      1025.64
     </td>
    </tr>
    <tr>
     <td>
      64
     </td>
     <td>
      6.81
     </td>
     <td>
      1017.63
     </td>
     <td>
      1025.64
     </td>
     <td>
      128.21
     </td>
     <td>
      128.21
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   <b>
    Table 18 DW3000 Symbol Timings Duration
   </b>
  </h4>
  <h1>
   <i>
    4.5 Frame Format IEEE802.15.4-2011, IEEE802.15.4-2015
   </i>
  </h1>
  <p block-type="Text">
   <span id="page-22-0">
   </span>
   IEEE802.15.4-2011, IEEE802.15.4-2015 frames are structured as shown in Figure 12. Detailed descriptions of  the frame format are given in the standard. The frame consists of a synchronisation header (SHR) which includes  the preamble symbols and start frame delimiter (SFD), followed by the PHY header (PHR) and data. The data  frame is usually specified in number of bytes and the frame format will include 48 Reed-Solomon parity bits  following each block of 330 data bits (or less).
  </p>
  <p block-type="Text">
   While zero length payloads and zero length PHR is supported the maximum frame length is 1023 bytes, including  the 2-byte FCS.
  </p>
  <table>
   <tbody>
    <tr>
     <th>
      16,64,1024 or 4096 Preambles
     </th>
     <th>
      8 or 16
      <br/>
      Symbols
     </th>
     <th>
      21
      <br/>
      Symbols
     </th>
     <th>
      8*Frame Length + Reed-Solomon Encoding bits
     </th>
    </tr>
    <tr>
     <td>
      Preamble Sequence
     </td>
     <td>
      Start Frame
      <br/>
      Delimiter
      <br/>
      (SFD)
     </td>
     <td>
      PHR
     </td>
     <td>
      MAC Protocol Data Unit (MPDU)
     </td>
    </tr>
    <tr>
     <td colspan="4">
      PHY
      <br/>
      PHY Service Data Unit (PSDU)
      <br/>
      Synchronisation Header (SHR)
      <br/>
      Header
      <br/>
      (PHR)
     </td>
    </tr>
    <tr>
     <td colspan="5">
      PHY Protocol Data Unit (PPDU)
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   <b>
    Figure 12: IEEE802.15.4-2011 PPDU Structure
   </b>
  </h4>
  <h2>
   <span id="page-22-4">
   </span>
   <span id="page-22-1">
   </span>
   <i>
    4.6 Packet Formats of IEEE Std 802.15.4z™
   </i>
  </h2>
  <p block-type="Text">
   The 4z amendment added new packet formats to HRP UWB PHY incorporating a Scrambled Timestamp  Sequence (STS) into the packet structure, defining four STS Packet Configurations as shown in Figure 7 below.
  </p>
  <p block-type="Text">
   The STS is a random sequence of positive and negative pulses generated using an AES-128 based deterministic  random bit generator (DRBG). Only valid transmitters and receivers have the correct seed (i.e., the key and IV) to  generate the sequence for transmission and to validly cross correlate in the receiver to determine the receive  timestamp. The STS provides for secure receive timestamping and secure ranging.
  </p>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      <b>
       PHR
      </b>
     </td>
     <td>
      <b>
       PHY Payload
      </b>
     </td>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th>
      <b>
       SYNC
      </b>
     </th>
     <th>
      <b>
       SFD
      </b>
     </th>
     <th>
      <b>
       STS
      </b>
     </th>
     <th>
      <b>
       PHR
      </b>
     </th>
     <th>
      <b>
       PHY Payload
      </b>
     </th>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th>
      <b>
       SFD
      </b>
      <br/>
      <b>
       SYNC
      </b>
     </th>
     <th>
      <b>
       PHR
      </b>
     </th>
     <th>
      <b>
       PHY Payload
      </b>
     </th>
     <th>
     </th>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th>
      <b>
       SYNC
      </b>
     </th>
     <th>
      <b>
       SFD
      </b>
     </th>
     <th>
      <math>
       \circ
      </math>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <p>
   <img src="_page_22_Figure_18.jpeg"/>
  </p>
  <h2>
   <span id="page-22-2">
   </span>
   <i>
    4.7 Proprietary long frames
   </i>
  </h2>
  <p block-type="Text">
   <span id="page-22-3">
   </span>
   The DW3000 offers a proprietary long frame mode where frames of up to 1023 bytes may be transferred. Refer  to the DW3000 user manual for full details.
  </p>
  <h4>
   <i>
    4.8 No Data frames
   </i>
  </h4>
  <p block-type="Text">
   The DW3000 offers zero length payloads and zero length PHR (SP3). This is for use cases where an alternative  method of data communications is available.
  </p>
  <h1>
   <i>
    4.9 Host Controller Interface
   </i>
  </h1>
  <p block-type="Text">
   <span id="page-23-0">
   </span>
   The primary interface DW3000 is via a 4 wire SPI interface. DW3000 will act a SPI peripheral device, in nondaisy-chain mode and operate at SPI clock frequencies up to 36MHz.
  </p>
  <h4>
   <span id="page-23-1">
   </span>
   <b>
    4.9.1 SPI Functional Description
   </b>
  </h4>
  <p block-type="Text">
   The host interface to DW3000 is a 4-wire SPI-compatible peripheral. The assertion of SPICSn low by the SPI  controller (host) indicates the beginning of a transaction.
  </p>
  <p block-type="Text">
   The SPI interface is used to read and write registers in the DW3000 device. All data and address transfer on the  SPI is most significant bit first. All address bytes are transmitted with MSB first, and all data is transmitted  commencing with lowest addressed byte.
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     Assertion low of SPICSn initialises transaction.
    </li>
    <li block-type="ListItem">
     De-assertion high of SPICSn ends the SPI transaction.
    </li>
    <li block-type="ListItem">
     The device supports direct and per-byte sub-addressing access to the full register space.
    </li>
    <li block-type="ListItem">
     Efficient block data reading/writing is allowed. Continuous, long transactions can be carried out while  the addressed location is auto-incremented on the DW3000 side.
    </li>
   </ul>
  </p>
  <p block-type="Text">
   The SPICDO (ex. SPIMISO) I/O of DW3000 is going open-drain when SPICSn is de-asserted, to allow  interoperation with other peripherals on the SPI bus.
  </p>
  <p block-type="Text">
   SPI daisy chaining is not supported. This is the mode where the CDO (ex. SPIMISO), CDI (ex. SPIMOSI) lines  are passed through a device when it is not chip selected.
  </p>
  <h4>
   <span id="page-23-2">
   </span>
   <b>
    4.9.2 SPI Timing Parameters
   </b>
  </h4>
  <p block-type="Text">
   <span id="page-23-3">
   </span>
   SPIMOSI
  </p>
  <p block-type="Text">
   t1
  </p>
  <p block-type="Text">
   The SPI peripheral complies with the Motorola SPI protocol within the constraints of the timing parameters listed  i
   <a href="#page-24-2">
    n Table 19
   </a>
   and illustrated in
   <a href="#page-23-3">
    Figure 13
   </a>
   and
   <a href="#page-24-1">
    Figure 14.
   </a>
  </p>
  <p>
   <img src="_page_23_Figure_15.jpeg"/>
  </p>
  <p>
   <b>
    Figure 13: SPI Timing Diagram
   </b>
  </p>
  <p block-type="Text">
   t4
  </p>
  <p block-type="Text">
   t3
  </p>
  <p block-type="Text">
   7 6 5
  </p>
  <p block-type="Text">
   t2
  </p>
  <span id="page-24-2">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
      Parameter
     </th>
     <th>
      Min
     </th>
     <th>
      Max
     </th>
     <th>
      Unit
     </th>
     <th>
      Description
     </th>
    </tr>
    <tr>
     <td>
      t1
     </td>
     <td>
     </td>
     <td>
      3
     </td>
     <td>
      ns
     </td>
     <td>
      SPICSn asserted low to valid peripheral (DW3000) output data
     </td>
    </tr>
    <tr>
     <td>
      t2
     </td>
     <td>
     </td>
     <td>
      8.5
     </td>
     <td>
      ns
     </td>
     <td>
      SPICLK low to valid peripheral (DW3000) output data.
     </td>
    </tr>
    <tr>
     <td>
      t3
     </td>
     <td>
      14
     </td>
     <td>
     </td>
     <td>
      ns
     </td>
     <td>
      Controller data setup time.
     </td>
    </tr>
    <tr>
     <td>
      t4
     </td>
     <td colspan="2">
      2
     </td>
     <td>
      ns
     </td>
     <td>
      Controller data hold time.
     </td>
    </tr>
    <tr>
     <td>
      t5
     </td>
     <td>
      27
     </td>
     <td>
     </td>
     <td>
      ns
     </td>
     <td>
      LSB last byte to MSB next byte.
     </td>
    </tr>
    <tr>
     <td>
      t6
     </td>
     <td>
     </td>
     <td colspan="2">
      45
      <br/>
      ns
     </td>
     <td>
      SPICSn deasserted high to CDO tristate.
     </td>
    </tr>
    <tr>
     <td>
      t7
     </td>
     <td colspan="2" rowspan="3">
      23
      <br/>
      ns
      <br/>
      t8
      <br/>
      24
      <br/>
      ns
      <br/>
      t9
      <br/>
      40
      <br/>
      ns
     </td>
     <td>
     </td>
     <td>
      Start time; time from select asserted to first SPICLK.
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      Last SPICLK to SPICSn deasserted.
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      Idle time between consecutive accesses.
     </td>
    </tr>
    <tr>
     <td>
      fSPICLK
     </td>
     <td>
     </td>
     <td>
      361
     </td>
     <td>
      MHz
     </td>
     <td>
      SPICLK SPI mode 0
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   <b>
    Table 19 SPI Timing Parameters
   </b>
  </h4>
  <p block-type="Text">
   1Note: SPICLK frequency in CRC mode is 20MHz.
  </p>
  <h4>
   <span id="page-24-0">
   </span>
   <b>
    4.9.3 SPI Operating Modes
   </b>
  </h4>
  <p block-type="Text">
   <span id="page-24-3">
   </span>
   The SPI interface supports both clock polarities (SPIPOL=0/1) and phases (SPIPHA=0/1), as defined in the  Motorola SPI protocol. The DW3000 transfer protocols for each SPIPOL and SPIPHA setting are given in Figure  14 and Figure 15. These modes are selected using GPIO 5 &amp; 6 as follows:
  </p>
  <p>
   <b>
    Table 20 SPI Mode Configuration
   </b>
  </p>
  <table>
   <tbody>
    <tr>
     <th>
      GPIO 5
      <br/>
      (SPIPOL)
     </th>
     <th>
      GPIO 6
      <br/>
      (SPIPHA)
     </th>
     <th>
      SPI
      <br/>
      Mode
     </th>
    </tr>
    <tr>
     <td>
      0
     </td>
     <td>
      0
     </td>
     <td>
      0
     </td>
    </tr>
    <tr>
     <td>
      0
     </td>
     <td>
      1
     </td>
     <td>
      1
     </td>
    </tr>
    <tr>
     <td>
      1
     </td>
     <td>
      0
     </td>
     <td>
      2
     </td>
    </tr>
    <tr>
     <td>
      1
     </td>
     <td>
      1
     </td>
     <td>
      3
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   GPIO 5 and 6 pins are sampled as shown i
   <a href="#page-32-1">
    n Figure 21
   </a>
   an
   <a href="#page-33-0">
    d Figure 22
   </a>
   to determine the SPI mode. They are  internally pulled low to configure a default SPI mode 0. If mode other than 0 is required, then they should be  pulled up using an external resistor of value no greater than 10 kΩ to the VIO_D supply.
  </p>
  <p>
   <img src="_page_24_Figure_10.jpeg"/>
  </p>
  <p>
   <span id="page-24-1">
   </span>
   <b>
    Figure 14: DW3000 SPIPHA=0 Transfer Protocol
   </b>
  </p>
  <p>
   <img src="_page_25_Figure_2.jpeg"/>
  </p>
  <p>
   <span id="page-25-0">
   </span>
   <b>
    Figure 15: DW3000 SPIPHA=1 Transfer Protocol
   </b>
  </p>
  <h4>
   <span id="page-26-0">
   </span>
   <b>
    4.9.4 SPI Transaction Formatting
   </b>
  </h4>
  <p block-type="Text">
   The SPI command structure allows for 4 different types of SPI command:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     1. Fast, single byte commands. Up to 32 unique commands such as "TX now", "TX/RX Off".
    </li>
    <li block-type="ListItem">
     2. Fast addressed mode. Allowing for read and write addressing to 32 addresses. This command structure  is padded by a trailing bit to allow the SPI address decoder time to fetch any read data. The length of  the read is determined by the length of the SPI transaction.
    </li>
    <li block-type="ListItem">
     3. Full addressed mode. Allowing for read and write addressing to 32 addresses and up to 128 byte offset  addressing. This command structure is padded by a trailing bit to allow the SPI address decoder time to  fetch any read data. The length of the read or write is determined by the length of the SPI transaction.
    </li>
    <li block-type="ListItem">
     4. Masked write transaction. These are intended to simplify read-modify-write operations by allowing the  host to write to an address and apply a set, clear or toggle mask to 1, 2, or 4 bytes. The SPI command  decoder then carries out the required read-modify-write instructions internally.
    </li>
   </ul>
  </p>
  <p>
   <img src="_page_26_Figure_8.jpeg"/>
  </p>
  <p>
   <span id="page-26-1">
   </span>
   <b>
    Figure 16: SPI Command Formatting
   </b>
  </p>
  <h4>
   <span id="page-27-0">
   </span>
   <b>
    4.9.5 GPIO and SPI I/O internal pull up/down
   </b>
  </h4>
  <p block-type="Text">
   All of the GPIO pins have a software controllable internal pull-down resistor except for SPICSn, which has a pullup, to ensure safe operation when input pins are not driven. The value of the internal resistors can vary with the  VDD1 supply voltage over a range from 10 kΩ (VDD1 is 1.8V) to 30 kΩ (VDD1 is 3.6V).
  </p>
  <p>
   <img src="_page_27_Figure_4.jpeg"/>
  </p>
  <p>
   <span id="page-27-1">
   </span>
   <b>
    Figure 17: SPI and GPIO pull up/down
   </b>
  </p>
  <h1>
   <i>
    4.10 Reference Crystal Oscillator
   </i>
  </h1>
  <p block-type="Text">
   <span id="page-28-0">
   </span>
   With the addition of an external 38.4 MHz crystal and appropriate loading capacitors, the on-chip crystal oscillator  generates the reference frequency for the integrated frequency synthesizer's RFPLL.
  </p>
  <p block-type="Text">
   The DW3000 crystal oscillator is used to provide the reference clock to the internal PLL and provides a direct  clock source to the digital core when operating in the lower power INIT_RC mode. The oscillator operates at a  frequency of 38.4 MHz. A trim facility is provided which can be used to trim out crystal initial frequency error.  Typically, a trimming range of ± 20 ppm is possible using a 6-bit trim range. This trimming in 0.125pF steps  provides for up to 8 pF additional capacitance on the XTI and XTO crystal connections.
  </p>
  <h4>
   <span id="page-28-1">
   </span>
   <b>
    4.10.1 Calculation of external capacitor values for frequency trim
   </b>
  </h4>
  <p block-type="Text">
   <span id="page-28-2">
   </span>
   Ideally the value of external loading capacitors (Cext) should be calculated to give an equal trim range about the  center trim value. To do this, one needs to estimate the parasitic capacitance (Cpar) between the crystal pads  XTI/XTO and the crystal pads. A good starting estimate is usually about 3.3 pF however some trial and error  maybe required initially. The values of Cm, Lm, Rm and Co obtained from the crystal manufacturer are also  required.
  </p>
  <p>
   <img src="_page_28_Figure_7.jpeg"/>
  </p>
  <p>
   <b>
    Figure 18 Crystal Model
   </b>
  </p>
  <p block-type="Text">
   Using the following formulae, the required Cext and trim range can be estimated where:
  </p>
  <p block-type="TextInlineMath">
   fs = series frequency fp = parallel frequency fl = loaded (desired) frequency
  </p>
  <p block-type="Equation">
   <math display="block">
    f_s = \frac{1}{2\pi\sqrt{C_M L_M}}
   </math>
   <br/>
   <math display="block">
    f_P = f_s \left( \sqrt{1 + \frac{C_M}{C_0}} \right)
   </math>
   <br/>
   <math display="block">
    f_L = f_s \left( \sqrt{1 + \frac{C_M}{C_L}} \right)
   </math>
   <br/>
   <math display="block">
    C_L = C_0 + \frac{1}{2} \left( C_{TRIM} + C_{PAR} + C_{EXT} \right)
   </math>
   <br/>
   <math display="block">
    \Delta f_{ppm} = 10^6 \times \frac{f_L - f_{L_{XOM}}}{f_{L_{XOM}}}
   </math>
  </p>
  <p block-type="Text">
   A typical crystal trimming plot is shown below:
  </p>
  <p>
   <img src="_page_29_Figure_6.jpeg"/>
  </p>
  <p>
   <span id="page-29-0">
   </span>
   <b>
    Figure 19 Crystal Trim plot
   </b>
  </p>
  <h1>
   <span id="page-30-0">
   </span>
   <b>
    5 OPERATIONAL STATES
   </b>
  </h1>
  <h2>
   <i>
    5.1 Overview
   </i>
  </h2>
  <p block-type="Text">
   <span id="page-30-2">
   </span>
   <span id="page-30-1">
   </span>
   DW3000 has a number of basic operations states as described in Table 21.
  </p>
  <h4>
   <b>
    Table 21: Operating States
   </b>
  </h4>
  <table>
   <tbody>
    <tr>
     <th>
      State
     </th>
     <th>
      Description
     </th>
    </tr>
    <tr>
     <td>
      OFF
     </td>
     <td>
      Digital core is powered off, digital LDO is disabled. Reset is held low.
     </td>
    </tr>
    <tr>
     <td>
      INIT_RC
     </td>
     <td>
      System is clocked from 30MHz RC Osc, SPI comms @ 7MHz. AON download is
      <br/>
      performed. Automatically goes to IDLE_RC on completion.
     </td>
    </tr>
    <tr>
     <td>
      IDLE_RC
     </td>
     <td>
      System is clocked at ~120MHz to allow full speed SPI comms.
     </td>
    </tr>
    <tr>
     <td>
      IDLE_PLL
     </td>
     <td>
      System is clocked from the PLL at 124.8MHz.
     </td>
    </tr>
    <tr>
     <td>
      TX_WAIT
     </td>
     <td>
      TX blocks are sequenced on as required. Includes DELAYED_TX mode.
     </td>
    </tr>
    <tr>
     <td>
      TX
     </td>
     <td>
      Active TX state. Automatically reverts to IDLE_PLL after transmission.
     </td>
    </tr>
    <tr>
     <td>
      RX_WAIT
     </td>
     <td>
      RX blocks are sequenced on as required. Includes DELAYED RX mode.
     </td>
    </tr>
    <tr>
     <td>
      RX
     </td>
     <td>
      Active RX state. Can revert to IDLE_PLL if packet received or timeout triggers.
     </td>
    </tr>
    <tr>
     <td>
      SLEEP
     </td>
     <td>
      Low power state. Sleep counter is clocked from slow RC Osc at ~20kHz.
     </td>
    </tr>
    <tr>
     <td>
      DEEPSLEEP
     </td>
     <td colspan="2">
      Low power state. All clocks off. Wakeup via IO event on WAKEUP or SPICSn, or by
      <br/>
      resetting the device (RSTn).
     </td>
    </tr>
   </tbody>
  </table>
  <h1>
   <i>
    5.2 Operating State Transitions
   </i>
  </h1>
  <p>
   <span id="page-31-0">
   </span>
   <img src="_page_31_Figure_3.jpeg"/>
  </p>
  <p>
   <span id="page-31-1">
   </span>
   <b>
    Figure 20: Operating State Transitions
   </b>
  </p>
  <h1>
   <span id="page-32-0">
   </span>
   <b>
    6 POWERING DW3000
   </b>
  </h1>
  <p block-type="Text">
   DW3000 is designed such that it can be powered in a number of different configurations depending on the  application. These options are described below. Figure 21: Timing diagram for cold start POR details the power  up sequence when external power sources are applied. The power supply design should ensure that VDD2a/b  and VDD3 are stable less than 10ms after VDD1 (3.3V) comes up, otherwise a device reset is required.
  </p>
  <p block-type="Text">
   When the external power source is applied to the DW3000 for the first time (cold power up), the internal Power  On Reset (POR) circuit compares the externally applied supply voltage (VDD1) to an internal power-on threshold  (approximately 1.5V), and once this threshold is passed the AON block is released from reset and the external  device enable pin EXTON is asserted.
  </p>
  <p block-type="Text">
   Then the VDD2a and VDD3 supplies are monitored and once they are above the required voltage as specified in  the datasheet (2.2V and 1.4V respectively), the fast RC oscillator (FAST_RC) and crystal (XTAL Oscillator) will  come on within 500 µs and 1 ms respectively.
  </p>
  <p block-type="Text">
   The DW3000 digital core will be held in reset until the crystal oscillator is stable. Once the digital reset is deasserted the digital core wakes up and enters the INIT_RC state, (see Figure 21 and Figure 22). Then once the  configurations stored in AON and OTP have been restored (into the configuration registers) the device will enter IDLE_RC. Then the host can set the AINIT2IDLE configuration bit in SEQ_CTRL and the IC will enable the  CLKPLL and wait for it to lock before entering the IDLE_PLL state.
  </p>
  <p>
   <img src="_page_32_Figure_7.jpeg"/>
  </p>
  <p>
   <span id="page-32-1">
   </span>
   <b>
    Figure 21: Timing diagram for cold start POR
   </b>
  </p>
  <p>
   <img src="_page_33_Figure_2.jpeg"/>
  </p>
  <p>
   <span id="page-33-0">
   </span>
   <b>
    Figure 22 Timing diagram for warm start
   </b>
  </p>
  <h1>
   <i>
    6.1 Lowest Bill of Materials (BOM) powering scheme
   </i>
  </h1>
  <p block-type="Text">
   <span id="page-34-0">
   </span>
   In the following configuration the DW3000 is powered directly from a coin-cell battery. This is for applications that  require the minimal BOM. The bulk capacitor required to store energy. The value of capacitor depends on the  time the transceiver is in the active Tx/Rx state, typically 47uF.
  </p>
  <p>
   <img src="_page_34_Figure_4.jpeg"/>
  </p>
  <p>
   <b>
    Figure 23: Lowest BOM powering option
   </b>
  </p>
  <h1>
   <span id="page-34-2">
   </span>
   <span id="page-34-1">
   </span>
   <i>
    6.2 Highest Efficiency powering scheme
   </i>
  </h1>
  <p block-type="Text">
   In the following configuration the external Buck SMPS regulator is used. This is for applications that require the  longest battery lifetimes. Depending on the use-case either the EXTON output or MCU can be used to control the  Buck DC-DC.
  </p>
  <p>
   <img src="_page_34_Figure_8.jpeg"/>
  </p>
  <p>
   <span id="page-34-3">
   </span>
   <b>
    Figure 24: Single O/P Buck SMPS option
   </b>
  </p>
  <h2>
   <i>
    6.3 Mobile powering scheme
   </i>
  </h2>
  <p block-type="Text">
   <span id="page-35-0">
   </span>
   In the following configuration the external PMIC circuit is used to provide all the power rails to the chip. The VDD1  is used to power Always-On memory and IO rail only, the current consumption for powering AON is negligible.
  </p>
  <p>
   <img src="_page_35_Figure_4.jpeg"/>
  </p>
  <p>
   <span id="page-35-1">
   </span>
   <b>
    Figure 25: Mobile Option
   </b>
  </p>
  <h2>
   <i>
    6.4 Typical power profiles
   </i>
  </h2>
  <p block-type="Text">
   <span id="page-36-0">
   </span>
   The current drawn during operation with DW3000 will vary depending on supplies voltage used, batteries used,  use case etc. Figure 26 shows the current drawn from a battery with typical TX frames transmitted. Figure 28 shows the current drawn for the reception of the frame by the receiver.
  </p>
  <h4>
   <span id="page-36-1">
   </span>
   <b>
    6.4.1 TX current profile for the minimal BOM
   </b>
  </h4>
  <p block-type="Text">
   Figure 26 below shows the current profiles during of frame transmission without secure preamble and 6.8Mbps  TDoA tag frame. This mode is compatible to a DW1000 TDoA tag blink. All supplies are connected to the battery  assumed to at 3.0V, i.e. the lowest BOM option, see sectio
   <a href="#page-34-0">
    n 6.1.
   </a>
  </p>
  <p>
   <img src="_page_36_Figure_6.jpeg"/>
  </p>
  <p>
   <span id="page-36-2">
   </span>
   <b>
    Figure 26: Current profile when transmitting a frame (6.8Mbps) in lowest BOM use case
   </b>
  </p>
  <h4>
   <span id="page-37-0">
   </span>
   <b>
    6.4.2 TX current profile for high efficiency modes
   </b>
  </h4>
  <p block-type="Text">
   In the high efficiency modes, i.e. when an external DC-DC/PMIC is used, the current consumption from VDD3  (1.6V) and VDD2a and VDD2b (2.5V) are different, therefore more efficient current consumption can be achieved  using alternative powering schemes, illustrated in sectio
   <a href="#page-34-1">
    n 6.2 a
   </a>
   nd
   <a href="#page-35-0">
    6.3.
   </a>
   The VDD1 is used to power AON memory  and IO rail only, the current consumption for powering AON is negligible.
  </p>
  <p block-type="Text">
   For high efficiency schemes, the overall power consumption depends on the efficiency of external DC-DC and/or  PMIC. For DW3000 device, the power consumption during different phases of operation as illustrated below.
  </p>
  <p>
   <img src="_page_37_Figure_5.jpeg"/>
  </p>
  <p>
   <span id="page-37-1">
   </span>
   <b>
    Figure 27: Current consumption during TX for high efficiency powering modes
   </b>
  </p>
  <h4>
   <span id="page-38-0">
   </span>
   <b>
    6.4.3 RX current profile
   </b>
  </h4>
  <p block-type="Text">
   Figure 28 illustrates the current profiles during the reception of a single frame. All supplies are connected to the  battery assumed to at 3.0V, i.e. the lowest BOM option, see 6.1.
  </p>
  <p block-type="Text">
   The example given for a case where a variable part of Preamble Hunt is ~30us. The preamble hunt can be  minimized to 0 (zero) when using Delayed RX in the optimized Two Way Ranging (TWR) protocol (not  illustrated), however with a Delayed RX the IDLE PLL should be maintained in between end of the transmission  and start of the reception.
  </p>
  <p>
   <img src="_page_38_Figure_5.jpeg"/>
  </p>
  <p>
   <b>
    Figure 28: Current profile for receiving a frame
   </b>
  </p>
  <h3>
   <span id="page-38-2">
   </span>
   <span id="page-38-1">
   </span>
   <b>
    6.4.4 RX current profile for high efficiency BOMs
   </b>
  </h3>
  <p block-type="Text">
   In the high efficiency modes, i.e. when an external DC-DC/PMIC is used, the current consumption from VDD2  (2.5V) and VDD3 (1.6V) are different, therefore more efficient current consumption can be achieved using  alternative powering schemes, illustrated in section
   <a href="#page-34-1">
    6.2
   </a>
   and
   <a href="#page-35-0">
    6.3.
   </a>
   The VDD1 is used to power AON memory and  IO only, the current consumption for powering AON is negligible.
  </p>
  <p block-type="Text">
   For high efficiency schemes, the overall power consumption depends on the efficiency of external the DC-DC  and/or PMIC. For the DW3000 device, the power consumption during different phases of operation as illustrated  below.
  </p>
  <p>
   <img src="_page_39_Figure_2.jpeg"/>
  </p>
  <p>
   <span id="page-39-0">
   </span>
   <b>
    Figure 29: Current consumption during RX for high efficiency powering modes
   </b>
  </p>
  <h3>
   <span id="page-40-0">
   </span>
   <b>
    6.4.5 Typical TWR current profile
   </b>
  </h3>
  <p block-type="Text">
   Figure 30 illustrates the current profiles of the Initiator device during the typical optimized Double Sided TWR  scheme. All supplies are connected to the battery assumed to at 3.0V, i.e. the lowest BOM option, see 6.1.
  </p>
  <p block-type="Text">
   The example given for a case with Delayed RX and TX are used in the optimized TWR protocol. It should be  noted, that IDLE PLL should be maintained in between TX and RX frames that chip clock domain is stable during  the Two Way Ranging. If chip is used for protocols, where its precise clock is not needed (for example for  application with Data transfer), then IDLE RC can be used to save power between TX and RX states. In this case  the PLL Lock time should be considered before start of TX and RX.
  </p>
  <p>
   <img src="_page_40_Figure_5.jpeg"/>
  </p>
  <p block-type="Text">
   <span id="page-40-1">
   </span>
   <b>
    Figure 30 Current profile of Initiator in the DS-TWR with embedded data to frames
   </b>
  </p>
  <h1>
   <span id="page-41-0">
   </span>
   <i>
    6.5 Internal Power supply distribution
   </i>
  </h1>
  <p block-type="Text">
   The block diagram shows the power distribution within the DW3000 device.
  </p>
  <p>
   <img src="_page_41_Figure_4.jpeg"/>
  </p>
  <p block-type="Text">
   <span id="page-41-1">
   </span>
   <b>
    Figure 31: Internal power distribution
   </b>
  </p>
  <h1>
   <span id="page-42-0">
   </span>
   <b>
    7 APPLICATION INFORMATION
   </b>
  </h1>
  <p>
   <span id="page-42-1">
   </span>
   <img src="_page_42_Figure_3.jpeg"/>
  </p>
  <h1>
   <i>
    7.1 Application Circuit Diagram (lowest BOM powering scheme)
   </i>
  </h1>
  <p>
   <b>
    Figure 32: DW3000 WLCSP Application Circuit
   </b>
  </p>
  <p block-type="Text">
   <span id="page-42-3">
   </span>
   Note : The suggested crystal loading will vary depending on board layout and actual crystal used. BPF on pins RF1/RF2 may be required for certification in some regions that mandate conducted testing.
  </p>
  <h1>
   <span id="page-42-2">
   </span>
   <i>
    7.2 Boost Circuit Diagram
   </i>
  </h1>
  <p block-type="Text">
   To power DW3000 from a low-capacity battery, it is recommended to use the boost circuit shown on the picture  below.
  </p>
  <p>
   <span id="page-42-4">
   </span>
   <img src="_page_42_Figure_9.jpeg"/>
  </p>
  <p>
   <img src="_page_42_Figure_10.jpeg"/>
  </p>
  <h1>
   <i>
    7.3 Recommended chip layout and Stack-up
   </i>
  </h1>
  <p block-type="Text">
   <span id="page-43-0">
   </span>
   The recommendation for the chip layout:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     Keep all the traces as short as possible.
    </li>
    <li block-type="ListItem">
     Avoid mixing Analog (RF1, RF2, XIN, XOUT), Power (VDD1, VDD2a/b, VDD3, VDD decoupling) and Digital  (SPI etc) groups together.
    </li>
    <li block-type="ListItem">
     Place all the decoupling capacitors as close to the corresponding chip pads as possible, the smaller  capacitor should be closer to the pad. Connect ground pad of each capacitor to the good ground plane  directly to minimize ESR and ESL of the return current path.
    </li>
    <li block-type="ListItem">
     RF1 and RF2 lines should be 50 Ohm impedance-controlled lines. The DC-blocking 2 pF capacitor pads  should be embedded into the track (have the same width) to remove any possible discontinuities.
    </li>
    <li block-type="ListItem">
     The ground copper should be removed from under the chip in the areas shown in the picture (Top layer and  Inner Layer 1). The first solid ground copper should be on the Inner Layer 2. If different stack-up will be used  – this first solid copper layer should be at least 0.25 mm away from the Top Layer, any inner layers close to  the Top Layer should have the ground removed in the same manner as in Inner Layer 1 above.
    </li>
   </ul>
  </p>
  <h2>
   <span id="page-43-1">
   </span>
   <b>
    7.3.1 WLCSP variant Stack-up
   </b>
  </h2>
  <p block-type="Text">
   The DW31x0 WLCSP stack-up recommendation is shown below.
  </p>
  <p>
   <img src="_page_43_Figure_11.jpeg"/>
  </p>
  <p>
   <span id="page-43-2">
   </span>
   <img src="_page_43_Figure_12.jpeg"/>
  </p>
  <h4>
   <span id="page-44-0">
   </span>
   <b>
    7.3.2 QFN variant Stack-up
   </b>
  </h4>
  <p block-type="Text">
   The DW32x0 QFN stack-up recommendation is shown below.
  </p>
  <p>
   <img src="_page_44_Figure_4.jpeg"/>
  </p>
  <h4>
   <span id="page-44-1">
   </span>
   <b>
    Figure 35 Recommended QFN Stack-up
   </b>
  </h4>
  <h1>
   <span id="page-45-0">
   </span>
   <i>
    7.4 Recommended Components
   </i>
  </h1>
  <p block-type="Text">
   The list of components tested and approved by Decawave are shown in the table below. The use of DC-DC  regulators and TCXO's is optional.
  </p>
  <h4>
   <b>
    Table 22 Recommended Components
   </b>
  </h4>
  <span id="page-45-1">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
      Function
     </th>
     <th>
      Manufacturer
     </th>
     <th>
      Part Number
     </th>
     <th>
      Web Link
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Partron
     </td>
     <td>
      ACS5200HFAUWB
     </td>
     <td>
      www.partron.co.kr
     </td>
    </tr>
    <tr>
     <td>
      Antenna
     </td>
     <td>
      TDK
     </td>
     <td>
      ANT167250ST-1210A1
     </td>
     <td>
      www.tdk.com
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      The Antenna Company
     </td>
     <td>
      AC710xx (xx = 06, 16, 26, 46)
     </td>
     <td>
      www.antennacompany.com
     </td>
    </tr>
    <tr>
     <td>
      Crystal
     </td>
     <td>
      TXC
     </td>
     <td>
      8Y38472012
     </td>
     <td>
      www.txccorp.com
     </td>
    </tr>
    <tr>
     <td>
      (38.4 MHz
      <br/>
      +/-10 ppm)
     </td>
     <td>
      Rakon
     </td>
     <td>
      RSX-10
     </td>
     <td>
      www.rakon.com
     </td>
    </tr>
    <tr>
     <td>
      DC-DC
     </td>
     <td>
      TI
     </td>
     <td>
      TPS62743
     </td>
     <td>
      www.ti.com
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      TXC
     </td>
     <td>
      7Z38470005
     </td>
     <td>
      www.txccorp.com
     </td>
    </tr>
    <tr>
     <td>
      TCXO
     </td>
     <td>
      Rakon
     </td>
     <td>
      IT2200K
     </td>
     <td>
      www.rakon.com
     </td>
    </tr>
   </tbody>
  </table>
  <h1>
   <span id="page-46-0">
   </span>
   <b>
    8 REFLOW PROFILES
   </b>
  </h1>
  <h1>
   <i>
    8.1 Reflow profile of the WLCSP package
   </i>
  </h1>
  <p block-type="Text">
   <span id="page-46-1">
   </span>
   The DW31x0 should be soldered using the reflow profile specified below.
  </p>
  <p>
   <img src="_page_46_Figure_5.jpeg"/>
  </p>
  <p block-type="Text">
  </p>
  <p>
   <img src="_page_46_Figure_7.jpeg"/>
  </p>
  <h4>
   <b>
    Table 23 Critical Parameters for Lead Free Solder of the WLSCP package
   </b>
  </h4>
  <span id="page-46-4">
  </span>
  <span id="page-46-3">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
      Process Step
     </th>
     <th>
      Lead Free Solder
     </th>
    </tr>
    <tr>
     <td>
      Ramp Rate
     </td>
     <td>
      3˚C/sec
     </td>
    </tr>
    <tr>
     <td>
      Pre-Heat
     </td>
     <td>
      150˚C to 180˚C, 60 to 180 seconds
     </td>
    </tr>
    <tr>
     <td>
      Time above Liquidius, 220˚C
     </td>
     <td>
      30 to 90 seconds
     </td>
    </tr>
    <tr>
     <td>
      Peak Temperature
     </td>
     <td>
      255˚C +/- 5˚C
     </td>
    </tr>
    <tr>
     <td>
      Time within 5˚C of Peak Temperature
     </td>
     <td>
      10 to 20 seconds
     </td>
    </tr>
    <tr>
     <td>
      Ramp Down Rate
     </td>
     <td>
      6˚C/sec Max, 0.8˚C/sec to 0.4˚C recommended
     </td>
    </tr>
   </tbody>
  </table>
  <h1>
   <span id="page-46-2">
   </span>
   <i>
    8.2 Reflow profile of the QFN package
   </i>
  </h1>
  <p block-type="Text">
   The DW32x0 should be soldered using the reflow profile specified in JEDEC J-STD-020 as adapted for the  particular PCB onto which the IC is being soldered.
  </p>
  <h1>
   <span id="page-47-0">
   </span>
   <b>
    9 PACKAGING &amp; ORDERING INFORMATION
   </b>
  </h1>
  <h1>
   <span id="page-47-1">
   </span>
   <i>
    9.1 Package Dimensions WLCSP
   </i>
  </h1>
  <p>
   <img src="_page_47_Figure_4.jpeg"/>
  </p>
  <table>
   <tbody>
    <tr>
     <th>
      Symbol
     </th>
     <th colspan="3">
      Dimension in mm
     </th>
     <th colspan="3">
      Dimension in inch
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Min
     </td>
     <td>
      Nom
     </td>
     <td>
      Max
     </td>
     <td>
      Min
     </td>
     <td>
      Nom
     </td>
     <td>
      Max
     </td>
    </tr>
    <tr>
     <td>
      А
     </td>
     <td>
      0.520
     </td>
     <td>
      0.560
     </td>
     <td>
      0.600
     </td>
     <td>
      0.020
     </td>
     <td>
      0.022
     </td>
     <td>
      0.024
     </td>
    </tr>
    <tr>
     <td>
      A1
     </td>
     <td>
      0.175
     </td>
     <td>
      0.190
     </td>
     <td>
      0.205
     </td>
     <td>
      0.007
     </td>
     <td>
      0.007
     </td>
     <td>
      0.008
     </td>
    </tr>
    <tr>
     <td>
      Α2
     </td>
     <td>
      0.345
     </td>
     <td>
      0.370
     </td>
     <td>
      0.395
     </td>
     <td>
      0.014
     </td>
     <td>
      0.015
     </td>
     <td>
      0.016
     </td>
    </tr>
    <tr>
     <td>
      D
     </td>
     <td>
      3.0661
     </td>
     <td>
      3.0961
     </td>
     <td>
      3.1261
     </td>
     <td>
      0.121
     </td>
     <td>
      0.122
     </td>
     <td>
      0.123
     </td>
    </tr>
    <tr>
     <td>
      E
     </td>
     <td>
      3.4688
     </td>
     <td>
      3.4988
     </td>
     <td>
      3.5288
     </td>
     <td>
      0.137
     </td>
     <td>
      0.138
     </td>
     <td>
      0.139
     </td>
    </tr>
    <tr>
     <td>
      D1
     </td>
     <td>
     </td>
     <td>
      2.425
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      0.095
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      E1
     </td>
     <td>
     </td>
     <td>
      2.800
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      0.110
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      eD
     </td>
     <td>
     </td>
     <td>
      0.400
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      0.016
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      еE
     </td>
     <td>
     </td>
     <td>
      0.400
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      0.016
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      b
     </td>
     <td>
      0.245
     </td>
     <td>
      0.270
     </td>
     <td>
      0.295
     </td>
     <td>
      0.010
     </td>
     <td>
      0.011
     </td>
     <td>
      0.012
     </td>
    </tr>
    <tr>
     <td>
      ааа
     </td>
     <td colspan="3">
      0.050
     </td>
     <td colspan="3">
      0.002
     </td>
    </tr>
    <tr>
     <td>
      bbb
     </td>
     <td colspan="3">
      0.050
     </td>
     <td colspan="3">
      0.002
     </td>
    </tr>
    <tr>
     <td>
      CCC
     </td>
     <td colspan="3">
      0.030
     </td>
     <td colspan="3">
      0.001
     </td>
    </tr>
    <tr>
     <td>
      ddd
     </td>
     <td colspan="3">
      0.050
     </td>
     <td colspan="3">
      0.002
     </td>
    </tr>
    <tr>
     <td>
      eee
     </td>
     <td colspan="3">
      0.015
     </td>
     <td colspan="3">
      0.001
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   <span id="page-47-2">
   </span>
   <b>
    Figure 37: Package Dimensions WLCSP
   </b>
  </p>
  <h2>
   <span id="page-48-0">
   </span>
   <i>
    9.2 QFN chip variant
   </i>
  </h2>
  <p>
   <span id="page-48-1">
   </span>
   <img src="_page_48_Figure_3.jpeg"/>
  </p>
  <p>
   <img src="_page_48_Figure_4.jpeg"/>
  </p>
  <p>
   <b>
    Figure 38: Package Dimensions QFN
   </b>
  </p>
  <h3>
   <span id="page-48-3">
   </span>
   <span id="page-48-2">
   </span>
   <b>
    9.2.2 Tape and Reel packaging information: QFN chip variant
   </b>
  </h3>
  <p block-type="Text">
   Tape orientation and dimensions:
  </p>
  <p>
   <img src="_page_48_Figure_8.jpeg"/>
  </p>
  <p>
  </p>
  <span id="page-48-4">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
      <b>
       DIMENSIONS
      </b>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
      <b>
       MLF MLP
      </b>
     </td>
     <td>
      Ao
     </td>
     <td>
      <math>
       5.25 \pm 0.10
      </math>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td rowspan="2">
      <b>
       QFN Devices
      </b>
      <br/>
      0000000
      <br/>
      <math>
       \sim
      </math>
     </td>
     <td>
      Bo
     </td>
     <td>
      <math>
       5.25 \pm 0.10
      </math>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Ko
     </td>
     <td>
      <math>
       1.10 \pm 0.10
      </math>
     </td>
     <td colspan="5">
      NOTES:
     </td>
    </tr>
    <tr>
     <td>
      <math display="block">
       \begin{array}{cccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
      </math>
     </td>
     <td>
      P
     </td>
     <td>
      <math>
       8.00 + 0.10
      </math>
     </td>
     <td>
      ALL DIMENSIONS IN MILLIMETRES.
     </td>
    </tr>
    <tr>
     <td rowspan="2">
      <b>
       User Direction of
      </b>
      <br/>
      Feed
     </td>
     <td>
     </td>
     <td>
      <math>
       0.30 + 0.05
      </math>
     </td>
     <td>
      10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ± 0.20.
      <br/>
      MATERIAL: CONDUCTIVE POLYSTYRENE.
     </td>
    </tr>
    <tr>
     <td>
      W
     </td>
     <td>
      12.00 +0.30/-0.10
     </td>
     <td>
      CAMBER NOT TO EXCEED 1.0mm IN 250mm.
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   <b>
    Figure 39 QFN Tape Orientation and Dimensions
   </b>
  </h4>
  <h4>
   <b>
    REEL INFORMATION : 330mm REEL (13")
   </b>
  </h4>
  <p block-type="Text">
   Base material: High Impact Polystyrene with Integrated Antistatic Additive.  Surface resistivity: Antistatic with surface resistivity less than 1 x 10e12ohms per square.
  </p>
  <p>
   <img src="_page_49_Figure_4.jpeg"/>
  </p>
  <table>
   <tbody>
    <tr>
     <th>
      Tape
      <br/>
      width
     </th>
     <th>
      A
      <br/>
      Diameter
     </th>
     <th>
      B (min)
     </th>
     <th>
      C
     </th>
     <th>
      D (min)
     </th>
     <th>
      N Hub
     </th>
     <th>
      W1
      <br/>
      (max)
     </th>
     <th>
      W2
      <br/>
      (max)
     </th>
     <th>
      W3
      <br/>
      (min)
     </th>
     <th>
      W3
      <br/>
      (max)
     </th>
    </tr>
    <tr>
     <td>
      12
     </td>
     <td>
      330/380
     </td>
     <td>
      1.5
     </td>
     <td>
      13
      <br/>
      +/-0.2
     </td>
     <td>
      20.2
     </td>
     <td>
      100
      <br/>
      +/-1
     </td>
     <td>
      12.4 +2/-
      <br/>
      0
     </td>
     <td>
      18.4
     </td>
     <td>
      11.9
     </td>
     <td>
      15.4
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   <b>
    Figure 40 QFN Reel Information
   </b>
  </h4>
  <p block-type="Text">
   <span id="page-49-0">
   </span>
   All dimensions and tolerances are fully compliant with EIA 481-C and are specified in millimeters (mm). Quantity  per reel = 4000 units.
  </p>
  <h4>
   <span id="page-50-0">
   </span>
   <b>
    9.2.3 Tape and Reel packaging information: WLCSP chip variant
   </b>
  </h4>
  <p block-type="Text">
   Tape orientation and dimensions:
  </p>
  <p>
   <img src="_page_50_Figure_4.jpeg"/>
  </p>
  <p>
   <span id="page-50-1">
   </span>
   <b>
    Figure 41 WLCSP Tape Orientation and Dimensions
   </b>
  </p>
  <h4>
   <b>
    REEL INFORMATION
   </b>
   : 330mm REEL (13")
  </h4>
  <p>
   <img src="_page_51_Figure_3.jpeg"/>
  </p>
  <p block-type="Text">
  </p>
  <span id="page-51-0">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
      Package
      <br/>
      size
     </th>
     <th>
      Tape Size
     </th>
     <th>
      Pocket
      <br/>
      Pitch
     </th>
     <th>
      Reel size (A)
      <br/>
      min/max
     </th>
     <th>
      Reel width
      <br/>
      (w2)
      <br/>
      min/max
     </th>
     <th>
      Units per
      <br/>
      reel
     </th>
     <th>
      Pre/Post
      <br/>
      empty
      <br/>
      pocket
     </th>
    </tr>
    <tr>
     <td>
      3.1 x 3.5 mm
     </td>
     <td>
      12 mm
     </td>
     <td>
      8 mm
     </td>
     <td>
      330 mm (13")
     </td>
     <td>
      12.4/13.4 mm
     </td>
     <td>
      3000
     </td>
     <td>
      200/200
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   <b>
    Figure 42 WLCSP Reel Information
   </b>
  </p>
  <h4>
   <span id="page-52-0">
   </span>
   <b>
    9.2.4 WLCSP, QFN Device Package Marking
   </b>
  </h4>
  <p block-type="Text">
   The diagrams below shows the package markings for DW3210, DW3220, DW3110 and DW3120.
  </p>
  <p>
   <img src="_page_52_Picture_4.jpeg"/>
  </p>
  <h4>
   <b>
    Legend:
   </b>
  </h4>
  <p block-type="Text">
   DW3xx0 Part number XXXXXXXX Lot number
  </p>
  <p block-type="Text">
   <span id="page-52-1">
   </span>
   ZZYYWW Assembly site ID (ZZ), A2 for QFN B2 for WLCSP Year (YY) and Week (WW) number
  </p>
  <h4>
   <b>
    Figure 43: Original Device Package Markings
   </b>
  </h4>
  <p>
   <img src="_page_52_Figure_9.jpeg"/>
  </p>
  <p block-type="Text">
  </p>
  <h4>
   <span id="page-52-2">
   </span>
   <b>
    Figure 44. New Device Package Markings (after PCN 2026)
   </b>
  </h4>
  <h1>
   <span id="page-53-0">
   </span>
   <b>
    10 GLOSSARY
   </b>
  </h1>
  <h4>
   <b>
    Table 24: Glossary of Terms
   </b>
  </h4>
  <span id="page-53-1">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
      Abbreviation
     </th>
     <th>
      Full Title
     </th>
     <th colspan="2">
      Explanation
     </th>
    </tr>
    <tr>
     <td>
      EIRP
     </td>
     <td>
      Equivalent
      <br/>
      Isotropically
      <br/>
      Radiated Power
     </td>
     <td>
      The amount of power that a theoretical isotropic antenna (which evenly distributes
      <br/>
      power in all directions) would emit to produce the peak power density observed in the
      <br/>
      direction of maximum gain of the antenna being used.
     </td>
    </tr>
    <tr>
     <td>
      BPRF
     </td>
     <td>
      Base PRF mode
     </td>
     <td>
      64MHz PRF Mode
     </td>
    </tr>
    <tr>
     <td>
      GPIO
     </td>
     <td>
      General Purpose
      <br/>
      Input / Output
     </td>
     <td>
      Pin of an IC that can be configured as an input or output under software control and
      <br/>
      has no specifically identified function.
     </td>
    </tr>
    <tr>
     <td>
      IEEE
     </td>
     <td>
      Institute of
      <br/>
      Electrical and
      <br/>
      Electronic
      <br/>
      Engineers
     </td>
     <td>
      Is the world's largest technical professional society. It is designed to serve
      <br/>
      professionals involved in all aspects of the electrical, electronic and computing fields
      <br/>
      and related areas of science and technology.
     </td>
    </tr>
    <tr>
     <td>
      LoS
     </td>
     <td>
      Line of Sight
     </td>
     <td>
      Physical radio channel configuration in which there is a direct line of sight between
      <br/>
      the transmitter and the receiver.
     </td>
    </tr>
    <tr>
     <td colspan="2">
      Open Drain
      <br/>
      Open Drain
     </td>
     <td>
      A technique allowing a signal to be driven by more than one device. Generally, each
      <br/>
      device is permitted to pull the signal to ground but when not doing so it must allow the
      <br/>
      signal to float. Devices should not drive the signal high so as to prevent contention
      <br/>
      with devices attempting to pull it low.
     </td>
    </tr>
    <tr>
     <td>
      NLoS
     </td>
     <td>
      Non Line of Sight
     </td>
     <td>
      Physical radio channel configuration in which there is no direct line of sight between
      <br/>
      the transmitter and the receiver.
     </td>
    </tr>
    <tr>
     <td>
      PLL
     </td>
     <td>
      Phase Locked
      <br/>
      Loop
     </td>
     <td>
      Circuit designed to generate a signal at a particular frequency whose phase is related
      <br/>
      to an incoming "reference" signal.
     </td>
    </tr>
    <tr>
     <td>
      PPM
     </td>
     <td>
      Parts Per Million
     </td>
     <td>
      Used to quantify very small relative proportions. Just as 1% is one out of a hundred,
      <br/>
      1 ppm is one part in a million.
     </td>
    </tr>
    <tr>
     <td>
      RF
     </td>
     <td>
      Radio Frequency
     </td>
     <td>
      Generally used to refer to signals in the range of 3 kHz to 300 GHz. In the context of
      <br/>
      a radio receiver, the term is generally used to refer to circuits in a receiver before
      <br/>
      down-conversion takes place and in a transmitter after up-conversion takes place.
     </td>
    </tr>
    <tr>
     <td>
      RTLS
     </td>
     <td>
      Real Time
      <br/>
      Location System
     </td>
     <td>
      System intended to provide information on the location of various items in real-time.
     </td>
    </tr>
    <tr>
     <td>
      SFD
     </td>
     <td>
      Start of Frame
      <br/>
      Delimiter
     </td>
     <td>
      Defined in the context of the IEEE802.15.4-2011 standard.
     </td>
    </tr>
    <tr>
     <td>
      SPI
     </td>
     <td>
      Serial Peripheral
      <br/>
      Interface
     </td>
     <td>
      An industry standard method for interfacing between IC's using a synchronous serial
      <br/>
      scheme first introduced by Motorola.
     </td>
    </tr>
    <tr>
     <td>
      TWR
     </td>
     <td>
      Two Way Ranging
     </td>
     <td>
      Method of measuring the physical distance between two radio units by exchanging
      <br/>
      messages between the units and noting the times of transmission and reception.
      <br/>
      Refer to Decawave's website for further information.
     </td>
    </tr>
    <tr>
     <td>
      TDoA
     </td>
     <td>
      Time Difference of
      <br/>
      Arrival
     </td>
     <td>
      Method of deriving information on the location of a transmitter. The time of arrival of a
      <br/>
      transmission at two physically different locations whose clocks are synchronized is
      <br/>
      noted and the difference in the arrival times provides information on the location of
      <br/>
      the transmitter. A number of such TDoA measurements at different locations can be
      <br/>
      used to uniquely determine the position of the transmitter. Refer to Decawave's
      <br/>
      website for further information.
     </td>
    </tr>
    <tr>
     <td colspan="2">
      Phase Difference
      <br/>
      PDoA
      <br/>
      of Arrival
     </td>
     <td>
      Method of determining the direction of propagation of a radio-frequency wave incident
      <br/>
      on an antenna array using the phase difference between the signal received on each
      <br/>
      antenna array element.
     </td>
    </tr>
   </tbody>
  </table>
  <h1>
   <span id="page-54-0">
   </span>
   <b>
    11 REFERENCES
   </b>
  </h1>
  <p block-type="Text">
   [1] IEEE802.15.4-2011 or "IEEE Std 802.15.4™‐2011" (Revision of IEEE Std 802.15.4-2006). IEEE  Standard for Local and metropolitan area networks – Part 15.4: Low-Rate Wireless Personal Area Networks (LR-WPANs). IEEE Computer Society Sponsored by the LAN/MAN Standards Committee. Available from
   <a href="http://standards.ieee.org/">
    http://standards.ieee.org/
   </a>
  </p>
  <p block-type="Text">
   [2] IEEE802.15.4-2015 or "IEEE Std 802.15.4™‐2015" (Revision of IEEE Std 802.15.4-2011). IEEE  Standard for Local and metropolitan area networks – Part 15.4: Low-Rate Wireless Personal Area Networks (LR-WPANs). IEEE Computer Society Sponsored by the LAN/MAN Standards Committee. Available from
   <a href="http://standards.ieee.org/">
    http://standards.ieee.org/
   </a>
  </p>
  <h1>
   <span id="page-54-1">
   </span>
   <b>
    12 DOCUMENT HISTORY
   </b>
  </h1>
  <span id="page-54-2">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
      Revision
     </th>
     <th>
      Date
     </th>
     <th>
      Description
     </th>
    </tr>
    <tr>
     <td>
      1.3
     </td>
     <td>
      September
      <br/>
      2022
     </td>
     <td>
      Update Table 15, the QFN MSL is 1
     </td>
    </tr>
    <tr>
     <td>
      1.2
     </td>
     <td>
      17 June
      <br/>
      2022
     </td>
     <td>
      Correction to SPI diagram to illustrate timings more accurately.
      <br/>
      Added new package marking.
     </td>
    </tr>
    <tr>
     <td>
      1.1
     </td>
     <td>
      24 March
      <br/>
      2021
     </td>
     <td>
      Datasheet updated to reflect latest characterisation results and editorial changes.
      <br/>
      - Chip characterization results including chip start-up time
      <br/>
      - Current consumption profiles
      <br/>
      - Application and Boost Circuit Diagrams
      <br/>
      - Stack-up information
      <br/>
      - Reflow profiles
      <br/>
      - Packaging information
     </td>
    </tr>
    <tr>
     <td>
      1.0
     </td>
     <td>
      21 August
      <br/>
      2020
     </td>
     <td>
      Initial release.
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   <b>
    Table 25: Document History
   </b>
  </h4>
  <h1>
   <span id="page-55-0">
   </span>
   <b>
    13 FURTHER INFORMATION
   </b>
  </h1>
  <p block-type="Text">
   Decawave develops semiconductors solutions, software, modules, reference designs - that enable real-time,  ultra-accurate, ultra-reliable local area micro-location services. Decawave's technology enables an entirely new  class of easy to implement, highly secure, intelligent location functionality and services for IoT and smart  consumer products and applications.
  </p>
  <p block-type="Text">
   For further information on this or any other Decawave product, please refer to our website
   <a href="http://www.decawave.com/">
    www.decawave.com.
   </a>
  </p>
 </body>
</html>
