0.6
2019.1
May 24 2019
15:06:07
E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim/glbl.v,1610887729,verilog,,,,glbl,,,,,,,,
E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v,1612191095,verilog,,E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GenPR.v,,ac,,,,,,,,
E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GenPR.v,1612184553,verilog,,E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v,,Genaral_Purpose_Register,,,,,,,,
E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v,1612184553,verilog,,E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v,,Mat_X,,,,,,,,
E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v,1621678344,verilog,,E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Reg_Selector.v,,PC,,,,,,,,
E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Reg_Selector.v,1613141524,verilog,,E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/bus.v,,regSelect,,,,,,,,
E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/State_TB.v,1622290286,verilog,,,,State_TB,,,,,,,,
E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/bus.v,1622294188,verilog,,E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v,,BUS,,,,,,,,
E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v,1622292505,verilog,,E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v,,decoder,,,,,,,,
E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoderTB.v,1622292084,verilog,,,,decoderTB,,,,,,,,
E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v,1612191098,verilog,,E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v,,main_alu,,,,,,,,
E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v,1612184554,verilog,,E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/regI.v,,mddr,,,,,,,,
E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/regI.v,1612184554,verilog,,E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/state_machine.v,,Reg_X,,,,,,,,
E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/state_machine.v,1613142206,verilog,,E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v,,CU,,,,,,,,
E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProTb.v,1622295118,verilog,,,,topProTb,,,,,,,,
E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v,1622296405,verilog,,E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProTb.v,,topProcessor,,,,,,,,
