

================================================================
== Vivado HLS Report for 'dense_1'
================================================================
* Date:           Sun Jun 30 10:58:41 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dense_1
* Solution:       S4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.698|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  80501|  80501|  80501|  80501|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |- DENSE_LOOP  |  80500|  80500|      1610|          -|          -|    50|    no    |
        | + FLAT_LOOP  |   1602|   1602|        43|         40|          1|    40|    yes   |
        +--------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      -|       0|    250|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |       65|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    501|    -|
|Register         |        -|      -|     686|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       65|     15|    1107|   1713|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       23|      6|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |dense_1_fadd_32nsdEe_U1  |dense_1_fadd_32nsdEe  |        0|      2|  227|  403|    0|
    |dense_1_fcmp_32nsfYi_U3  |dense_1_fcmp_32nsfYi  |        0|      0|   66|  239|    0|
    |dense_1_fmul_32nseOg_U2  |dense_1_fmul_32nseOg  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |dense_1_mac_muladg8j_U4   |dense_1_mac_muladg8j  | i0 * i1 + i2 |
    |dense_1_mac_muladg8j_U5   |dense_1_mac_muladg8j  | i0 * i1 + i2 |
    |dense_1_mac_muladg8j_U6   |dense_1_mac_muladg8j  | i0 * i1 + i2 |
    |dense_1_mac_muladg8j_U7   |dense_1_mac_muladg8j  | i0 * i1 + i2 |
    |dense_1_mac_muladg8j_U8   |dense_1_mac_muladg8j  | i0 * i1 + i2 |
    |dense_1_mac_muladg8j_U9   |dense_1_mac_muladg8j  | i0 * i1 + i2 |
    |dense_1_mac_muladg8j_U10  |dense_1_mac_muladg8j  | i0 * i1 + i2 |
    |dense_1_mac_muladg8j_U11  |dense_1_mac_muladg8j  | i0 * i1 + i2 |
    |dense_1_mac_muladg8j_U12  |dense_1_mac_muladg8j  | i0 * i1 + i2 |
    |dense_1_mac_muladg8j_U13  |dense_1_mac_muladg8j  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |dense_1_bias_U     |dense_1_dense_1_bcud  |        1|  0|   0|    0|     50|   32|     1|         1600|
    |dense_1_weights_U  |dense_1_dense_1_wbkb  |       64|  0|   0|    0|  20000|   32|     1|       640000|
    +-------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total              |                      |       65|  0|   0|    0|  20050|   64|     2|       641600|
    +-------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln13_1_fu_445_p2   |     +    |      0|  0|  15|           9|           2|
    |add_ln13_2_fu_463_p2   |     +    |      0|  0|  15|           9|           3|
    |add_ln13_3_fu_474_p2   |     +    |      0|  0|  15|           9|           3|
    |add_ln13_4_fu_492_p2   |     +    |      0|  0|  15|           9|           3|
    |add_ln13_5_fu_503_p2   |     +    |      0|  0|  15|           9|           3|
    |add_ln13_6_fu_521_p2   |     +    |      0|  0|  15|           9|           4|
    |add_ln13_7_fu_532_p2   |     +    |      0|  0|  15|           9|           4|
    |add_ln13_8_fu_578_p2   |     +    |      0|  0|  15|           9|           4|
    |add_ln13_fu_434_p2     |     +    |      0|  0|  15|           9|           2|
    |i_fu_383_p2            |     +    |      0|  0|  15|           6|           1|
    |and_ln19_fu_620_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_fu_397_p2    |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln19_1_fu_608_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_602_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_377_p2     |   icmp   |      0|  0|  11|           6|           5|
    |or_ln13_fu_416_p2      |    or    |      0|  0|   9|           9|           1|
    |or_ln19_fu_614_p2      |    or    |      0|  0|   2|           1|           1|
    |dense_1_out_d0         |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 250|         146|          51|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  213|         49|    1|         49|
    |ap_enable_reg_pp0_iter1         |    9|          2|    1|          2|
    |ap_phi_mux_j_0_0_phi_fu_313_p4  |    9|          2|    9|         18|
    |dense_1_weights_address0        |   50|         11|   15|        165|
    |flat_array_address0             |   33|          6|    9|         54|
    |flat_array_address1             |   33|          6|    9|         54|
    |grp_fu_321_p0                   |   21|          4|   32|        128|
    |grp_fu_321_p1                   |   47|         10|   32|        320|
    |grp_fu_327_p0                   |   41|          8|   32|        256|
    |i_0_reg_286                     |    9|          2|    6|         12|
    |j_0_0_reg_309                   |    9|          2|    9|         18|
    |reg_349                         |    9|          2|   32|         64|
    |reg_360                         |    9|          2|   32|         64|
    |sum_0_0_reg_297                 |    9|          2|   32|         64|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  501|        108|  251|       1268|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln13_1_reg_783               |   9|   0|    9|          0|
    |add_ln13_2_reg_798               |   9|   0|    9|          0|
    |add_ln13_3_reg_808               |   9|   0|    9|          0|
    |add_ln13_4_reg_828               |   9|   0|    9|          0|
    |add_ln13_5_reg_838               |   9|   0|    9|          0|
    |add_ln13_6_reg_863               |   9|   0|    9|          0|
    |add_ln13_7_reg_873               |   9|   0|    9|          0|
    |add_ln13_8_reg_938               |   9|   0|    9|          0|
    |add_ln13_reg_773                 |   9|   0|    9|          0|
    |ap_CS_fsm                        |  48|   0|   48|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |flat_array_load_5_reg_823        |  32|   0|   32|          0|
    |flat_array_load_7_reg_858        |  32|   0|   32|          0|
    |flat_array_load_9_reg_893        |  32|   0|   32|          0|
    |i_0_reg_286                      |   6|   0|    6|          0|
    |i_reg_719                        |   6|   0|    6|          0|
    |icmp_ln13_reg_744                |   1|   0|    1|          0|
    |icmp_ln13_reg_744_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_0_0_reg_309                    |   9|   0|    9|          0|
    |or_ln13_reg_758                  |   8|   0|    9|          1|
    |reg_339                          |  32|   0|   32|          0|
    |reg_349                          |  32|   0|   32|          0|
    |reg_355                          |  32|   0|   32|          0|
    |reg_360                          |  32|   0|   32|          0|
    |reg_366                          |  32|   0|   32|          0|
    |reg_371                          |  32|   0|   32|          0|
    |sum_0_0_reg_297                  |  32|   0|   32|          0|
    |tmp_2_2_reg_848                  |  32|   0|   32|          0|
    |tmp_2_3_reg_883                  |  32|   0|   32|          0|
    |tmp_2_5_reg_903                  |  32|   0|   32|          0|
    |tmp_2_6_reg_913                  |  32|   0|   32|          0|
    |tmp_2_7_reg_923                  |  32|   0|   32|          0|
    |tmp_2_9_reg_933                  |  32|   0|   32|          0|
    |zext_ln13_reg_730                |   6|   0|   15|          9|
    |zext_ln14_reg_724                |   6|   0|   64|         58|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 686|   0|  754|         68|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |    dense_1   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    dense_1   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    dense_1   | return value |
|ap_done               | out |    1| ap_ctrl_hs |    dense_1   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    dense_1   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    dense_1   | return value |
|flat_array_address0   | out |    9|  ap_memory |  flat_array  |     array    |
|flat_array_ce0        | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_q0         |  in |   32|  ap_memory |  flat_array  |     array    |
|flat_array_address1   | out |    9|  ap_memory |  flat_array  |     array    |
|flat_array_ce1        | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_q1         |  in |   32|  ap_memory |  flat_array  |     array    |
|dense_1_out_address0  | out |    6|  ap_memory |  dense_1_out |     array    |
|dense_1_out_ce0       | out |    1|  ap_memory |  dense_1_out |     array    |
|dense_1_out_we0       | out |    1|  ap_memory |  dense_1_out |     array    |
|dense_1_out_d0        | out |   32|  ap_memory |  dense_1_out |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

