{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 05 17:16:00 2020 " "Info: Processing started: Thu Mar 05 17:16:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sjtl -c sjtl --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sjtl -c sjtl --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../2.运算器/exp_alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../2.运算器/exp_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp_alu-rtl " "Info: Found design unit 1: exp_alu-rtl" {  } { { "../2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 exp_alu " "Info: Found entity 1: exp_alu" {  } { { "../2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sjtl.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sjtl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sjtl " "Info: Found entity 1: sjtl" {  } { { "sjtl.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/4.数据通路/sjtl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "sjtl " "Info: Elaborating entity \"sjtl\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp_alu exp_alu:inst1 " "Info: Elaborating entity \"exp_alu\" for hierarchy \"exp_alu:inst1\"" {  } { { "sjtl.bdf" "inst1" { Schematic "D:/quartus/大二下/计算机系统基础实验/4.数据通路/sjtl.bdf" { { 168 200 328 424 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Block1.bdf 1 1 " "Warning: Using design file Block1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/4.数据通路/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 Block1:inst " "Info: Elaborating entity \"Block1\" for hierarchy \"Block1:inst\"" {  } { { "sjtl.bdf" "inst" { Schematic "D:/quartus/大二下/计算机系统基础实验/4.数据通路/sjtl.bdf" { { 184 688 840 408 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cunchuqi.vhd 2 1 " "Warning: Using design file cunchuqi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cunchuqi-rtl " "Info: Found design unit 1: cunchuqi-rtl" {  } { { "cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/4.数据通路/cunchuqi.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cunchuqi " "Info: Found entity 1: cunchuqi" {  } { { "cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/4.数据通路/cunchuqi.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cunchuqi Block1:inst\|cunchuqi:inst " "Info: Elaborating entity \"cunchuqi\" for hierarchy \"Block1:inst\|cunchuqi:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "D:/quartus/大二下/计算机系统基础实验/4.数据通路/Block1.bdf" { { 216 184 344 408 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO Block1:inst\|LPM_RAM_IO:inst13 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"Block1:inst\|LPM_RAM_IO:inst13\"" {  } { { "Block1.bdf" "inst13" { Schematic "D:/quartus/大二下/计算机系统基础实验/4.数据通路/Block1.bdf" { { 224 544 672 352 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst\|LPM_RAM_IO:inst13 " "Info: Elaborated megafunction instantiation \"Block1:inst\|LPM_RAM_IO:inst13\"" {  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/4.数据通路/Block1.bdf" { { 224 544 672 352 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst\|LPM_RAM_IO:inst13 " "Info: Instantiated megafunction \"Block1:inst\|LPM_RAM_IO:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./ram_in.mif " "Info: Parameter \"LPM_FILE\" = \"./ram_in.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/4.数据通路/Block1.bdf" { { 224 544 672 352 "inst13" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Block1:inst\|LPM_RAM_IO:inst13\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Block1:inst\|LPM_RAM_IO:inst13\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Block1:inst\|LPM_RAM_IO:inst13\|altram:sram Block1:inst\|LPM_RAM_IO:inst13 " "Info: Elaborated megafunction instantiation \"Block1:inst\|LPM_RAM_IO:inst13\|altram:sram\", which is child of megafunction instantiation \"Block1:inst\|LPM_RAM_IO:inst13\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/4.数据通路/Block1.bdf" { { 224 544 672 352 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "31 " "Info: Inferred 31 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Block1:inst\|cunchuqi:inst\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Block1:inst\|cunchuqi:inst\|Add0\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add0" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add0\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add0" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add1\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add1" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add2\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add2" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add3\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add3" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add4 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add4\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add4" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add5 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add5\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add5" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add6 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add6\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add6" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add7 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add7\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add7" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add8 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add8\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add8" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add9 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add9\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add9" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add10 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add10\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add10" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add11 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add11\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add11" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add12 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add12\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add12" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add13 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add13\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add13" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add14 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add14\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add14" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add15 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add15\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add15" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add16 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add16\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add16" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add17 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add17\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add17" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add18 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add18\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add18" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add19 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add19\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add19" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add20 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add20\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add20" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "exp_alu:inst1\|Add21 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"exp_alu:inst1\|Add21\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add21" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "exp_alu:inst1\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"exp_alu:inst1\|Mux0\"" {  } { { "../2.运算器/exp_alu.vhd" "Mux0" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 69 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "exp_alu:inst1\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"exp_alu:inst1\|Mux1\"" {  } { { "../2.运算器/exp_alu.vhd" "Mux1" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 69 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "exp_alu:inst1\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"exp_alu:inst1\|Mux2\"" {  } { { "../2.运算器/exp_alu.vhd" "Mux2" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 69 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "exp_alu:inst1\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"exp_alu:inst1\|Mux3\"" {  } { { "../2.运算器/exp_alu.vhd" "Mux3" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 69 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "exp_alu:inst1\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"exp_alu:inst1\|Mux4\"" {  } { { "../2.运算器/exp_alu.vhd" "Mux4" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 69 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "exp_alu:inst1\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"exp_alu:inst1\|Mux5\"" {  } { { "../2.运算器/exp_alu.vhd" "Mux5" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 69 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "exp_alu:inst1\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"exp_alu:inst1\|Mux6\"" {  } { { "../2.运算器/exp_alu.vhd" "Mux6" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 69 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "exp_alu:inst1\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"exp_alu:inst1\|Mux7\"" {  } { { "../2.运算器/exp_alu.vhd" "Mux7" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 69 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0\|addcore:adder Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"Block1:inst\|cunchuqi:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "exp_alu:inst1\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"exp_alu:inst1\|lpm_add_sub:Add3\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exp_alu:inst1\|lpm_add_sub:Add3 " "Info: Instantiated megafunction \"exp_alu:inst1\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "exp_alu:inst1\|lpm_add_sub:Add3\|addcore:adder exp_alu:inst1\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"exp_alu:inst1\|lpm_add_sub:Add3\|addcore:adder\", which is child of megafunction instantiation \"exp_alu:inst1\|lpm_add_sub:Add3\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "exp_alu:inst1\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:oflow_node exp_alu:inst1\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"exp_alu:inst1\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"exp_alu:inst1\|lpm_add_sub:Add3\"" {  } { { "addcore.tdf" "" { Text "d:/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "exp_alu:inst1\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node exp_alu:inst1\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"exp_alu:inst1\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"exp_alu:inst1\|lpm_add_sub:Add3\"" {  } { { "addcore.tdf" "" { Text "d:/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "exp_alu:inst1\|lpm_add_sub:Add3\|altshift:result_ext_latency_ffs exp_alu:inst1\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"exp_alu:inst1\|lpm_add_sub:Add3\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"exp_alu:inst1\|lpm_add_sub:Add3\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "exp_alu:inst1\|lpm_add_sub:Add5 " "Info: Elaborated megafunction instantiation \"exp_alu:inst1\|lpm_add_sub:Add5\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exp_alu:inst1\|lpm_add_sub:Add5 " "Info: Instantiated megafunction \"exp_alu:inst1\|lpm_add_sub:Add5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "exp_alu:inst1\|lpm_add_sub:Add7 " "Info: Elaborated megafunction instantiation \"exp_alu:inst1\|lpm_add_sub:Add7\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exp_alu:inst1\|lpm_add_sub:Add7 " "Info: Instantiated megafunction \"exp_alu:inst1\|lpm_add_sub:Add7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "exp_alu:inst1\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"exp_alu:inst1\|lpm_mux:Mux0\"" {  } { { "../2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exp_alu:inst1\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"exp_alu:inst1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 69 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "exp_alu:inst1\|lpm_mux:Mux0\|bypassff:sel_latency_ff\[1\] exp_alu:inst1\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"exp_alu:inst1\|lpm_mux:Mux0\|bypassff:sel_latency_ff\[1\]\", which is child of megafunction instantiation \"exp_alu:inst1\|lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_mux.tdf" 90 17 0 } } { "../2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "exp_alu:inst1\|lpm_mux:Mux0\|bypassff:sel_latency_ff\[0\] exp_alu:inst1\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"exp_alu:inst1\|lpm_mux:Mux0\|bypassff:sel_latency_ff\[0\]\", which is child of megafunction instantiation \"exp_alu:inst1\|lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_mux.tdf" 90 17 0 } } { "../2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "exp_alu:inst1\|lpm_mux:Mux0\|muxlut:\$00010 exp_alu:inst1\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"exp_alu:inst1\|lpm_mux:Mux0\|muxlut:\$00010\", which is child of megafunction instantiation \"exp_alu:inst1\|lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } } { "../2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "exp_alu:inst1\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00012 exp_alu:inst1\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"exp_alu:inst1\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00012\", which is child of megafunction instantiation \"exp_alu:inst1\|lpm_mux:Mux0\"" {  } { { "muxlut.tdf" "" { Text "d:/quartus/libraries/megafunctions/muxlut.tdf" 207 27 0 } } { "../2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "exp_alu:inst1\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00012\|muxlut:\$00012 exp_alu:inst1\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"exp_alu:inst1\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00012\|muxlut:\$00012\", which is child of megafunction instantiation \"exp_alu:inst1\|lpm_mux:Mux0\"" {  } { { "muxlut.tdf" "" { Text "d:/quartus/libraries/megafunctions/muxlut.tdf" 207 27 0 } } { "../2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "exp_alu:inst1\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00012\|muxlut:\$00020 exp_alu:inst1\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"exp_alu:inst1\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00012\|muxlut:\$00020\", which is child of megafunction instantiation \"exp_alu:inst1\|lpm_mux:Mux0\"" {  } { { "muxlut.tdf" "" { Text "d:/quartus/libraries/megafunctions/muxlut.tdf" 230 21 0 } } { "../2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "exp_alu:inst1\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00020 exp_alu:inst1\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"exp_alu:inst1\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00020\", which is child of megafunction instantiation \"exp_alu:inst1\|lpm_mux:Mux0\"" {  } { { "muxlut.tdf" "" { Text "d:/quartus/libraries/megafunctions/muxlut.tdf" 230 21 0 } } { "../2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "exp_alu:inst1\|lpm_mux:Mux7 " "Info: Elaborated megafunction instantiation \"exp_alu:inst1\|lpm_mux:Mux7\"" {  } { { "../2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exp_alu:inst1\|lpm_mux:Mux7 " "Info: Instantiated megafunction \"exp_alu:inst1\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/2.运算器/exp_alu.vhd" 69 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 05 17:16:02 2020 " "Info: Processing ended: Thu Mar 05 17:16:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
