Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date              : Thu Aug 16 10:33:03 2018
| Host              : ip-172-31-17-116.us-west-2.compute.internal running 64-bit unknown
| Command           : report_timing -sort_by group -nworst 50 -path_type full -file Clone_SobelPiP/timing.rpt
| Design            : Clone_SobelPiP
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.23 03-22-2017
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][2]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.036ns (29.482%)  route 2.478ns (70.518%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.155     4.694    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X81Y42         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.734 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10/O
                         net (fo=8, routed)           0.560     5.294    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10_n_0
    SLICE_X76Y54         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.334 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_6__0/O
                         net (fo=1, routed)           0.244     5.578    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_6__0_n_0
    SLICE_X74Y56         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.040     5.618 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_3__0/O
                         net (fo=1, routed)           0.138     5.756    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_3__0_n_0
    SLICE_X74Y55         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     5.797 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_1__0/O
                         net (fo=3, routed)           0.254     6.051    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_1__0_n_0
    SLICE_X75Y55         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.160     6.160    
                         clock pessimism              0.184     6.344    
                         clock uncertainty           -0.035     6.309    
    SLICE_X75Y55         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.050     6.259    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][2]
  -------------------------------------------------------------------
                         required time                          6.259    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][2]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.036ns (29.482%)  route 2.478ns (70.518%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.155     4.694    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X81Y42         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.734 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10/O
                         net (fo=8, routed)           0.560     5.294    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10_n_0
    SLICE_X76Y54         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.334 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_6__0/O
                         net (fo=1, routed)           0.244     5.578    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_6__0_n_0
    SLICE_X74Y56         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.040     5.618 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_3__0/O
                         net (fo=1, routed)           0.138     5.756    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_3__0_n_0
    SLICE_X74Y55         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     5.797 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_1__0/O
                         net (fo=3, routed)           0.254     6.051    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_1__0_n_0
    SLICE_X75Y55         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.160     6.160    
                         clock pessimism              0.184     6.344    
                         clock uncertainty           -0.035     6.309    
    SLICE_X75Y55         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.050     6.259    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][2]
  -------------------------------------------------------------------
                         required time                          6.259    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][0]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 1.036ns (29.507%)  route 2.475ns (70.493%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.155     4.694    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X81Y42         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.734 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10/O
                         net (fo=8, routed)           0.560     5.294    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10_n_0
    SLICE_X76Y54         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.334 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_6__0/O
                         net (fo=1, routed)           0.244     5.578    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_6__0_n_0
    SLICE_X74Y56         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.040     5.618 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_3__0/O
                         net (fo=1, routed)           0.138     5.756    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_3__0_n_0
    SLICE_X74Y55         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     5.797 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_1__0/O
                         net (fo=3, routed)           0.251     6.048    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_1__0_n_0
    SLICE_X75Y55         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.160     6.160    
                         clock pessimism              0.184     6.344    
                         clock uncertainty           -0.035     6.309    
    SLICE_X75Y55         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     6.262    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][0]
  -------------------------------------------------------------------
                         required time                          6.262    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][0]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 1.036ns (29.507%)  route 2.475ns (70.493%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.155     4.694    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X81Y42         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.734 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10/O
                         net (fo=8, routed)           0.560     5.294    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10_n_0
    SLICE_X76Y54         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.334 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_6__0/O
                         net (fo=1, routed)           0.244     5.578    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_6__0_n_0
    SLICE_X74Y56         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.040     5.618 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_3__0/O
                         net (fo=1, routed)           0.138     5.756    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_3__0_n_0
    SLICE_X74Y55         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     5.797 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_1__0/O
                         net (fo=3, routed)           0.251     6.048    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_1__0_n_0
    SLICE_X75Y55         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.160     6.160    
                         clock pessimism              0.184     6.344    
                         clock uncertainty           -0.035     6.309    
    SLICE_X75Y55         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     6.262    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][0]
  -------------------------------------------------------------------
                         required time                          6.262    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][1]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 1.036ns (29.507%)  route 2.475ns (70.493%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.155     4.694    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X81Y42         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.734 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10/O
                         net (fo=8, routed)           0.560     5.294    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10_n_0
    SLICE_X76Y54         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.334 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_6__0/O
                         net (fo=1, routed)           0.244     5.578    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_6__0_n_0
    SLICE_X74Y56         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.040     5.618 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_3__0/O
                         net (fo=1, routed)           0.138     5.756    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_3__0_n_0
    SLICE_X74Y55         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     5.797 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_1__0/O
                         net (fo=3, routed)           0.251     6.048    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_1__0_n_0
    SLICE_X75Y55         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.160     6.160    
                         clock pessimism              0.184     6.344    
                         clock uncertainty           -0.035     6.309    
    SLICE_X75Y55         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     6.262    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][1]
  -------------------------------------------------------------------
                         required time                          6.262    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][1]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 1.036ns (29.507%)  route 2.475ns (70.493%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.155     4.694    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X81Y42         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.734 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10/O
                         net (fo=8, routed)           0.560     5.294    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10_n_0
    SLICE_X76Y54         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.334 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_6__0/O
                         net (fo=1, routed)           0.244     5.578    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_6__0_n_0
    SLICE_X74Y56         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.040     5.618 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_3__0/O
                         net (fo=1, routed)           0.138     5.756    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_3__0_n_0
    SLICE_X74Y55         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     5.797 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_1__0/O
                         net (fo=3, routed)           0.251     6.048    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[6][2]_i_1__0_n_0
    SLICE_X75Y55         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.160     6.160    
                         clock pessimism              0.184     6.344    
                         clock uncertainty           -0.035     6.309    
    SLICE_X75Y55         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     6.262    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][1]
  -------------------------------------------------------------------
                         required time                          6.262    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 1.127ns (32.127%)  route 2.381ns (67.873%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 6.161 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.155     4.694    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X81Y42         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.734 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10/O
                         net (fo=8, routed)           0.516     5.250    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10_n_0
    SLICE_X75Y55         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.290 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_6__0/O
                         net (fo=1, routed)           0.148     5.438    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_6__0_n_0
    SLICE_X74Y55         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.132     5.570 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_5__0/O
                         net (fo=1, routed)           0.146     5.716    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_5__0_n_0
    SLICE_X75Y55         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.040     5.756 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_1__0/O
                         net (fo=3, routed)           0.289     6.045    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_1__0_n_0
    SLICE_X75Y54         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.161     6.161    
                         clock pessimism              0.184     6.345    
                         clock uncertainty           -0.035     6.310    
    SLICE_X75Y54         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     6.263    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.263    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 1.127ns (32.127%)  route 2.381ns (67.873%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 6.161 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.155     4.694    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X81Y42         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.734 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10/O
                         net (fo=8, routed)           0.516     5.250    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10_n_0
    SLICE_X75Y55         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.290 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_6__0/O
                         net (fo=1, routed)           0.148     5.438    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_6__0_n_0
    SLICE_X74Y55         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.132     5.570 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_5__0/O
                         net (fo=1, routed)           0.146     5.716    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_5__0_n_0
    SLICE_X75Y55         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.040     5.756 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_1__0/O
                         net (fo=3, routed)           0.289     6.045    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_1__0_n_0
    SLICE_X75Y54         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.161     6.161    
                         clock pessimism              0.184     6.345    
                         clock uncertainty           -0.035     6.310    
    SLICE_X75Y54         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     6.263    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.263    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 1.067ns (30.451%)  route 2.437ns (69.549%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 6.161 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.155     4.694    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X81Y42         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.734 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10/O
                         net (fo=8, routed)           0.562     5.296    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10_n_0
    SLICE_X76Y54         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     5.368 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_6__0/O
                         net (fo=1, routed)           0.158     5.526    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_6__0_n_0
    SLICE_X75Y54         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     5.566 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_3__0/O
                         net (fo=1, routed)           0.146     5.712    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_3__0_n_0
    SLICE_X75Y56         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     5.752 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_1__0/O
                         net (fo=3, routed)           0.289     6.041    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_1__0_n_0
    SLICE_X75Y55         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.161     6.161    
                         clock pessimism              0.184     6.345    
                         clock uncertainty           -0.035     6.310    
    SLICE_X75Y55         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     6.263    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[1][2]
  -------------------------------------------------------------------
                         required time                          6.263    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 1.067ns (30.451%)  route 2.437ns (69.549%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 6.161 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.155     4.694    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X81Y42         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.734 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10/O
                         net (fo=8, routed)           0.562     5.296    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10_n_0
    SLICE_X76Y54         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     5.368 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_6__0/O
                         net (fo=1, routed)           0.158     5.526    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_6__0_n_0
    SLICE_X75Y54         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     5.566 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_3__0/O
                         net (fo=1, routed)           0.146     5.712    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_3__0_n_0
    SLICE_X75Y56         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     5.752 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_1__0/O
                         net (fo=3, routed)           0.289     6.041    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_1__0_n_0
    SLICE_X75Y55         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.161     6.161    
                         clock pessimism              0.184     6.345    
                         clock uncertainty           -0.035     6.310    
    SLICE_X75Y55         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     6.263    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[1][2]
  -------------------------------------------------------------------
                         required time                          6.263    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[6][59]/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.160ns (4.300%)  route 3.561ns (95.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 6.254 - 4.000 ) 
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.471     2.471    
    SLICE_X75Y55         FDRE                         0.000     2.471 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][2]/C
    SLICE_X75Y55         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     2.588 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][2]/Q
                         net (fo=124, routed)         3.534     6.122    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg_n_0_[6][2]
    SLICE_X58Y62         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.043     6.165 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr[6][59]_i_1/O
                         net (fo=1, routed)           0.027     6.192    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr[6][59]_i_1_n_0
    SLICE_X58Y62         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[6][59]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.254     6.254    
                         clock pessimism              0.142     6.396    
                         clock uncertainty           -0.035     6.361    
    SLICE_X58Y62         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     6.420    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[6][59]
  -------------------------------------------------------------------
                         required time                          6.420    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[6][59]/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.160ns (4.300%)  route 3.561ns (95.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 6.254 - 4.000 ) 
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.471     2.471    
    SLICE_X75Y55         FDRE                         0.000     2.471 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][2]/C
    SLICE_X75Y55         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     2.588 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][2]/Q
                         net (fo=124, routed)         3.534     6.122    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg_n_0_[6][2]
    SLICE_X58Y62         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.043     6.165 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr[6][59]_i_1/O
                         net (fo=1, routed)           0.027     6.192    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr[6][59]_i_1_n_0
    SLICE_X58Y62         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[6][59]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.254     6.254    
                         clock pessimism              0.142     6.396    
                         clock uncertainty           -0.035     6.361    
    SLICE_X58Y62         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     6.420    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[6][59]
  -------------------------------------------------------------------
                         required time                          6.420    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[6][62]/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.157ns (4.222%)  route 3.562ns (95.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 6.254 - 4.000 ) 
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.471     2.471    
    SLICE_X75Y55         FDRE                         0.000     2.471 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][2]/C
    SLICE_X75Y55         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     2.588 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][2]/Q
                         net (fo=124, routed)         3.532     6.120    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg_n_0_[6][2]
    SLICE_X58Y62         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     6.160 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr[6][62]_i_1/O
                         net (fo=1, routed)           0.030     6.190    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr[6][62]_i_1_n_0
    SLICE_X58Y62         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[6][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.254     6.254    
                         clock pessimism              0.142     6.396    
                         clock uncertainty           -0.035     6.361    
    SLICE_X58Y62         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     6.420    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[6][62]
  -------------------------------------------------------------------
                         required time                          6.420    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[6][62]/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.157ns (4.222%)  route 3.562ns (95.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 6.254 - 4.000 ) 
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.471     2.471    
    SLICE_X75Y55         FDRE                         0.000     2.471 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][2]/C
    SLICE_X75Y55         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     2.588 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[6][2]/Q
                         net (fo=124, routed)         3.532     6.120    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg_n_0_[6][2]
    SLICE_X58Y62         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     6.160 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr[6][62]_i_1/O
                         net (fo=1, routed)           0.030     6.190    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr[6][62]_i_1_n_0
    SLICE_X58Y62         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[6][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.254     6.254    
                         clock pessimism              0.142     6.396    
                         clock uncertainty           -0.035     6.361    
    SLICE_X58Y62         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     6.420    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[6][62]
  -------------------------------------------------------------------
                         required time                          6.420    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/C
                            (rising edge-triggered cell FDPE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_awaddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.325ns (8.907%)  route 3.324ns (91.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 6.229 - 4.000 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.569     2.569    
    SLICE_X77Y46         FDPE                         0.000     2.569 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/C
    SLICE_X77Y46         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.684 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/Q
                         net (fo=331, routed)         3.289     5.973    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_ad_translator[0].g_adt_implemented.ad_translator_i_inst/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_n_0_repN_1_alias
    SLICE_X76Y18         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.210     6.183 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_ad_translator[0].g_adt_implemented.ad_translator_i_inst/q_awaddr[12]_i_2/O
                         net (fo=1, routed)           0.035     6.218    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_1
    SLICE_X76Y18         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_awaddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.229     6.229    
                         clock pessimism              0.196     6.425    
                         clock uncertainty           -0.035     6.390    
    SLICE_X76Y18         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.450    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_awaddr_reg[12]
  -------------------------------------------------------------------
                         required time                          6.450    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/C
                            (rising edge-triggered cell FDPE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_awaddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.325ns (8.907%)  route 3.324ns (91.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 6.229 - 4.000 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.569     2.569    
    SLICE_X77Y46         FDPE                         0.000     2.569 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/C
    SLICE_X77Y46         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.684 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/Q
                         net (fo=331, routed)         3.289     5.973    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_ad_translator[0].g_adt_implemented.ad_translator_i_inst/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_n_0_repN_1_alias
    SLICE_X76Y18         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.210     6.183 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_ad_translator[0].g_adt_implemented.ad_translator_i_inst/q_awaddr[12]_i_2/O
                         net (fo=1, routed)           0.035     6.218    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_1
    SLICE_X76Y18         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_awaddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.229     6.229    
                         clock pessimism              0.196     6.425    
                         clock uncertainty           -0.035     6.390    
    SLICE_X76Y18         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.450    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_awaddr_reg[12]
  -------------------------------------------------------------------
                         required time                          6.450    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/slave0/cdc_layer/i_on_reg/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.114ns (3.332%)  route 3.307ns (96.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 6.200 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.307     6.032    ControlManager/slave0/cdc_layer/arstn_layer_reg
    SLICE_X63Y53         FDCE                                         f  ControlManager/slave0/cdc_layer/i_on_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.200     6.200    
                         clock pessimism              0.184     6.384    
                         clock uncertainty           -0.035     6.348    
    SLICE_X63Y53         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     6.266    ControlManager/slave0/cdc_layer/i_on_reg
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/C
                            (rising edge-triggered cell FDPE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_bresp_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.325ns (8.894%)  route 3.329ns (91.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 6.235 - 4.000 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.569     2.569    
    SLICE_X77Y46         FDPE                         0.000     2.569 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/C
    SLICE_X77Y46         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.684 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/Q
                         net (fo=331, routed)         3.294     5.978    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_n_0_repN_1_alias
    SLICE_X76Y19         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.210     6.188 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_bresp_r[1]_i_2/O
                         net (fo=1, routed)           0.035     6.223    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_bresp_r[1]_i_2_n_0
    SLICE_X76Y19         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_bresp_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.235     6.235    
                         clock pessimism              0.196     6.431    
                         clock uncertainty           -0.035     6.396    
    SLICE_X76Y19         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.459    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_bresp_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.459    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/C
                            (rising edge-triggered cell FDPE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_bresp_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.325ns (8.894%)  route 3.329ns (91.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 6.235 - 4.000 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.569     2.569    
    SLICE_X77Y46         FDPE                         0.000     2.569 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/C
    SLICE_X77Y46         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.684 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/Q
                         net (fo=331, routed)         3.294     5.978    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_n_0_repN_1_alias
    SLICE_X76Y19         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.210     6.188 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_bresp_r[1]_i_2/O
                         net (fo=1, routed)           0.035     6.223    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_bresp_r[1]_i_2_n_0
    SLICE_X76Y19         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_bresp_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.235     6.235    
                         clock pessimism              0.196     6.431    
                         clock uncertainty           -0.035     6.396    
    SLICE_X76Y19         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.459    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_bresp_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.459    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/C
                            (rising edge-triggered cell FDPE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_wrstate_reg/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.325ns (8.916%)  route 3.320ns (91.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 6.234 - 4.000 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.569     2.569    
    SLICE_X77Y46         FDPE                         0.000     2.569 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/C
    SLICE_X77Y46         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.684 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/Q
                         net (fo=331, routed)         3.285     5.969    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/a_wrstate_sync/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_n_0_repN_1_alias
    SLICE_X76Y19         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.210     6.179 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/a_wrstate_sync/q_wrstate_i_1/O
                         net (fo=1, routed)           0.035     6.214    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/a_wrstate_sync_n_0
    SLICE_X76Y19         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_wrstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.234     6.234    
                         clock pessimism              0.196     6.430    
                         clock uncertainty           -0.035     6.395    
    SLICE_X76Y19         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.455    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_wrstate_reg
  -------------------------------------------------------------------
                         required time                          6.455    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/C
                            (rising edge-triggered cell FDPE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_wrstate_reg/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.325ns (8.916%)  route 3.320ns (91.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 6.234 - 4.000 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.569     2.569    
    SLICE_X77Y46         FDPE                         0.000     2.569 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/C
    SLICE_X77Y46         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.684 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/Q
                         net (fo=331, routed)         3.285     5.969    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/a_wrstate_sync/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_n_0_repN_1_alias
    SLICE_X76Y19         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.210     6.179 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/a_wrstate_sync/q_wrstate_i_1/O
                         net (fo=1, routed)           0.035     6.214    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/a_wrstate_sync_n_0
    SLICE_X76Y19         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_wrstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.234     6.234    
                         clock pessimism              0.196     6.430    
                         clock uncertainty           -0.035     6.395    
    SLICE_X76Y19         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.455    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_wrstate_reg
  -------------------------------------------------------------------
                         required time                          6.455    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/master5/cdc_layer/write_response_channel/wraddr_rr_reg[0]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.114ns (3.335%)  route 3.304ns (96.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.253ns = ( 6.253 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.304     6.029    ControlManager/master5/cdc_layer/write_response_channel/arstn_layer_reg
    SLICE_X53Y63         FDCE                                         f  ControlManager/master5/cdc_layer/write_response_channel/wraddr_rr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.253     6.253    
                         clock pessimism              0.142     6.395    
                         clock uncertainty           -0.035     6.360    
    SLICE_X53Y63         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082     6.278    ControlManager/master5/cdc_layer/write_response_channel/wraddr_rr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.278    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/C
                            (rising edge-triggered cell FDPE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_bresp_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.306ns (8.437%)  route 3.321ns (91.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 6.235 - 4.000 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.569     2.569    
    SLICE_X77Y46         FDPE                         0.000     2.569 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/C
    SLICE_X77Y46         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.684 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/Q
                         net (fo=331, routed)         3.294     5.978    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_n_0_repN_1_alias
    SLICE_X76Y19         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.191     6.169 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_bresp_r[0]_i_1/O
                         net (fo=1, routed)           0.027     6.196    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_bresp_r[0]_i_1_n_0
    SLICE_X76Y19         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_bresp_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.235     6.235    
                         clock pessimism              0.196     6.431    
                         clock uncertainty           -0.035     6.396    
    SLICE_X76Y19         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     6.455    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_bresp_r_reg[0]
  -------------------------------------------------------------------
                         required time                          6.455    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/C
                            (rising edge-triggered cell FDPE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_bresp_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.306ns (8.437%)  route 3.321ns (91.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 6.235 - 4.000 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.569     2.569    
    SLICE_X77Y46         FDPE                         0.000     2.569 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/C
    SLICE_X77Y46         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.684 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_replica_1/Q
                         net (fo=331, routed)         3.294     5.978    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/g_xx_pcie3_signals.qpcie_srst_out_reg_rep__3_n_0_repN_1_alias
    SLICE_X76Y19         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.191     6.169 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_bresp_r[0]_i_1/O
                         net (fo=1, routed)           0.027     6.196    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_bresp_r[0]_i_1_n_0
    SLICE_X76Y19         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_bresp_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.235     6.235    
                         clock pessimism              0.196     6.431    
                         clock uncertainty           -0.035     6.396    
    SLICE_X76Y19         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     6.455    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/g_i_axi4lite_mst_if.axi4lite_mst_if_inst/q_bresp_r_reg[0]
  -------------------------------------------------------------------
                         required time                          6.455    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][0]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.070ns (30.252%)  route 2.467ns (69.748%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 6.278 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.155     4.694    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X81Y42         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.734 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10/O
                         net (fo=8, routed)           0.591     5.325    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10_n_0
    SLICE_X79Y57         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.072     5.397 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_8/O
                         net (fo=1, routed)           0.138     5.535    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_8_n_0
    SLICE_X79Y56         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     5.575 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_5__0/O
                         net (fo=1, routed)           0.151     5.726    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_5__0_n_0
    SLICE_X79Y58         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.043     5.769 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_1__0/O
                         net (fo=3, routed)           0.305     6.074    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_1__0_n_0
    SLICE_X79Y60         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.278     6.278    
                         clock pessimism              0.142     6.420    
                         clock uncertainty           -0.035     6.385    
    SLICE_X79Y60         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.050     6.335    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][0]
  -------------------------------------------------------------------
                         required time                          6.335    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][0]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.070ns (30.252%)  route 2.467ns (69.748%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 6.278 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.155     4.694    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X81Y42         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.734 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10/O
                         net (fo=8, routed)           0.591     5.325    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10_n_0
    SLICE_X79Y57         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.072     5.397 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_8/O
                         net (fo=1, routed)           0.138     5.535    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_8_n_0
    SLICE_X79Y56         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     5.575 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_5__0/O
                         net (fo=1, routed)           0.151     5.726    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_5__0_n_0
    SLICE_X79Y58         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.043     5.769 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_1__0/O
                         net (fo=3, routed)           0.305     6.074    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_1__0_n_0
    SLICE_X79Y60         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.278     6.278    
                         clock pessimism              0.142     6.420    
                         clock uncertainty           -0.035     6.385    
    SLICE_X79Y60         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.050     6.335    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][0]
  -------------------------------------------------------------------
                         required time                          6.335    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 1.127ns (32.619%)  route 2.328ns (67.381%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 6.162 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.155     4.694    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X81Y42         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.734 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10/O
                         net (fo=8, routed)           0.516     5.250    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10_n_0
    SLICE_X75Y55         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.290 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_6__0/O
                         net (fo=1, routed)           0.148     5.438    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_6__0_n_0
    SLICE_X74Y55         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.132     5.570 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_5__0/O
                         net (fo=1, routed)           0.146     5.716    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_5__0_n_0
    SLICE_X75Y55         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.040     5.756 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_1__0/O
                         net (fo=3, routed)           0.236     5.992    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_1__0_n_0
    SLICE_X74Y55         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.162     6.162    
                         clock pessimism              0.184     6.346    
                         clock uncertainty           -0.035     6.311    
    SLICE_X74Y55         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     6.264    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 1.127ns (32.619%)  route 2.328ns (67.381%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 6.162 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.155     4.694    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X81Y42         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.734 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10/O
                         net (fo=8, routed)           0.516     5.250    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10_n_0
    SLICE_X75Y55         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.290 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_6__0/O
                         net (fo=1, routed)           0.148     5.438    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_6__0_n_0
    SLICE_X74Y55         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.132     5.570 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_5__0/O
                         net (fo=1, routed)           0.146     5.716    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_5__0_n_0
    SLICE_X75Y55         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.040     5.756 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_1__0/O
                         net (fo=3, routed)           0.236     5.992    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_1__0_n_0
    SLICE_X74Y55         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.162     6.162    
                         clock pessimism              0.184     6.346    
                         clock uncertainty           -0.035     6.311    
    SLICE_X74Y55         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     6.264    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 1.127ns (32.619%)  route 2.328ns (67.381%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 6.162 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.155     4.694    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X81Y42         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.734 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10/O
                         net (fo=8, routed)           0.516     5.250    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10_n_0
    SLICE_X75Y55         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.290 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_6__0/O
                         net (fo=1, routed)           0.148     5.438    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_6__0_n_0
    SLICE_X74Y55         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.132     5.570 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_5__0/O
                         net (fo=1, routed)           0.146     5.716    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_5__0_n_0
    SLICE_X75Y55         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.040     5.756 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_1__0/O
                         net (fo=3, routed)           0.236     5.992    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_1__0_n_0
    SLICE_X74Y55         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.162     6.162    
                         clock pessimism              0.184     6.346    
                         clock uncertainty           -0.035     6.311    
    SLICE_X74Y55         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     6.264    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 1.127ns (32.619%)  route 2.328ns (67.381%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 6.162 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.155     4.694    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X81Y42         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.734 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10/O
                         net (fo=8, routed)           0.516     5.250    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10_n_0
    SLICE_X75Y55         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.290 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_6__0/O
                         net (fo=1, routed)           0.148     5.438    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_6__0_n_0
    SLICE_X74Y55         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.132     5.570 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_5__0/O
                         net (fo=1, routed)           0.146     5.716    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_5__0_n_0
    SLICE_X75Y55         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.040     5.756 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_1__0/O
                         net (fo=3, routed)           0.236     5.992    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[0][2]_i_1__0_n_0
    SLICE_X74Y55         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.162     6.162    
                         clock pessimism              0.184     6.346    
                         clock uncertainty           -0.035     6.311    
    SLICE_X74Y55         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     6.264    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 1.067ns (30.883%)  route 2.388ns (69.117%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 6.164 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.155     4.694    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X81Y42         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.734 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10/O
                         net (fo=8, routed)           0.562     5.296    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10_n_0
    SLICE_X76Y54         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     5.368 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_6__0/O
                         net (fo=1, routed)           0.158     5.526    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_6__0_n_0
    SLICE_X75Y54         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     5.566 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_3__0/O
                         net (fo=1, routed)           0.146     5.712    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_3__0_n_0
    SLICE_X75Y56         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     5.752 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_1__0/O
                         net (fo=3, routed)           0.240     5.992    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_1__0_n_0
    SLICE_X74Y56         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.164     6.164    
                         clock pessimism              0.184     6.348    
                         clock uncertainty           -0.035     6.313    
    SLICE_X74Y56         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     6.266    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[1][0]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 1.067ns (30.883%)  route 2.388ns (69.117%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 6.164 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.155     4.694    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X81Y42         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.734 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10/O
                         net (fo=8, routed)           0.562     5.296    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10_n_0
    SLICE_X76Y54         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     5.368 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_6__0/O
                         net (fo=1, routed)           0.158     5.526    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_6__0_n_0
    SLICE_X75Y54         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     5.566 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_3__0/O
                         net (fo=1, routed)           0.146     5.712    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_3__0_n_0
    SLICE_X75Y56         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     5.752 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_1__0/O
                         net (fo=3, routed)           0.240     5.992    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_1__0_n_0
    SLICE_X74Y56         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.164     6.164    
                         clock pessimism              0.184     6.348    
                         clock uncertainty           -0.035     6.313    
    SLICE_X74Y56         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     6.266    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[1][0]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 1.067ns (30.883%)  route 2.388ns (69.117%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 6.164 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.155     4.694    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X81Y42         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.734 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10/O
                         net (fo=8, routed)           0.562     5.296    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10_n_0
    SLICE_X76Y54         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     5.368 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_6__0/O
                         net (fo=1, routed)           0.158     5.526    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_6__0_n_0
    SLICE_X75Y54         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     5.566 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_3__0/O
                         net (fo=1, routed)           0.146     5.712    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_3__0_n_0
    SLICE_X75Y56         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     5.752 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_1__0/O
                         net (fo=3, routed)           0.240     5.992    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_1__0_n_0
    SLICE_X74Y56         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.164     6.164    
                         clock pessimism              0.184     6.348    
                         clock uncertainty           -0.035     6.313    
    SLICE_X74Y56         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     6.266    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[1][1]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 1.067ns (30.883%)  route 2.388ns (69.117%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 6.164 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.155     4.694    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X81Y42         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.734 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10/O
                         net (fo=8, routed)           0.562     5.296    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[7][2]_i_10_n_0
    SLICE_X76Y54         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     5.368 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_6__0/O
                         net (fo=1, routed)           0.158     5.526    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_6__0_n_0
    SLICE_X75Y54         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     5.566 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_3__0/O
                         net (fo=1, routed)           0.146     5.712    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_3__0_n_0
    SLICE_X75Y56         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     5.752 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_1__0/O
                         net (fo=3, routed)           0.240     5.992    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm[1][2]_i_1__0_n_0
    SLICE_X74Y56         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.164     6.164    
                         clock pessimism              0.184     6.348    
                         clock uncertainty           -0.035     6.313    
    SLICE_X74Y56         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     6.266    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[1][1]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/slave0/cdc_layer/read_data_channel/rdaddr_r_reg[0]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.114ns (3.377%)  route 3.262ns (96.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 6.205 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.262     5.987    ControlManager/slave0/cdc_layer/read_data_channel/arstn_layer_reg
    SLICE_X64Y44         FDCE                                         f  ControlManager/slave0/cdc_layer/read_data_channel/rdaddr_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.205     6.205    
                         clock pessimism              0.183     6.388    
                         clock uncertainty           -0.035     6.353    
    SLICE_X64Y44         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.082     6.271    ControlManager/slave0/cdc_layer/read_data_channel/rdaddr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          6.271    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/rdata_i_reg[12]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.114ns (3.383%)  route 3.256ns (96.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 6.204 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.256     5.981    ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/arstn_layer_reg
    SLICE_X64Y44         FDCE                                         f  ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/rdata_i_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.204     6.204    
                         clock pessimism              0.183     6.387    
                         clock uncertainty           -0.035     6.352    
    SLICE_X64Y44         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     6.270    ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/rdata_i_reg[12]
  -------------------------------------------------------------------
                         required time                          6.270    
                         arrival time                          -5.981    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/rdata_i_reg[2]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.114ns (3.383%)  route 3.256ns (96.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 6.204 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.256     5.981    ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/arstn_layer_reg
    SLICE_X64Y44         FDCE                                         f  ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/rdata_i_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.204     6.204    
                         clock pessimism              0.183     6.387    
                         clock uncertainty           -0.035     6.352    
    SLICE_X64Y44         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082     6.270    ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                          6.270    
                         arrival time                          -5.981    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/rdata_i_reg[5]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.114ns (3.383%)  route 3.256ns (96.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 6.204 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.256     5.981    ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/arstn_layer_reg
    SLICE_X64Y44         FDCE                                         f  ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/rdata_i_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.204     6.204    
                         clock pessimism              0.183     6.387    
                         clock uncertainty           -0.035     6.352    
    SLICE_X64Y44         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082     6.270    ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                          6.270    
                         arrival time                          -5.981    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[7][48]/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.191ns (5.386%)  route 3.355ns (94.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 6.221 - 4.000 ) 
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.578     2.578    
    SLICE_X80Y58         FDRE                         0.000     2.578 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][1]/C
    SLICE_X80Y58         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.695 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][1]/Q
                         net (fo=106, routed)         3.329     6.024    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg_n_0_[7][1]
    SLICE_X52Y55         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.074     6.098 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr[7][48]_i_1/O
                         net (fo=1, routed)           0.026     6.124    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr[7][48]_i_1_n_0
    SLICE_X52Y55         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[7][48]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.221     6.221    
                         clock pessimism              0.184     6.405    
                         clock uncertainty           -0.035     6.369    
    SLICE_X52Y55         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     6.427    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[7][48]
  -------------------------------------------------------------------
                         required time                          6.427    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[7][48]/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.191ns (5.386%)  route 3.355ns (94.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 6.221 - 4.000 ) 
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.578     2.578    
    SLICE_X80Y58         FDRE                         0.000     2.578 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][1]/C
    SLICE_X80Y58         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.695 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][1]/Q
                         net (fo=106, routed)         3.329     6.024    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg_n_0_[7][1]
    SLICE_X52Y55         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.074     6.098 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr[7][48]_i_1/O
                         net (fo=1, routed)           0.026     6.124    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr[7][48]_i_1_n_0
    SLICE_X52Y55         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[7][48]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.221     6.221    
                         clock pessimism              0.184     6.405    
                         clock uncertainty           -0.035     6.369    
    SLICE_X52Y55         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     6.427    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[7][48]
  -------------------------------------------------------------------
                         required time                          6.427    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 1.126ns (31.700%)  route 2.426ns (68.300%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 6.185 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.454     4.993    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X79Y50         LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.137     5.130 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[3]_i_3__0/O
                         net (fo=4, routed)           0.618     5.748    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[3]_i_3__0_n_0
    SLICE_X73Y56         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     5.819 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[2]_i_2__0/O
                         net (fo=1, routed)           0.200     6.019    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[2]_i_2__0_n_0
    SLICE_X72Y57         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.043     6.062 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[2]_i_1/O
                         net (fo=1, routed)           0.027     6.089    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[2]_i_1_n_0
    SLICE_X72Y57         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.185     6.185    
                         clock pessimism              0.184     6.369    
                         clock uncertainty           -0.035     6.333    
    SLICE_X72Y57         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     6.392    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req_reg[2]
  -------------------------------------------------------------------
                         required time                          6.392    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 1.126ns (31.700%)  route 2.426ns (68.300%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 6.185 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.454     4.993    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X79Y50         LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.137     5.130 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[3]_i_3__0/O
                         net (fo=4, routed)           0.618     5.748    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[3]_i_3__0_n_0
    SLICE_X73Y56         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     5.819 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[2]_i_2__0/O
                         net (fo=1, routed)           0.200     6.019    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[2]_i_2__0_n_0
    SLICE_X72Y57         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.043     6.062 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[2]_i_1/O
                         net (fo=1, routed)           0.027     6.089    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[2]_i_1_n_0
    SLICE_X72Y57         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.185     6.185    
                         clock pessimism              0.184     6.369    
                         clock uncertainty           -0.035     6.333    
    SLICE_X72Y57         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     6.392    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req_reg[2]
  -------------------------------------------------------------------
                         required time                          6.392    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 1.126ns (31.700%)  route 2.426ns (68.300%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 6.185 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.454     4.993    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X79Y50         LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.137     5.130 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[3]_i_3__0/O
                         net (fo=4, routed)           0.618     5.748    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[3]_i_3__0_n_0
    SLICE_X73Y56         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     5.819 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[2]_i_2__0/O
                         net (fo=1, routed)           0.200     6.019    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[2]_i_2__0_n_0
    SLICE_X72Y57         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.043     6.062 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[2]_i_1/O
                         net (fo=1, routed)           0.027     6.089    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[2]_i_1_n_0
    SLICE_X72Y57         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.185     6.185    
                         clock pessimism              0.184     6.369    
                         clock uncertainty           -0.035     6.333    
    SLICE_X72Y57         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     6.392    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req_reg[2]
  -------------------------------------------------------------------
                         required time                          6.392    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 1.126ns (31.700%)  route 2.426ns (68.300%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 6.185 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.454     4.993    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_s0_wreq_ack
    SLICE_X79Y50         LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.137     5.130 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[3]_i_3__0/O
                         net (fo=4, routed)           0.618     5.748    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[3]_i_3__0_n_0
    SLICE_X73Y56         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     5.819 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[2]_i_2__0/O
                         net (fo=1, routed)           0.200     6.019    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[2]_i_2__0_n_0
    SLICE_X72Y57         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.043     6.062 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[2]_i_1/O
                         net (fo=1, routed)           0.027     6.089    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req[2]_i_1_n_0
    SLICE_X72Y57         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.185     6.185    
                         clock pessimism              0.184     6.369    
                         clock uncertainty           -0.035     6.333    
    SLICE_X72Y57         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     6.392    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/desc1_sts_req_reg[2]
  -------------------------------------------------------------------
                         required time                          6.392    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[7][63]/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.232ns (6.541%)  route 3.315ns (93.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.227ns = ( 6.227 - 4.000 ) 
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.578     2.578    
    SLICE_X80Y58         FDRE                         0.000     2.578 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][1]/C
    SLICE_X80Y58         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.695 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][1]/Q
                         net (fo=106, routed)         3.286     5.981    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg_n_0_[7][1]
    SLICE_X59Y57         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     6.096 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr[7][63]_i_2/O
                         net (fo=1, routed)           0.029     6.125    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr[7][63]_i_2_n_0
    SLICE_X59Y57         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[7][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.227     6.227    
                         clock pessimism              0.184     6.411    
                         clock uncertainty           -0.035     6.375    
    SLICE_X59Y57         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     6.434    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[7][63]
  -------------------------------------------------------------------
                         required time                          6.434    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[7][63]/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.232ns (6.541%)  route 3.315ns (93.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.227ns = ( 6.227 - 4.000 ) 
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.578     2.578    
    SLICE_X80Y58         FDRE                         0.000     2.578 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][1]/C
    SLICE_X80Y58         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.695 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][1]/Q
                         net (fo=106, routed)         3.286     5.981    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg_n_0_[7][1]
    SLICE_X59Y57         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     6.096 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr[7][63]_i_2/O
                         net (fo=1, routed)           0.029     6.125    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr[7][63]_i_2_n_0
    SLICE_X59Y57         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[7][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.227     6.227    
                         clock pessimism              0.184     6.411    
                         clock uncertainty           -0.035     6.375    
    SLICE_X59Y57         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     6.434    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[7][63]
  -------------------------------------------------------------------
                         required time                          6.434    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[7][49]/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.232ns (6.543%)  route 3.314ns (93.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.227ns = ( 6.227 - 4.000 ) 
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.578     2.578    
    SLICE_X80Y58         FDRE                         0.000     2.578 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][1]/C
    SLICE_X80Y58         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.695 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][1]/Q
                         net (fo=106, routed)         3.287     5.982    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg_n_0_[7][1]
    SLICE_X59Y57         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     6.097 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr[7][49]_i_1/O
                         net (fo=1, routed)           0.027     6.124    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr[7][49]_i_1_n_0
    SLICE_X59Y57         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[7][49]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.227     6.227    
                         clock pessimism              0.184     6.411    
                         clock uncertainty           -0.035     6.375    
    SLICE_X59Y57         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     6.434    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[7][49]
  -------------------------------------------------------------------
                         required time                          6.434    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[7][49]/D
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.232ns (6.543%)  route 3.314ns (93.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.227ns = ( 6.227 - 4.000 ) 
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.578     2.578    
    SLICE_X80Y58         FDRE                         0.000     2.578 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][1]/C
    SLICE_X80Y58         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.695 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg[7][1]/Q
                         net (fo=106, routed)         3.287     5.982    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_sm_reg_n_0_[7][1]
    SLICE_X59Y57         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     6.097 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr[7][49]_i_1/O
                         net (fo=1, routed)           0.027     6.124    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr[7][49]_i_1_n_0
    SLICE_X59Y57         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[7][49]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.227     6.227    
                         clock pessimism              0.184     6.411    
                         clock uncertainty           -0.035     6.375    
    SLICE_X59Y57         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     6.434    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/buf_dest_addr_reg[7][49]
  -------------------------------------------------------------------
                         required time                          6.434    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 1.036ns (30.346%)  route 2.378ns (69.654%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.363     4.902    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/interconnect_inst/qpcie_interco_wreq/g_req_arbitration[0].req_arbitration.arbiter_req_inst/unb_s0_wreq_ack
    SLICE_X79Y48         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.040     4.942 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/interconnect_inst/qpcie_interco_wreq/g_req_arbitration[0].req_arbitration.arbiter_req_inst/extract_remlen[9]_i_4__0/O
                         net (fo=17, routed)          0.171     5.113    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_src_wreq_ack__0__0[0]
    SLICE_X79Y50         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     5.153 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_remlen[9]_i_5__0/O
                         net (fo=6, routed)           0.234     5.387    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_remlen[9]_i_5__0_n_0
    SLICE_X78Y51         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.427 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_4/O
                         net (fo=2, routed)           0.155     5.582    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_4_n_0
    SLICE_X77Y51         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     5.623 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_1__0/O
                         net (fo=10, routed)          0.328     5.951    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_1__0_n_0
    SLICE_X75Y51         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.160     6.160    
                         clock pessimism              0.184     6.344    
                         clock uncertainty           -0.035     6.309    
    SLICE_X75Y51         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     6.262    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[1]
  -------------------------------------------------------------------
                         required time                          6.262    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 1.036ns (30.346%)  route 2.378ns (69.654%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.363     4.902    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/interconnect_inst/qpcie_interco_wreq/g_req_arbitration[0].req_arbitration.arbiter_req_inst/unb_s0_wreq_ack
    SLICE_X79Y48         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.040     4.942 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/interconnect_inst/qpcie_interco_wreq/g_req_arbitration[0].req_arbitration.arbiter_req_inst/extract_remlen[9]_i_4__0/O
                         net (fo=17, routed)          0.171     5.113    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_src_wreq_ack__0__0[0]
    SLICE_X79Y50         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     5.153 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_remlen[9]_i_5__0/O
                         net (fo=6, routed)           0.234     5.387    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_remlen[9]_i_5__0_n_0
    SLICE_X78Y51         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.427 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_4/O
                         net (fo=2, routed)           0.155     5.582    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_4_n_0
    SLICE_X77Y51         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     5.623 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_1__0/O
                         net (fo=10, routed)          0.328     5.951    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_1__0_n_0
    SLICE_X75Y51         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.160     6.160    
                         clock pessimism              0.184     6.344    
                         clock uncertainty           -0.035     6.309    
    SLICE_X75Y51         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     6.262    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[1]
  -------------------------------------------------------------------
                         required time                          6.262    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 1.036ns (30.346%)  route 2.378ns (69.654%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.363     4.902    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/interconnect_inst/qpcie_interco_wreq/g_req_arbitration[0].req_arbitration.arbiter_req_inst/unb_s0_wreq_ack
    SLICE_X79Y48         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.040     4.942 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/interconnect_inst/qpcie_interco_wreq/g_req_arbitration[0].req_arbitration.arbiter_req_inst/extract_remlen[9]_i_4__0/O
                         net (fo=17, routed)          0.171     5.113    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_src_wreq_ack__0__0[0]
    SLICE_X79Y50         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     5.153 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_remlen[9]_i_5__0/O
                         net (fo=6, routed)           0.234     5.387    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_remlen[9]_i_5__0_n_0
    SLICE_X78Y51         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.427 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_4/O
                         net (fo=2, routed)           0.155     5.582    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_4_n_0
    SLICE_X77Y51         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     5.623 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_1__0/O
                         net (fo=10, routed)          0.328     5.951    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_1__0_n_0
    SLICE_X75Y51         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.160     6.160    
                         clock pessimism              0.184     6.344    
                         clock uncertainty           -0.035     6.309    
    SLICE_X75Y51         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     6.262    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[3]
  -------------------------------------------------------------------
                         required time                          6.262    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 1.036ns (30.346%)  route 2.378ns (69.654%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.363     4.902    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/interconnect_inst/qpcie_interco_wreq/g_req_arbitration[0].req_arbitration.arbiter_req_inst/unb_s0_wreq_ack
    SLICE_X79Y48         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.040     4.942 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/interconnect_inst/qpcie_interco_wreq/g_req_arbitration[0].req_arbitration.arbiter_req_inst/extract_remlen[9]_i_4__0/O
                         net (fo=17, routed)          0.171     5.113    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_src_wreq_ack__0__0[0]
    SLICE_X79Y50         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     5.153 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_remlen[9]_i_5__0/O
                         net (fo=6, routed)           0.234     5.387    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_remlen[9]_i_5__0_n_0
    SLICE_X78Y51         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.427 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_4/O
                         net (fo=2, routed)           0.155     5.582    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_4_n_0
    SLICE_X77Y51         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     5.623 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_1__0/O
                         net (fo=10, routed)          0.328     5.951    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_1__0_n_0
    SLICE_X75Y51         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.160     6.160    
                         clock pessimism              0.184     6.344    
                         clock uncertainty           -0.035     6.309    
    SLICE_X75Y51         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     6.262    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[3]
  -------------------------------------------------------------------
                         required time                          6.262    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 1.036ns (30.346%)  route 2.378ns (69.654%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.363     4.902    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/interconnect_inst/qpcie_interco_wreq/g_req_arbitration[0].req_arbitration.arbiter_req_inst/unb_s0_wreq_ack
    SLICE_X79Y48         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.040     4.942 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/interconnect_inst/qpcie_interco_wreq/g_req_arbitration[0].req_arbitration.arbiter_req_inst/extract_remlen[9]_i_4__0/O
                         net (fo=17, routed)          0.171     5.113    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_src_wreq_ack__0__0[0]
    SLICE_X79Y50         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     5.153 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_remlen[9]_i_5__0/O
                         net (fo=6, routed)           0.234     5.387    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_remlen[9]_i_5__0_n_0
    SLICE_X78Y51         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.427 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_4/O
                         net (fo=2, routed)           0.155     5.582    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_4_n_0
    SLICE_X77Y51         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     5.623 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_1__0/O
                         net (fo=10, routed)          0.328     5.951    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_1__0_n_0
    SLICE_X75Y51         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.160     6.160    
                         clock pessimism              0.184     6.344    
                         clock uncertainty           -0.035     6.309    
    SLICE_X75Y51         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     6.262    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[6]
  -------------------------------------------------------------------
                         required time                          6.262    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 1.036ns (30.346%)  route 2.378ns (69.654%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.363     4.902    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/interconnect_inst/qpcie_interco_wreq/g_req_arbitration[0].req_arbitration.arbiter_req_inst/unb_s0_wreq_ack
    SLICE_X79Y48         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.040     4.942 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/interconnect_inst/qpcie_interco_wreq/g_req_arbitration[0].req_arbitration.arbiter_req_inst/extract_remlen[9]_i_4__0/O
                         net (fo=17, routed)          0.171     5.113    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_src_wreq_ack__0__0[0]
    SLICE_X79Y50         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     5.153 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_remlen[9]_i_5__0/O
                         net (fo=6, routed)           0.234     5.387    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_remlen[9]_i_5__0_n_0
    SLICE_X78Y51         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.427 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_4/O
                         net (fo=2, routed)           0.155     5.582    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_4_n_0
    SLICE_X77Y51         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     5.623 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_1__0/O
                         net (fo=10, routed)          0.328     5.951    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_1__0_n_0
    SLICE_X75Y51         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.160     6.160    
                         clock pessimism              0.184     6.344    
                         clock uncertainty           -0.035     6.309    
    SLICE_X75Y51         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     6.262    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[6]
  -------------------------------------------------------------------
                         required time                          6.262    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 1.036ns (30.346%)  route 2.378ns (69.654%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.363     4.902    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/interconnect_inst/qpcie_interco_wreq/g_req_arbitration[0].req_arbitration.arbiter_req_inst/unb_s0_wreq_ack
    SLICE_X79Y48         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.040     4.942 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/interconnect_inst/qpcie_interco_wreq/g_req_arbitration[0].req_arbitration.arbiter_req_inst/extract_remlen[9]_i_4__0/O
                         net (fo=17, routed)          0.171     5.113    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_src_wreq_ack__0__0[0]
    SLICE_X79Y50         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     5.153 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_remlen[9]_i_5__0/O
                         net (fo=6, routed)           0.234     5.387    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_remlen[9]_i_5__0_n_0
    SLICE_X78Y51         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.427 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_4/O
                         net (fo=2, routed)           0.155     5.582    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_4_n_0
    SLICE_X77Y51         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     5.623 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_1__0/O
                         net (fo=10, routed)          0.328     5.951    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_1__0_n_0
    SLICE_X75Y51         FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.160     6.160    
                         clock pessimism              0.184     6.344    
                         clock uncertainty           -0.035     6.309    
    SLICE_X75Y51         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047     6.262    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[7]
  -------------------------------------------------------------------
                         required time                          6.262    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             GTHE3_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 1.036ns (30.346%)  route 2.378ns (69.654%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.537     2.537    
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     2.537 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISRQTREADY[0])
                                                      0.760     3.297 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISRQTREADY[0]
                         net (fo=14, routed)          1.127     4.424    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/s_axis_rq_tready[0]
    SLICE_X81Y40         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     4.539 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_pcie_if_inst/qpcie_q2p_p_mgt_inst/pkt_in_progress_i_2__1/O
                         net (fo=7, routed)           0.363     4.902    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/interconnect_inst/qpcie_interco_wreq/g_req_arbitration[0].req_arbitration.arbiter_req_inst/unb_s0_wreq_ack
    SLICE_X79Y48         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.040     4.942 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/interconnect_inst/qpcie_interco_wreq/g_req_arbitration[0].req_arbitration.arbiter_req_inst/extract_remlen[9]_i_4__0/O
                         net (fo=17, routed)          0.171     5.113    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/unb_src_wreq_ack__0__0[0]
    SLICE_X79Y50         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     5.153 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_remlen[9]_i_5__0/O
                         net (fo=6, routed)           0.234     5.387    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_remlen[9]_i_5__0_n_0
    SLICE_X78Y51         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.427 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_4/O
                         net (fo=2, routed)           0.155     5.582    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_4_n_0
    SLICE_X77Y51         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     5.623 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_1__0/O
                         net (fo=10, routed)          0.328     5.951    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length[9]_i_1__0_n_0
    SLICE_X75Y51         FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.160     6.160    
                         clock pessimism              0.184     6.344    
                         clock uncertainty           -0.035     6.309    
    SLICE_X75Y51         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047     6.262    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/qpcie_top_inst/qpcie_layer_i_inst/g_i_dma_engine[0].dma_engine_i_inst/extract_length_reg[7]
  -------------------------------------------------------------------
                         required time                          6.262    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/master5/cdc_layer/write_response_channel/dcfifo_wrcnt_reg[4]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.114ns (3.427%)  route 3.213ns (96.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 6.240 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.213     5.938    ControlManager/master5/cdc_layer/write_response_channel/arstn_layer_reg
    SLICE_X55Y65         FDCE                                         f  ControlManager/master5/cdc_layer/write_response_channel/dcfifo_wrcnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.240     6.240    
                         clock pessimism              0.142     6.382    
                         clock uncertainty           -0.035     6.347    
    SLICE_X55Y65         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082     6.265    ControlManager/master5/cdc_layer/write_response_channel/dcfifo_wrcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/master5/cdc_layer/write_response_channel/wraddr_rr_reg[4]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.114ns (3.427%)  route 3.213ns (96.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 6.240 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.213     5.938    ControlManager/master5/cdc_layer/write_response_channel/arstn_layer_reg_0
    SLICE_X55Y65         FDCE                                         f  ControlManager/master5/cdc_layer/write_response_channel/wraddr_rr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.240     6.240    
                         clock pessimism              0.142     6.382    
                         clock uncertainty           -0.035     6.347    
    SLICE_X55Y65         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082     6.265    ControlManager/master5/cdc_layer/write_response_channel/wraddr_rr_reg[4]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/master5/cdc_layer/write_response_channel/wraddr_p1_r_reg[1]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.114ns (3.423%)  route 3.216ns (96.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 6.246 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.216     5.941    ControlManager/master5/cdc_layer/write_response_channel/arstn_layer_reg
    SLICE_X54Y62         FDCE                                         f  ControlManager/master5/cdc_layer/write_response_channel/wraddr_p1_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.246     6.246    
                         clock pessimism              0.142     6.388    
                         clock uncertainty           -0.035     6.353    
    SLICE_X54Y62         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     6.271    ControlManager/master5/cdc_layer/write_response_channel/wraddr_p1_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.271    
                         arrival time                          -5.941    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/master5/cdc_layer/write_response_channel/wraddr_p1_r_reg[2]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.114ns (3.423%)  route 3.216ns (96.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 6.246 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.216     5.941    ControlManager/master5/cdc_layer/write_response_channel/arstn_layer_reg
    SLICE_X54Y62         FDCE                                         f  ControlManager/master5/cdc_layer/write_response_channel/wraddr_p1_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.246     6.246    
                         clock pessimism              0.142     6.388    
                         clock uncertainty           -0.035     6.353    
    SLICE_X54Y62         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     6.271    ControlManager/master5/cdc_layer/write_response_channel/wraddr_p1_r_reg[2]
  -------------------------------------------------------------------
                         required time                          6.271    
                         arrival time                          -5.941    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/master5/cdc_layer/write_response_channel/wraddr_p1_r_reg[3]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.114ns (3.423%)  route 3.216ns (96.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 6.246 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.216     5.941    ControlManager/master5/cdc_layer/write_response_channel/arstn_layer_reg
    SLICE_X54Y62         FDCE                                         f  ControlManager/master5/cdc_layer/write_response_channel/wraddr_p1_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.246     6.246    
                         clock pessimism              0.142     6.388    
                         clock uncertainty           -0.035     6.353    
    SLICE_X54Y62         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     6.271    ControlManager/master5/cdc_layer/write_response_channel/wraddr_p1_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.271    
                         arrival time                          -5.941    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/master5/cdc_layer/write_response_channel/wraddr_p1_r_reg[4]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.114ns (3.423%)  route 3.216ns (96.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 6.246 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.216     5.941    ControlManager/master5/cdc_layer/write_response_channel/arstn_layer_reg
    SLICE_X54Y62         FDCE                                         f  ControlManager/master5/cdc_layer/write_response_channel/wraddr_p1_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.246     6.246    
                         clock pessimism              0.142     6.388    
                         clock uncertainty           -0.035     6.353    
    SLICE_X54Y62         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082     6.271    ControlManager/master5/cdc_layer/write_response_channel/wraddr_p1_r_reg[4]
  -------------------------------------------------------------------
                         required time                          6.271    
                         arrival time                          -5.941    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 ClockManager/qpcie_arstn_cdc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_in/core_instance/properties_fifo/wraddr_r_reg[7]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.187ns (5.469%)  route 3.232ns (94.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 6.297 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.541     2.541    
    SLICE_X53Y81         FDRE                         0.000     2.541 r  ClockManager/qpcie_arstn_cdc_reg[1]/C
    SLICE_X53Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.657 r  ClockManager/qpcie_arstn_cdc_reg[1]/Q
                         net (fo=20, routed)          1.304     3.961    ClockManager/qfifo_sto_arstn_met_reg[0]
    SLICE_X85Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.032 f  ClockManager/axi4l_slv_pipeline/bresp_addr_ch//genblk1[8].monitor_reg[287]_i_1/O
                         net (fo=92, routed)          1.928     5.960    data_in/core_instance/properties_fifo/qpcie_arstn_cdc_reg[1]_0
    SLICE_X97Y13         FDCE                                         f  data_in/core_instance/properties_fifo/wraddr_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.297     6.297    
                         clock pessimism              0.142     6.439    
                         clock uncertainty           -0.035     6.404    
    SLICE_X97Y13         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     6.322    data_in/core_instance/properties_fifo/wraddr_r_reg[7]
  -------------------------------------------------------------------
                         required time                          6.322    
                         arrival time                          -5.960    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 ClockManager/qpcie_arstn_cdc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_in/core_instance/properties_fifo/wraddr_rr_reg[7]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.187ns (5.489%)  route 3.220ns (94.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 6.288 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.541     2.541    
    SLICE_X53Y81         FDRE                         0.000     2.541 r  ClockManager/qpcie_arstn_cdc_reg[1]/C
    SLICE_X53Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.657 r  ClockManager/qpcie_arstn_cdc_reg[1]/Q
                         net (fo=20, routed)          1.304     3.961    ClockManager/qfifo_sto_arstn_met_reg[0]
    SLICE_X85Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.032 f  ClockManager/axi4l_slv_pipeline/bresp_addr_ch//genblk1[8].monitor_reg[287]_i_1/O
                         net (fo=92, routed)          1.916     5.948    data_in/core_instance/properties_fifo/qpcie_arstn_cdc_reg[1]_0
    SLICE_X97Y14         FDCE                                         f  data_in/core_instance/properties_fifo/wraddr_rr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.288     6.288    
                         clock pessimism              0.142     6.430    
                         clock uncertainty           -0.035     6.395    
    SLICE_X97Y14         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     6.313    data_in/core_instance/properties_fifo/wraddr_rr_reg[7]
  -------------------------------------------------------------------
                         required time                          6.313    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 ClockManager/qpcie_arstn_cdc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_in/core_instance/properties_fifo/rdaddr_sync_r_reg[3]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.187ns (5.485%)  route 3.222ns (94.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 6.295 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.541     2.541    
    SLICE_X53Y81         FDRE                         0.000     2.541 r  ClockManager/qpcie_arstn_cdc_reg[1]/C
    SLICE_X53Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.657 r  ClockManager/qpcie_arstn_cdc_reg[1]/Q
                         net (fo=20, routed)          1.304     3.961    ClockManager/qfifo_sto_arstn_met_reg[0]
    SLICE_X85Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.032 f  ClockManager/axi4l_slv_pipeline/bresp_addr_ch//genblk1[8].monitor_reg[287]_i_1/O
                         net (fo=92, routed)          1.918     5.950    data_in/core_instance/properties_fifo/qpcie_arstn_cdc_reg[1]_0
    SLICE_X97Y13         FDCE                                         f  data_in/core_instance/properties_fifo/rdaddr_sync_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.295     6.295    
                         clock pessimism              0.142     6.437    
                         clock uncertainty           -0.035     6.402    
    SLICE_X97Y13         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     6.320    data_in/core_instance/properties_fifo/rdaddr_sync_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 ClockManager/qpcie_arstn_cdc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_in/core_instance/properties_fifo/rdaddr_sync_r_reg[5]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.187ns (5.485%)  route 3.222ns (94.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 6.295 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.541     2.541    
    SLICE_X53Y81         FDRE                         0.000     2.541 r  ClockManager/qpcie_arstn_cdc_reg[1]/C
    SLICE_X53Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.657 r  ClockManager/qpcie_arstn_cdc_reg[1]/Q
                         net (fo=20, routed)          1.304     3.961    ClockManager/qfifo_sto_arstn_met_reg[0]
    SLICE_X85Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.032 f  ClockManager/axi4l_slv_pipeline/bresp_addr_ch//genblk1[8].monitor_reg[287]_i_1/O
                         net (fo=92, routed)          1.918     5.950    data_in/core_instance/properties_fifo/qpcie_arstn_cdc_reg[1]_0
    SLICE_X97Y13         FDCE                                         f  data_in/core_instance/properties_fifo/rdaddr_sync_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.295     6.295    
                         clock pessimism              0.142     6.437    
                         clock uncertainty           -0.035     6.402    
    SLICE_X97Y13         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     6.320    data_in/core_instance/properties_fifo/rdaddr_sync_r_reg[5]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 ClockManager/qpcie_arstn_cdc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_in/core_instance/properties_fifo/rdaddr_sync_r_reg[6]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.187ns (5.485%)  route 3.222ns (94.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 6.295 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.541     2.541    
    SLICE_X53Y81         FDRE                         0.000     2.541 r  ClockManager/qpcie_arstn_cdc_reg[1]/C
    SLICE_X53Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.657 r  ClockManager/qpcie_arstn_cdc_reg[1]/Q
                         net (fo=20, routed)          1.304     3.961    ClockManager/qfifo_sto_arstn_met_reg[0]
    SLICE_X85Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.032 f  ClockManager/axi4l_slv_pipeline/bresp_addr_ch//genblk1[8].monitor_reg[287]_i_1/O
                         net (fo=92, routed)          1.918     5.950    data_in/core_instance/properties_fifo/qpcie_arstn_cdc_reg[1]_0
    SLICE_X97Y13         FDCE                                         f  data_in/core_instance/properties_fifo/rdaddr_sync_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.295     6.295    
                         clock pessimism              0.142     6.437    
                         clock uncertainty           -0.035     6.402    
    SLICE_X97Y13         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082     6.320    data_in/core_instance/properties_fifo/rdaddr_sync_r_reg[6]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 ClockManager/qpcie_arstn_cdc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_in/core_instance/properties_fifo/rdaddr_sync_r_reg[7]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.187ns (5.485%)  route 3.222ns (94.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 6.295 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.541     2.541    
    SLICE_X53Y81         FDRE                         0.000     2.541 r  ClockManager/qpcie_arstn_cdc_reg[1]/C
    SLICE_X53Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.657 r  ClockManager/qpcie_arstn_cdc_reg[1]/Q
                         net (fo=20, routed)          1.304     3.961    ClockManager/qfifo_sto_arstn_met_reg[0]
    SLICE_X85Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.032 f  ClockManager/axi4l_slv_pipeline/bresp_addr_ch//genblk1[8].monitor_reg[287]_i_1/O
                         net (fo=92, routed)          1.918     5.950    data_in/core_instance/properties_fifo/qpcie_arstn_cdc_reg[1]_0
    SLICE_X97Y13         FDCE                                         f  data_in/core_instance/properties_fifo/rdaddr_sync_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.295     6.295    
                         clock pessimism              0.142     6.437    
                         clock uncertainty           -0.035     6.402    
    SLICE_X97Y13         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082     6.320    data_in/core_instance/properties_fifo/rdaddr_sync_r_reg[7]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 ClockManager/qpcie_arstn_cdc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_in/core_instance/properties_fifo/rdaddr_sync_rr_reg[3]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.187ns (5.485%)  route 3.222ns (94.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 6.295 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.541     2.541    
    SLICE_X53Y81         FDRE                         0.000     2.541 r  ClockManager/qpcie_arstn_cdc_reg[1]/C
    SLICE_X53Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.657 r  ClockManager/qpcie_arstn_cdc_reg[1]/Q
                         net (fo=20, routed)          1.304     3.961    ClockManager/qfifo_sto_arstn_met_reg[0]
    SLICE_X85Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.032 f  ClockManager/axi4l_slv_pipeline/bresp_addr_ch//genblk1[8].monitor_reg[287]_i_1/O
                         net (fo=92, routed)          1.918     5.950    data_in/core_instance/properties_fifo/qpcie_arstn_cdc_reg[1]_0
    SLICE_X97Y13         FDCE                                         f  data_in/core_instance/properties_fifo/rdaddr_sync_rr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.295     6.295    
                         clock pessimism              0.142     6.437    
                         clock uncertainty           -0.035     6.402    
    SLICE_X97Y13         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     6.320    data_in/core_instance/properties_fifo/rdaddr_sync_rr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 ClockManager/qpcie_arstn_cdc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_in/core_instance/properties_fifo/rdaddr_sync_rr_reg[5]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.187ns (5.485%)  route 3.222ns (94.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 6.295 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.541     2.541    
    SLICE_X53Y81         FDRE                         0.000     2.541 r  ClockManager/qpcie_arstn_cdc_reg[1]/C
    SLICE_X53Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.657 r  ClockManager/qpcie_arstn_cdc_reg[1]/Q
                         net (fo=20, routed)          1.304     3.961    ClockManager/qfifo_sto_arstn_met_reg[0]
    SLICE_X85Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.032 f  ClockManager/axi4l_slv_pipeline/bresp_addr_ch//genblk1[8].monitor_reg[287]_i_1/O
                         net (fo=92, routed)          1.918     5.950    data_in/core_instance/properties_fifo/qpcie_arstn_cdc_reg[1]_0
    SLICE_X97Y13         FDCE                                         f  data_in/core_instance/properties_fifo/rdaddr_sync_rr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.295     6.295    
                         clock pessimism              0.142     6.437    
                         clock uncertainty           -0.035     6.402    
    SLICE_X97Y13         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082     6.320    data_in/core_instance/properties_fifo/rdaddr_sync_rr_reg[5]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 ClockManager/qpcie_arstn_cdc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_in/core_instance/properties_fifo/rdaddr_sync_rr_reg[6]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.187ns (5.485%)  route 3.222ns (94.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 6.295 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.541     2.541    
    SLICE_X53Y81         FDRE                         0.000     2.541 r  ClockManager/qpcie_arstn_cdc_reg[1]/C
    SLICE_X53Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.657 r  ClockManager/qpcie_arstn_cdc_reg[1]/Q
                         net (fo=20, routed)          1.304     3.961    ClockManager/qfifo_sto_arstn_met_reg[0]
    SLICE_X85Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.032 f  ClockManager/axi4l_slv_pipeline/bresp_addr_ch//genblk1[8].monitor_reg[287]_i_1/O
                         net (fo=92, routed)          1.918     5.950    data_in/core_instance/properties_fifo/qpcie_arstn_cdc_reg[1]_0
    SLICE_X97Y13         FDCE                                         f  data_in/core_instance/properties_fifo/rdaddr_sync_rr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.295     6.295    
                         clock pessimism              0.142     6.437    
                         clock uncertainty           -0.035     6.402    
    SLICE_X97Y13         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     6.320    data_in/core_instance/properties_fifo/rdaddr_sync_rr_reg[6]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 ClockManager/qpcie_arstn_cdc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_in/core_instance/properties_fifo/rdaddr_sync_rr_reg[7]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.187ns (5.485%)  route 3.222ns (94.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 6.295 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.541     2.541    
    SLICE_X53Y81         FDRE                         0.000     2.541 r  ClockManager/qpcie_arstn_cdc_reg[1]/C
    SLICE_X53Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.657 r  ClockManager/qpcie_arstn_cdc_reg[1]/Q
                         net (fo=20, routed)          1.304     3.961    ClockManager/qfifo_sto_arstn_met_reg[0]
    SLICE_X85Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.032 f  ClockManager/axi4l_slv_pipeline/bresp_addr_ch//genblk1[8].monitor_reg[287]_i_1/O
                         net (fo=92, routed)          1.918     5.950    data_in/core_instance/properties_fifo/qpcie_arstn_cdc_reg[1]_0
    SLICE_X97Y13         FDCE                                         f  data_in/core_instance/properties_fifo/rdaddr_sync_rr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.295     6.295    
                         clock pessimism              0.142     6.437    
                         clock uncertainty           -0.035     6.402    
    SLICE_X97Y13         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     6.320    data_in/core_instance/properties_fifo/rdaddr_sync_rr_reg[7]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 ClockManager/qpcie_arstn_cdc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_in/core_instance/properties_fifo/rdaddr_sync_rr_reg[1]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.187ns (5.552%)  route 3.181ns (94.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 6.291 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.541     2.541    
    SLICE_X53Y81         FDRE                         0.000     2.541 r  ClockManager/qpcie_arstn_cdc_reg[1]/C
    SLICE_X53Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.657 r  ClockManager/qpcie_arstn_cdc_reg[1]/Q
                         net (fo=20, routed)          1.304     3.961    ClockManager/qfifo_sto_arstn_met_reg[0]
    SLICE_X85Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.032 f  ClockManager/axi4l_slv_pipeline/bresp_addr_ch//genblk1[8].monitor_reg[287]_i_1/O
                         net (fo=92, routed)          1.877     5.909    data_in/core_instance/properties_fifo/qpcie_arstn_cdc_reg[1]_0
    SLICE_X99Y13         FDCE                                         f  data_in/core_instance/properties_fifo/rdaddr_sync_rr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.291     6.291    
                         clock pessimism              0.142     6.433    
                         clock uncertainty           -0.035     6.398    
    SLICE_X99Y13         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     6.316    data_in/core_instance/properties_fifo/rdaddr_sync_rr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 ClockManager/qpcie_arstn_cdc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_in/core_instance/properties_fifo/wraddr_r_reg[1]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.187ns (5.552%)  route 3.181ns (94.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 6.291 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.541     2.541    
    SLICE_X53Y81         FDRE                         0.000     2.541 r  ClockManager/qpcie_arstn_cdc_reg[1]/C
    SLICE_X53Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.657 r  ClockManager/qpcie_arstn_cdc_reg[1]/Q
                         net (fo=20, routed)          1.304     3.961    ClockManager/qfifo_sto_arstn_met_reg[0]
    SLICE_X85Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.032 f  ClockManager/axi4l_slv_pipeline/bresp_addr_ch//genblk1[8].monitor_reg[287]_i_1/O
                         net (fo=92, routed)          1.877     5.909    data_in/core_instance/properties_fifo/qpcie_arstn_cdc_reg[1]_0
    SLICE_X99Y13         FDCE                                         f  data_in/core_instance/properties_fifo/wraddr_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.291     6.291    
                         clock pessimism              0.142     6.433    
                         clock uncertainty           -0.035     6.398    
    SLICE_X99Y13         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     6.316    data_in/core_instance/properties_fifo/wraddr_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 ClockManager/qpcie_arstn_cdc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_in/core_instance/properties_fifo/wraddr_r_reg[5]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.187ns (5.552%)  route 3.181ns (94.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 6.291 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.541     2.541    
    SLICE_X53Y81         FDRE                         0.000     2.541 r  ClockManager/qpcie_arstn_cdc_reg[1]/C
    SLICE_X53Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.657 r  ClockManager/qpcie_arstn_cdc_reg[1]/Q
                         net (fo=20, routed)          1.304     3.961    ClockManager/qfifo_sto_arstn_met_reg[0]
    SLICE_X85Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.032 f  ClockManager/axi4l_slv_pipeline/bresp_addr_ch//genblk1[8].monitor_reg[287]_i_1/O
                         net (fo=92, routed)          1.877     5.909    data_in/core_instance/properties_fifo/qpcie_arstn_cdc_reg[1]_0
    SLICE_X99Y13         FDCE                                         f  data_in/core_instance/properties_fifo/wraddr_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.291     6.291    
                         clock pessimism              0.142     6.433    
                         clock uncertainty           -0.035     6.398    
    SLICE_X99Y13         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     6.316    data_in/core_instance/properties_fifo/wraddr_r_reg[5]
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 ClockManager/qpcie_arstn_cdc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_in/core_instance/properties_fifo/wraddr_r_reg[6]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.187ns (5.552%)  route 3.181ns (94.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 6.291 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.541     2.541    
    SLICE_X53Y81         FDRE                         0.000     2.541 r  ClockManager/qpcie_arstn_cdc_reg[1]/C
    SLICE_X53Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.657 r  ClockManager/qpcie_arstn_cdc_reg[1]/Q
                         net (fo=20, routed)          1.304     3.961    ClockManager/qfifo_sto_arstn_met_reg[0]
    SLICE_X85Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.032 f  ClockManager/axi4l_slv_pipeline/bresp_addr_ch//genblk1[8].monitor_reg[287]_i_1/O
                         net (fo=92, routed)          1.877     5.909    data_in/core_instance/properties_fifo/qpcie_arstn_cdc_reg[1]_0
    SLICE_X99Y13         FDCE                                         f  data_in/core_instance/properties_fifo/wraddr_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.291     6.291    
                         clock pessimism              0.142     6.433    
                         clock uncertainty           -0.035     6.398    
    SLICE_X99Y13         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     6.316    data_in/core_instance/properties_fifo/wraddr_r_reg[6]
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 ClockManager/qpcie_arstn_cdc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_in/core_instance/properties_fifo/wraddr_r_reg[8]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.187ns (5.552%)  route 3.181ns (94.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 6.291 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.541     2.541    
    SLICE_X53Y81         FDRE                         0.000     2.541 r  ClockManager/qpcie_arstn_cdc_reg[1]/C
    SLICE_X53Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.657 r  ClockManager/qpcie_arstn_cdc_reg[1]/Q
                         net (fo=20, routed)          1.304     3.961    ClockManager/qfifo_sto_arstn_met_reg[0]
    SLICE_X85Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.032 f  ClockManager/axi4l_slv_pipeline/bresp_addr_ch//genblk1[8].monitor_reg[287]_i_1/O
                         net (fo=92, routed)          1.877     5.909    data_in/core_instance/properties_fifo/qpcie_arstn_cdc_reg[1]_0
    SLICE_X99Y13         FDCE                                         f  data_in/core_instance/properties_fifo/wraddr_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.291     6.291    
                         clock pessimism              0.142     6.433    
                         clock uncertainty           -0.035     6.398    
    SLICE_X99Y13         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     6.316    data_in/core_instance/properties_fifo/wraddr_r_reg[8]
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 ClockManager/qpcie_arstn_cdc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_in/core_instance/properties_fifo/wraddr_rr_reg[0]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.187ns (5.552%)  route 3.181ns (94.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 6.291 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.541     2.541    
    SLICE_X53Y81         FDRE                         0.000     2.541 r  ClockManager/qpcie_arstn_cdc_reg[1]/C
    SLICE_X53Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.657 r  ClockManager/qpcie_arstn_cdc_reg[1]/Q
                         net (fo=20, routed)          1.304     3.961    ClockManager/qfifo_sto_arstn_met_reg[0]
    SLICE_X85Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.032 f  ClockManager/axi4l_slv_pipeline/bresp_addr_ch//genblk1[8].monitor_reg[287]_i_1/O
                         net (fo=92, routed)          1.877     5.909    data_in/core_instance/properties_fifo/qpcie_arstn_cdc_reg[1]_0
    SLICE_X99Y13         FDCE                                         f  data_in/core_instance/properties_fifo/wraddr_rr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.291     6.291    
                         clock pessimism              0.142     6.433    
                         clock uncertainty           -0.035     6.398    
    SLICE_X99Y13         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082     6.316    data_in/core_instance/properties_fifo/wraddr_rr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 ClockManager/qpcie_arstn_cdc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_in/core_instance/properties_fifo/wraddr_rr_reg[1]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.187ns (5.552%)  route 3.181ns (94.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 6.291 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.541     2.541    
    SLICE_X53Y81         FDRE                         0.000     2.541 r  ClockManager/qpcie_arstn_cdc_reg[1]/C
    SLICE_X53Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.657 r  ClockManager/qpcie_arstn_cdc_reg[1]/Q
                         net (fo=20, routed)          1.304     3.961    ClockManager/qfifo_sto_arstn_met_reg[0]
    SLICE_X85Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.032 f  ClockManager/axi4l_slv_pipeline/bresp_addr_ch//genblk1[8].monitor_reg[287]_i_1/O
                         net (fo=92, routed)          1.877     5.909    data_in/core_instance/properties_fifo/qpcie_arstn_cdc_reg[1]_0
    SLICE_X99Y13         FDCE                                         f  data_in/core_instance/properties_fifo/wraddr_rr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.291     6.291    
                         clock pessimism              0.142     6.433    
                         clock uncertainty           -0.035     6.398    
    SLICE_X99Y13         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082     6.316    data_in/core_instance/properties_fifo/wraddr_rr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 ClockManager/qpcie_arstn_cdc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_in/core_instance/properties_fifo/wraddr_rr_reg[8]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.187ns (5.552%)  route 3.181ns (94.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 6.291 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.541     2.541    
    SLICE_X53Y81         FDRE                         0.000     2.541 r  ClockManager/qpcie_arstn_cdc_reg[1]/C
    SLICE_X53Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.657 r  ClockManager/qpcie_arstn_cdc_reg[1]/Q
                         net (fo=20, routed)          1.304     3.961    ClockManager/qfifo_sto_arstn_met_reg[0]
    SLICE_X85Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.032 f  ClockManager/axi4l_slv_pipeline/bresp_addr_ch//genblk1[8].monitor_reg[287]_i_1/O
                         net (fo=92, routed)          1.877     5.909    data_in/core_instance/properties_fifo/qpcie_arstn_cdc_reg[1]_0
    SLICE_X99Y13         FDCE                                         f  data_in/core_instance/properties_fifo/wraddr_rr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.291     6.291    
                         clock pessimism              0.142     6.433    
                         clock uncertainty           -0.035     6.398    
    SLICE_X99Y13         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082     6.316    data_in/core_instance/properties_fifo/wraddr_rr_reg[8]
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/master5/cdc_layer/write_response_channel/rdaddr_sync_r_reg[3]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.114ns (3.517%)  route 3.127ns (96.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 6.254 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.127     5.852    ControlManager/master5/cdc_layer/write_response_channel/arstn_layer_reg
    SLICE_X54Y64         FDCE                                         f  ControlManager/master5/cdc_layer/write_response_channel/rdaddr_sync_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.254     6.254    
                         clock pessimism              0.142     6.396    
                         clock uncertainty           -0.035     6.361    
    SLICE_X54Y64         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     6.279    ControlManager/master5/cdc_layer/write_response_channel/rdaddr_sync_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.279    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/master5/cdc_layer/write_response_channel/rdaddr_sync_r_reg[4]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.114ns (3.517%)  route 3.127ns (96.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 6.254 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.127     5.852    ControlManager/master5/cdc_layer/write_response_channel/arstn_layer_reg
    SLICE_X54Y64         FDCE                                         f  ControlManager/master5/cdc_layer/write_response_channel/rdaddr_sync_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.254     6.254    
                         clock pessimism              0.142     6.396    
                         clock uncertainty           -0.035     6.361    
    SLICE_X54Y64         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082     6.279    ControlManager/master5/cdc_layer/write_response_channel/rdaddr_sync_r_reg[4]
  -------------------------------------------------------------------
                         required time                          6.279    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/master5/cdc_layer/write_response_channel/rdaddr_sync_rr_reg[4]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.114ns (3.517%)  route 3.127ns (96.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 6.254 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.127     5.852    ControlManager/master5/cdc_layer/write_response_channel/arstn_layer_reg
    SLICE_X54Y64         FDCE                                         f  ControlManager/master5/cdc_layer/write_response_channel/rdaddr_sync_rr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.254     6.254    
                         clock pessimism              0.142     6.396    
                         clock uncertainty           -0.035     6.361    
    SLICE_X54Y64         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     6.279    ControlManager/master5/cdc_layer/write_response_channel/rdaddr_sync_rr_reg[4]
  -------------------------------------------------------------------
                         required time                          6.279    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/master5/pipeline_stage/PIPELINE.pipeline_stage/bresp_i_reg[1]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.114ns (3.517%)  route 3.127ns (96.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 6.254 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.127     5.852    ControlManager/master5/pipeline_stage/PIPELINE.pipeline_stage/arstn_layer_reg
    SLICE_X54Y64         FDCE                                         f  ControlManager/master5/pipeline_stage/PIPELINE.pipeline_stage/bresp_i_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.254     6.254    
                         clock pessimism              0.142     6.396    
                         clock uncertainty           -0.035     6.361    
    SLICE_X54Y64         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     6.279    ControlManager/master5/pipeline_stage/PIPELINE.pipeline_stage/bresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                          6.279    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/master5/cdc_layer/write_response_channel/wraddr_rr_reg[1]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.114ns (3.525%)  route 3.120ns (96.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 6.252 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.120     5.845    ControlManager/master5/cdc_layer/write_response_channel/arstn_layer_reg
    SLICE_X53Y64         FDCE                                         f  ControlManager/master5/cdc_layer/write_response_channel/wraddr_rr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.252     6.252    
                         clock pessimism              0.142     6.394    
                         clock uncertainty           -0.035     6.359    
    SLICE_X53Y64         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     6.277    ControlManager/master5/cdc_layer/write_response_channel/wraddr_rr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.277    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/master5/cdc_layer/write_response_channel/wraddr_rr_reg[2]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.114ns (3.525%)  route 3.120ns (96.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 6.252 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.120     5.845    ControlManager/master5/cdc_layer/write_response_channel/arstn_layer_reg
    SLICE_X53Y64         FDCE                                         f  ControlManager/master5/cdc_layer/write_response_channel/wraddr_rr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.252     6.252    
                         clock pessimism              0.142     6.394    
                         clock uncertainty           -0.035     6.359    
    SLICE_X53Y64         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082     6.277    ControlManager/master5/cdc_layer/write_response_channel/wraddr_rr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.277    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/master5/cdc_layer/write_response_channel/wraddr_rr_reg[3]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.114ns (3.525%)  route 3.120ns (96.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 6.252 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.120     5.845    ControlManager/master5/cdc_layer/write_response_channel/arstn_layer_reg
    SLICE_X53Y64         FDCE                                         f  ControlManager/master5/cdc_layer/write_response_channel/wraddr_rr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.252     6.252    
                         clock pessimism              0.142     6.394    
                         clock uncertainty           -0.035     6.359    
    SLICE_X53Y64         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082     6.277    ControlManager/master5/cdc_layer/write_response_channel/wraddr_rr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.277    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/slave0/cdc_layer/read_data_channel/dcfifo_rdcnt_reg[1]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.114ns (3.563%)  route 3.086ns (96.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 6.179 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.086     5.811    ControlManager/slave0/cdc_layer/read_data_channel/arstn_layer_reg
    SLICE_X71Y53         FDCE                                         f  ControlManager/slave0/cdc_layer/read_data_channel/dcfifo_rdcnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.179     6.179    
                         clock pessimism              0.184     6.363    
                         clock uncertainty           -0.035     6.327    
    SLICE_X71Y53         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082     6.245    ControlManager/slave0/cdc_layer/read_data_channel/dcfifo_rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.245    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/slave0/cdc_layer/read_data_channel/dcfifo_rdcnt_reg[2]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.114ns (3.563%)  route 3.086ns (96.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 6.179 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.086     5.811    ControlManager/slave0/cdc_layer/read_data_channel/arstn_layer_reg
    SLICE_X71Y53         FDCE                                         f  ControlManager/slave0/cdc_layer/read_data_channel/dcfifo_rdcnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.179     6.179    
                         clock pessimism              0.184     6.363    
                         clock uncertainty           -0.035     6.327    
    SLICE_X71Y53         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082     6.245    ControlManager/slave0/cdc_layer/read_data_channel/dcfifo_rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.245    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/slave0/cdc_layer/read_data_channel/dcfifo_rdcnt_reg[3]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.114ns (3.563%)  route 3.086ns (96.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 6.179 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.086     5.811    ControlManager/slave0/cdc_layer/read_data_channel/arstn_layer_reg
    SLICE_X71Y53         FDCE                                         f  ControlManager/slave0/cdc_layer/read_data_channel/dcfifo_rdcnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.179     6.179    
                         clock pessimism              0.184     6.363    
                         clock uncertainty           -0.035     6.327    
    SLICE_X71Y53         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.082     6.245    ControlManager/slave0/cdc_layer/read_data_channel/dcfifo_rdcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.245    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/slave0/cdc_layer/read_data_channel/wraddr_sync_r_reg[0]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.114ns (3.563%)  route 3.086ns (96.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 6.179 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.086     5.811    ControlManager/slave0/cdc_layer/read_data_channel/arstn_layer_reg
    SLICE_X71Y53         FDCE                                         f  ControlManager/slave0/cdc_layer/read_data_channel/wraddr_sync_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.179     6.179    
                         clock pessimism              0.184     6.363    
                         clock uncertainty           -0.035     6.327    
    SLICE_X71Y53         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082     6.245    ControlManager/slave0/cdc_layer/read_data_channel/wraddr_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                          6.245    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/araddr_o_reg[13]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.114ns (3.563%)  route 3.086ns (96.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 6.179 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.086     5.811    ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/arstn_layer_reg_0
    SLICE_X71Y53         FDCE                                         f  ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/araddr_o_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.179     6.179    
                         clock pessimism              0.184     6.363    
                         clock uncertainty           -0.035     6.327    
    SLICE_X71Y53         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.082     6.245    ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/araddr_o_reg[13]
  -------------------------------------------------------------------
                         required time                          6.245    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/araddr_o_reg[17]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.114ns (3.563%)  route 3.086ns (96.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 6.179 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.086     5.811    ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/arstn_layer_reg_0
    SLICE_X71Y53         FDCE                                         f  ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/araddr_o_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.179     6.179    
                         clock pessimism              0.184     6.363    
                         clock uncertainty           -0.035     6.327    
    SLICE_X71Y53         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.082     6.245    ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/araddr_o_reg[17]
  -------------------------------------------------------------------
                         required time                          6.245    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/araddr_o_reg[19]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.114ns (3.563%)  route 3.086ns (96.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 6.179 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.086     5.811    ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/arstn_layer_reg_0
    SLICE_X71Y53         FDCE                                         f  ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/araddr_o_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.179     6.179    
                         clock pessimism              0.184     6.363    
                         clock uncertainty           -0.035     6.327    
    SLICE_X71Y53         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.082     6.245    ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/araddr_o_reg[19]
  -------------------------------------------------------------------
                         required time                          6.245    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/araddr_o_reg[22]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.114ns (3.563%)  route 3.086ns (96.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 6.179 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.086     5.811    ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/arstn_layer_reg_1
    SLICE_X71Y53         FDCE                                         f  ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/araddr_o_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.179     6.179    
                         clock pessimism              0.184     6.363    
                         clock uncertainty           -0.035     6.327    
    SLICE_X71Y53         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082     6.245    ControlManager/slave0/pipeline_stage/PIPELINE.pipeline_stage/araddr_o_reg[22]
  -------------------------------------------------------------------
                         required time                          6.245    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/slave0/cdc_layer/read_data_channel/wraddr_sync_r_reg[2]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.114ns (3.569%)  route 3.080ns (96.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 6.178 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.080     5.805    ControlManager/slave0/cdc_layer/read_data_channel/arstn_layer_reg
    SLICE_X71Y53         FDCE                                         f  ControlManager/slave0/cdc_layer/read_data_channel/wraddr_sync_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.178     6.178    
                         clock pessimism              0.184     6.362    
                         clock uncertainty           -0.035     6.326    
    SLICE_X71Y53         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     6.244    ControlManager/slave0/cdc_layer/read_data_channel/wraddr_sync_r_reg[2]
  -------------------------------------------------------------------
                         required time                          6.244    
                         arrival time                          -5.805    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/slave0/cdc_layer/read_data_channel/wraddr_sync_r_reg[3]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.114ns (3.569%)  route 3.080ns (96.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 6.178 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.080     5.805    ControlManager/slave0/cdc_layer/read_data_channel/arstn_layer_reg
    SLICE_X71Y53         FDCE                                         f  ControlManager/slave0/cdc_layer/read_data_channel/wraddr_sync_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.178     6.178    
                         clock pessimism              0.184     6.362    
                         clock uncertainty           -0.035     6.326    
    SLICE_X71Y53         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082     6.244    ControlManager/slave0/cdc_layer/read_data_channel/wraddr_sync_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.244    
                         arrival time                          -5.805    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/slave0/cdc_layer/read_data_channel/wraddr_sync_r_reg[4]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.114ns (3.569%)  route 3.080ns (96.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 6.178 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.080     5.805    ControlManager/slave0/cdc_layer/read_data_channel/arstn_layer_reg
    SLICE_X71Y53         FDCE                                         f  ControlManager/slave0/cdc_layer/read_data_channel/wraddr_sync_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.178     6.178    
                         clock pessimism              0.184     6.362    
                         clock uncertainty           -0.035     6.326    
    SLICE_X71Y53         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082     6.244    ControlManager/slave0/cdc_layer/read_data_channel/wraddr_sync_r_reg[4]
  -------------------------------------------------------------------
                         required time                          6.244    
                         arrival time                          -5.805    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/slave0/cdc_layer/read_data_channel/wraddr_sync_rr_reg[0]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.114ns (3.569%)  route 3.080ns (96.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 6.178 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.080     5.805    ControlManager/slave0/cdc_layer/read_data_channel/arstn_layer_reg
    SLICE_X71Y53         FDCE                                         f  ControlManager/slave0/cdc_layer/read_data_channel/wraddr_sync_rr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.178     6.178    
                         clock pessimism              0.184     6.362    
                         clock uncertainty           -0.035     6.326    
    SLICE_X71Y53         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082     6.244    ControlManager/slave0/cdc_layer/read_data_channel/wraddr_sync_rr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.244    
                         arrival time                          -5.805    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ControlManager/slave0/cdc_layer/read_data_channel/wraddr_sync_rr_reg[1]/CLR
                            (recovery check against rising-edge clock GTHE3_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (GTHE3_CHANNEL_TXOUTCLK[0] rise@4.000ns - GTHE3_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.114ns (3.569%)  route 3.080ns (96.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 6.178 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.611     2.611    
    SLICE_X91Y51         FDCE                         0.000     2.611 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/C
    SLICE_X91Y51         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.725 r  ControlManager/slv5_rst_ctrl/arstn_layer_reg/Q
                         net (fo=410, routed)         3.080     5.805    ControlManager/slave0/cdc_layer/read_data_channel/arstn_layer_reg
    SLICE_X71Y53         FDCE                                         f  ControlManager/slave0/cdc_layer/read_data_channel/wraddr_sync_rr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE3_CHANNEL_TXOUTCLK[0] rise edge)
                                                      4.000     4.000 r  
                         propagated clock network latency
                                                      2.178     6.178    
                         clock pessimism              0.184     6.362    
                         clock uncertainty           -0.035     6.326    
    SLICE_X71Y53         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082     6.244    ControlManager/slave0/cdc_layer/read_data_channel/wraddr_sync_rr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.244    
                         arrival time                          -5.805    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.558ns (27.830%)  route 1.447ns (72.170%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.788     2.788    
    SLICE_X99Y8          FDRE                         0.000     2.788 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
    SLICE_X99Y8          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.905 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.885     3.790    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/phystatus_r[7]
    SLICE_X99Y63         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.906 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/phystatus_a/i_/O
                         net (fo=1, routed)           0.311     4.217    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/sync_reg[3]_0
    SLICE_X98Y69         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     4.405 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_5/O
                         net (fo=1, routed)           0.211     4.616    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_5_n_0
    SLICE_X98Y73         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     4.686 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.686    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.753 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.793    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.290    12.660    
                         clock uncertainty           -0.035    12.625    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.684    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  7.891    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.558ns (27.830%)  route 1.447ns (72.170%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.788     2.788    
    SLICE_X99Y8          FDRE                         0.000     2.788 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
    SLICE_X99Y8          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.905 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.885     3.790    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/phystatus_r[7]
    SLICE_X99Y63         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.906 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/phystatus_a/i_/O
                         net (fo=1, routed)           0.311     4.217    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/sync_reg[3]_0
    SLICE_X98Y69         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     4.405 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_5/O
                         net (fo=1, routed)           0.211     4.616    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_5_n_0
    SLICE_X98Y73         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     4.686 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.686    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.753 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.793    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.290    12.660    
                         clock uncertainty           -0.035    12.625    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.684    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  7.891    

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.609ns (30.542%)  route 1.385ns (69.458%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.831     2.831    
    SLICE_X100Y75        FDRE                         0.000     2.831 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y75        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.948 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.489     3.437    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]_0[1]
    SLICE_X100Y65        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.135     3.572 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_4/O
                         net (fo=1, routed)           0.324     3.896    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y56        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.115     4.011 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[1]_i_2/O
                         net (fo=2, routed)           0.532     4.543    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/txsync_done_a
    SLICE_X98Y73         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     4.718 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2/O
                         net (fo=1, routed)           0.000     4.718    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2_n_0
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     4.785 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.825    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.334    12.704    
                         clock uncertainty           -0.035    12.669    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.728    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                          -4.825    
  -------------------------------------------------------------------
                         slack                                  7.903    

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.609ns (30.542%)  route 1.385ns (69.458%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.831     2.831    
    SLICE_X100Y75        FDRE                         0.000     2.831 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y75        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.948 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.489     3.437    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]_0[1]
    SLICE_X100Y65        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.135     3.572 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_4/O
                         net (fo=1, routed)           0.324     3.896    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y56        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.115     4.011 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[1]_i_2/O
                         net (fo=2, routed)           0.532     4.543    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/txsync_done_a
    SLICE_X98Y73         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     4.718 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2/O
                         net (fo=1, routed)           0.000     4.718    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2_n_0
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     4.785 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.825    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.334    12.704    
                         clock uncertainty           -0.035    12.669    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.728    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                          -4.825    
  -------------------------------------------------------------------
                         slack                                  7.903    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.732ns (35.655%)  route 1.321ns (64.345%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.808     2.808    
    SLICE_X99Y81         FDRE                         0.000     2.808 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/C
    SLICE_X99Y81         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.925 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.551     3.476    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X99Y68         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     3.648 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/FSM_sequential_fsm[2]_i_4/O
                         net (fo=1, routed)           0.332     3.980    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     4.171 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.398     4.569    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.754 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.754    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.821 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.861    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.403    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.797    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.732ns (35.655%)  route 1.321ns (64.345%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.808     2.808    
    SLICE_X99Y81         FDRE                         0.000     2.808 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/C
    SLICE_X99Y81         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.925 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.551     3.476    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X99Y68         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     3.648 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/FSM_sequential_fsm[2]_i_4/O
                         net (fo=1, routed)           0.332     3.980    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     4.171 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.398     4.569    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.754 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.754    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.821 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.861    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.403    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.797    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.977ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.593ns (30.789%)  route 1.333ns (69.211%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.825     2.825    
    SLICE_X100Y78        FDRE                         0.000     2.825 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y78        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.943 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.437     3.380    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync[3]
    SLICE_X100Y65        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     3.498 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_4/O
                         net (fo=1, routed)           0.324     3.822    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y56        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.115     3.937 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[1]_i_2/O
                         net (fo=2, routed)           0.532     4.469    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/txsync_done_a
    SLICE_X98Y73         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     4.644 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2/O
                         net (fo=1, routed)           0.000     4.644    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2_n_0
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     4.711 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.751    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.334    12.704    
                         clock uncertainty           -0.035    12.669    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.728    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  7.977    

Slack (MET) :             7.977ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.593ns (30.789%)  route 1.333ns (69.211%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.825     2.825    
    SLICE_X100Y78        FDRE                         0.000     2.825 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y78        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.943 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.437     3.380    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync[3]
    SLICE_X100Y65        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     3.498 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_4/O
                         net (fo=1, routed)           0.324     3.822    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y56        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.115     3.937 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[1]_i_2/O
                         net (fo=2, routed)           0.532     4.469    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/txsync_done_a
    SLICE_X98Y73         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     4.644 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2/O
                         net (fo=1, routed)           0.000     4.644    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2_n_0
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     4.711 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.751    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.334    12.704    
                         clock uncertainty           -0.035    12.669    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.728    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  7.977    

Slack (MET) :             8.024ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.624ns (32.859%)  route 1.275ns (67.141%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.805     2.805    
    SLICE_X100Y86        FDRE                         0.000     2.805 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y86        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.922 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.588     3.510    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]_1[1]
    SLICE_X100Y66        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120     3.630 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm[2]_i_5/O
                         net (fo=1, routed)           0.249     3.879    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_2
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.135     4.014 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.398     4.412    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.597 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.597    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.664 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.704    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.334    12.704    
                         clock uncertainty           -0.035    12.669    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.728    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                  8.024    

Slack (MET) :             8.024ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.624ns (32.859%)  route 1.275ns (67.141%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.805     2.805    
    SLICE_X100Y86        FDRE                         0.000     2.805 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y86        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.922 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.588     3.510    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]_1[1]
    SLICE_X100Y66        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120     3.630 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm[2]_i_5/O
                         net (fo=1, routed)           0.249     3.879    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_2
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.135     4.014 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.398     4.412    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.597 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.597    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.664 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.704    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.334    12.704    
                         clock uncertainty           -0.035    12.669    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.728    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                  8.024    

Slack (MET) :             8.095ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.515ns (28.532%)  route 1.290ns (71.468%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.828ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.828     2.828    
    SLICE_X100Y78        FDRE                         0.000     2.828 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y78        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.945 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.474     3.419    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X100Y61        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.043     3.462 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/FSM_sequential_fsm[0]_i_8/O
                         net (fo=1, routed)           0.518     3.980    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[3]_3
    SLICE_X99Y74         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.173     4.153 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_sequential_fsm[0]_i_4/O
                         net (fo=1, routed)           0.258     4.411    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]
    SLICE_X98Y73         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     4.526 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2/O
                         net (fo=1, routed)           0.000     4.526    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2_n_0
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     4.593 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.633    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.334    12.704    
                         clock uncertainty           -0.035    12.669    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.728    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                          -4.633    
  -------------------------------------------------------------------
                         slack                                  8.095    

Slack (MET) :             8.095ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.515ns (28.532%)  route 1.290ns (71.468%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.828ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.828     2.828    
    SLICE_X100Y78        FDRE                         0.000     2.828 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y78        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.945 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.474     3.419    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X100Y61        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.043     3.462 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/FSM_sequential_fsm[0]_i_8/O
                         net (fo=1, routed)           0.518     3.980    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[3]_3
    SLICE_X99Y74         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.173     4.153 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_sequential_fsm[0]_i_4/O
                         net (fo=1, routed)           0.258     4.411    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]
    SLICE_X98Y73         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     4.526 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2/O
                         net (fo=1, routed)           0.000     4.526    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2_n_0
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     4.593 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.633    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.334    12.704    
                         clock uncertainty           -0.035    12.669    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.728    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                          -4.633    
  -------------------------------------------------------------------
                         slack                                  8.095    

Slack (MET) :             8.107ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.598ns (33.130%)  route 1.207ns (66.870%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.808     2.808    
    SLICE_X99Y81         FDRE                         0.000     2.808 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/C
    SLICE_X99Y81         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.925 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.551     3.476    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X99Y68         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     3.648 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/FSM_sequential_fsm[2]_i_4/O
                         net (fo=1, routed)           0.332     3.980    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     4.171 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.297     4.468    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/resetdone_a
    SLICE_X100Y73        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     4.586 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_1/O
                         net (fo=1, routed)           0.027     4.613    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_2
    SLICE_X100Y73        FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.362    12.362    
                         clock pessimism              0.334    12.696    
                         clock uncertainty           -0.035    12.661    
    SLICE_X100Y73        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.720    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  8.107    

Slack (MET) :             8.107ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.598ns (33.130%)  route 1.207ns (66.870%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.808     2.808    
    SLICE_X99Y81         FDRE                         0.000     2.808 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/C
    SLICE_X99Y81         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.925 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.551     3.476    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X99Y68         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     3.648 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/FSM_sequential_fsm[2]_i_4/O
                         net (fo=1, routed)           0.332     3.980    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     4.171 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.297     4.468    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/resetdone_a
    SLICE_X100Y73        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     4.586 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_1/O
                         net (fo=1, routed)           0.027     4.613    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_2
    SLICE_X100Y73        FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.362    12.362    
                         clock pessimism              0.334    12.696    
                         clock uncertainty           -0.035    12.661    
    SLICE_X100Y73        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.720    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  8.107    

Slack (MET) :             8.119ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.544ns (29.597%)  route 1.294ns (70.403%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.831     2.831    
    SLICE_X100Y75        FDRE                         0.000     2.831 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y75        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.948 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.489     3.437    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]_0[1]
    SLICE_X100Y65        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.135     3.572 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_4/O
                         net (fo=1, routed)           0.324     3.896    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y56        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.115     4.011 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[1]_i_2/O
                         net (fo=2, routed)           0.454     4.465    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/txsync_done_a
    SLICE_X100Y73        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.177     4.642 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_1/O
                         net (fo=1, routed)           0.027     4.669    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_2
    SLICE_X100Y73        FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.362    12.362    
                         clock pessimism              0.402    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X100Y73        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.788    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  8.119    

Slack (MET) :             8.119ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.544ns (29.597%)  route 1.294ns (70.403%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.831     2.831    
    SLICE_X100Y75        FDRE                         0.000     2.831 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y75        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.948 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.489     3.437    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]_0[1]
    SLICE_X100Y65        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.135     3.572 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_4/O
                         net (fo=1, routed)           0.324     3.896    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y56        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.115     4.011 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[1]_i_2/O
                         net (fo=2, routed)           0.454     4.465    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/txsync_done_a
    SLICE_X100Y73        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.177     4.642 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_1/O
                         net (fo=1, routed)           0.027     4.669    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_2
    SLICE_X100Y73        FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.362    12.362    
                         clock pessimism              0.402    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X100Y73        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.788    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  8.119    

Slack (MET) :             8.133ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[3]__0_rep/D
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.548ns (32.873%)  route 1.119ns (67.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 12.322 - 10.000 ) 
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.837     2.837    
    SLICE_X100Y71        SRL16E                       0.000     2.837 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
    SLICE_X100Y71        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.548     3.385 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/Q
                         net (fo=8, routed)           1.119     4.504    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3_n_0
    SLICE_X100Y40        FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[3]__0_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.322    12.322    
                         clock pessimism              0.290    12.612    
                         clock uncertainty           -0.035    12.577    
    SLICE_X100Y40        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060    12.637    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[3]__0_rep
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                          -4.504    
  -------------------------------------------------------------------
                         slack                                  8.133    

Slack (MET) :             8.133ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[3]__0_rep/D
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.548ns (32.873%)  route 1.119ns (67.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 12.322 - 10.000 ) 
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.837     2.837    
    SLICE_X100Y71        SRL16E                       0.000     2.837 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
    SLICE_X100Y71        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.548     3.385 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/Q
                         net (fo=8, routed)           1.119     4.504    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3_n_0
    SLICE_X100Y40        FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[3]__0_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.322    12.322    
                         clock pessimism              0.290    12.612    
                         clock uncertainty           -0.035    12.577    
    SLICE_X100Y40        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060    12.637    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[3]__0_rep
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                          -4.504    
  -------------------------------------------------------------------
                         slack                                  8.133    

Slack (MET) :             8.148ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.630ns (34.258%)  route 1.209ns (65.742%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns = ( 12.367 - 10.000 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.808     2.808    
    SLICE_X99Y81         FDRE                         0.000     2.808 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/C
    SLICE_X99Y81         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.925 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.551     3.476    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X99Y68         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     3.648 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/FSM_sequential_fsm[2]_i_4/O
                         net (fo=1, routed)           0.332     3.980    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     4.171 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.291     4.462    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     4.612 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_1/O
                         net (fo=1, routed)           0.035     4.647    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_1
    SLICE_X98Y73         FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.367    12.367    
                         clock pessimism              0.403    12.771    
                         clock uncertainty           -0.035    12.735    
    SLICE_X98Y73         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    12.795    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  8.148    

Slack (MET) :             8.148ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.630ns (34.258%)  route 1.209ns (65.742%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns = ( 12.367 - 10.000 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.808     2.808    
    SLICE_X99Y81         FDRE                         0.000     2.808 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/C
    SLICE_X99Y81         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.925 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.551     3.476    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X99Y68         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     3.648 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/FSM_sequential_fsm[2]_i_4/O
                         net (fo=1, routed)           0.332     3.980    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     4.171 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.291     4.462    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     4.612 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_1/O
                         net (fo=1, routed)           0.035     4.647    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_1
    SLICE_X98Y73         FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.367    12.367    
                         clock pessimism              0.403    12.771    
                         clock uncertainty           -0.035    12.735    
    SLICE_X98Y73         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    12.795    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  8.148    

Slack (MET) :             8.172ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.652ns (37.819%)  route 1.072ns (62.181%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.832     2.832    
    SLICE_X100Y65        FDRE                         0.000     2.832 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y65        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.950 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.176     3.126    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X100Y65        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.177     3.303 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_4/O
                         net (fo=1, routed)           0.324     3.627    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y56        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.115     3.742 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[1]_i_2/O
                         net (fo=2, routed)           0.532     4.274    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/txsync_done_a
    SLICE_X98Y73         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     4.449 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2/O
                         net (fo=1, routed)           0.000     4.449    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2_n_0
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     4.516 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.556    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.334    12.704    
                         clock uncertainty           -0.035    12.668    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.727    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                          -4.556    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.172ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.652ns (37.819%)  route 1.072ns (62.181%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.832     2.832    
    SLICE_X100Y65        FDRE                         0.000     2.832 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y65        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.950 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.176     3.126    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X100Y65        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.177     3.303 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_4/O
                         net (fo=1, routed)           0.324     3.627    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y56        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.115     3.742 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[1]_i_2/O
                         net (fo=2, routed)           0.532     4.274    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/txsync_done_a
    SLICE_X98Y73         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     4.449 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2/O
                         net (fo=1, routed)           0.000     4.449    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2_n_0
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     4.516 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.556    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.334    12.704    
                         clock uncertainty           -0.035    12.668    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.727    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                          -4.556    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.176ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.607ns (35.559%)  route 1.100ns (64.441%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.801ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.801     2.801    
    SLICE_X100Y58        FDRE                         0.000     2.801 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y58        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.918 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.284     3.202    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync[3]
    SLICE_X100Y61        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.135     3.337 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/FSM_sequential_fsm[0]_i_8/O
                         net (fo=1, routed)           0.518     3.855    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[3]_3
    SLICE_X99Y74         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.173     4.028 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_sequential_fsm[0]_i_4/O
                         net (fo=1, routed)           0.258     4.286    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]
    SLICE_X98Y73         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     4.401 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2/O
                         net (fo=1, routed)           0.000     4.401    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2_n_0
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     4.468 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.508    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.290    12.660    
                         clock uncertainty           -0.035    12.625    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.684    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                  8.176    

Slack (MET) :             8.176ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.607ns (35.559%)  route 1.100ns (64.441%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.801ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.801     2.801    
    SLICE_X100Y58        FDRE                         0.000     2.801 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y58        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.918 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.284     3.202    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync[3]
    SLICE_X100Y61        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.135     3.337 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/FSM_sequential_fsm[0]_i_8/O
                         net (fo=1, routed)           0.518     3.855    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[3]_3
    SLICE_X99Y74         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.173     4.028 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_sequential_fsm[0]_i_4/O
                         net (fo=1, routed)           0.258     4.286    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]
    SLICE_X98Y73         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     4.401 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2/O
                         net (fo=1, routed)           0.000     4.401    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2_n_0
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     4.468 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.508    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.290    12.660    
                         clock uncertainty           -0.035    12.625    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.684    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                  8.176    

Slack (MET) :             8.185ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[6].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.650ns (38.190%)  route 1.052ns (61.810%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.797ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.797     2.797    
    SLICE_X100Y58        FDRE                         0.000     2.797 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[6].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y58        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.915 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[6].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.236     3.151    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]_0[3]
    SLICE_X100Y61        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.177     3.328 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/FSM_sequential_fsm[0]_i_8/O
                         net (fo=1, routed)           0.518     3.846    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[3]_3
    SLICE_X99Y74         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.173     4.019 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_sequential_fsm[0]_i_4/O
                         net (fo=1, routed)           0.258     4.277    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]
    SLICE_X98Y73         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     4.392 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2/O
                         net (fo=1, routed)           0.000     4.392    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2_n_0
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     4.459 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.499    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.290    12.660    
                         clock uncertainty           -0.035    12.625    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.684    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  8.185    

Slack (MET) :             8.185ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[6].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.650ns (38.190%)  route 1.052ns (61.810%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.797ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.797     2.797    
    SLICE_X100Y58        FDRE                         0.000     2.797 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[6].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y58        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.915 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[6].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.236     3.151    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]_0[3]
    SLICE_X100Y61        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.177     3.328 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/FSM_sequential_fsm[0]_i_8/O
                         net (fo=1, routed)           0.518     3.846    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[3]_3
    SLICE_X99Y74         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.173     4.019 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_sequential_fsm[0]_i_4/O
                         net (fo=1, routed)           0.258     4.277    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]
    SLICE_X98Y73         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     4.392 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2/O
                         net (fo=1, routed)           0.000     4.392    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2_n_0
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     4.459 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.499    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.290    12.660    
                         clock uncertainty           -0.035    12.625    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.684    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  8.185    

Slack (MET) :             8.193ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.528ns (29.831%)  route 1.242ns (70.169%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.825     2.825    
    SLICE_X100Y78        FDRE                         0.000     2.825 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y78        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.943 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.437     3.380    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync[3]
    SLICE_X100Y65        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     3.498 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_4/O
                         net (fo=1, routed)           0.324     3.822    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y56        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.115     3.937 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[1]_i_2/O
                         net (fo=2, routed)           0.454     4.391    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/txsync_done_a
    SLICE_X100Y73        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.177     4.568 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_1/O
                         net (fo=1, routed)           0.027     4.595    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_2
    SLICE_X100Y73        FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.362    12.362    
                         clock pessimism              0.402    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X100Y73        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.788    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                          -4.595    
  -------------------------------------------------------------------
                         slack                                  8.193    

Slack (MET) :             8.193ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.528ns (29.831%)  route 1.242ns (70.169%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.825     2.825    
    SLICE_X100Y78        FDRE                         0.000     2.825 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y78        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.943 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.437     3.380    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync[3]
    SLICE_X100Y65        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     3.498 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_4/O
                         net (fo=1, routed)           0.324     3.822    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y56        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.115     3.937 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[1]_i_2/O
                         net (fo=2, routed)           0.454     4.391    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/txsync_done_a
    SLICE_X100Y73        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.177     4.568 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_1/O
                         net (fo=1, routed)           0.027     4.595    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_2
    SLICE_X100Y73        FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.362    12.362    
                         clock pessimism              0.402    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X100Y73        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.788    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                          -4.595    
  -------------------------------------------------------------------
                         slack                                  8.193    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.749ns (42.923%)  route 0.996ns (57.077%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.827     2.827    
    SLICE_X99Y65         FDRE                         0.000     2.827 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]/C
    SLICE_X99Y65         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.945 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.226     3.171    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync[3]
    SLICE_X99Y68         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.359 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/FSM_sequential_fsm[2]_i_4/O
                         net (fo=1, routed)           0.332     3.691    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     3.882 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.398     4.280    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.465 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.465    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.532 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.572    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.403    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.797    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.749ns (42.923%)  route 0.996ns (57.077%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.827     2.827    
    SLICE_X99Y65         FDRE                         0.000     2.827 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]/C
    SLICE_X99Y65         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.945 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.226     3.171    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync[3]
    SLICE_X99Y68         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.359 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/FSM_sequential_fsm[2]_i_4/O
                         net (fo=1, routed)           0.332     3.691    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     3.882 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.398     4.280    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.465 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.465    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.532 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.572    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.403    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.797    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.229ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.695ns (40.012%)  route 1.042ns (59.988%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.831     2.831    
    SLICE_X99Y65         FDRE                         0.000     2.831 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/C
    SLICE_X99Y65         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.948 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.355     3.303    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]_0[2]
    SLICE_X100Y66        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     3.494 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm[2]_i_5/O
                         net (fo=1, routed)           0.249     3.743    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_2
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.135     3.878 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.398     4.276    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.461 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.461    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.528 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.568    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.403    12.773    
                         clock uncertainty           -0.035    12.737    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.796    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  8.229    

Slack (MET) :             8.229ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.695ns (40.012%)  route 1.042ns (59.988%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.831     2.831    
    SLICE_X99Y65         FDRE                         0.000     2.831 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/C
    SLICE_X99Y65         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.948 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.355     3.303    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]_0[2]
    SLICE_X100Y66        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     3.494 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm[2]_i_5/O
                         net (fo=1, routed)           0.249     3.743    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_2
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.135     3.878 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.398     4.276    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.461 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.461    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.528 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.568    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.403    12.773    
                         clock uncertainty           -0.035    12.737    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.796    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  8.229    

Slack (MET) :             8.229ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[3]__0_rep__0/D
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.548ns (34.838%)  route 1.025ns (65.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 12.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.837     2.837    
    SLICE_X100Y71        SRL16E                       0.000     2.837 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
    SLICE_X100Y71        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.548     3.385 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/Q
                         net (fo=8, routed)           1.025     4.410    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3_n_0
    SLICE_X100Y41        FDRE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[3]__0_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.325    12.325    
                         clock pessimism              0.290    12.615    
                         clock uncertainty           -0.035    12.580    
    SLICE_X100Y41        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059    12.639    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[3]__0_rep__0
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                          -4.410    
  -------------------------------------------------------------------
                         slack                                  8.229    

Slack (MET) :             8.229ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[3]__0_rep__0/D
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.548ns (34.838%)  route 1.025ns (65.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 12.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.837     2.837    
    SLICE_X100Y71        SRL16E                       0.000     2.837 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
    SLICE_X100Y71        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.548     3.385 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/Q
                         net (fo=8, routed)           1.025     4.410    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3_n_0
    SLICE_X100Y41        FDRE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[3]__0_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.325    12.325    
                         clock pessimism              0.290    12.615    
                         clock uncertainty           -0.035    12.580    
    SLICE_X100Y41        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059    12.639    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[3]__0_rep__0
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                          -4.410    
  -------------------------------------------------------------------
                         slack                                  8.229    

Slack (MET) :             8.233ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.664ns (39.952%)  route 0.998ns (60.048%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.833     2.833    
    SLICE_X100Y61        FDRE                         0.000     2.833 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y61        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.951 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.182     3.133    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]_0[1]
    SLICE_X100Y61        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.191     3.324 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/FSM_sequential_fsm[0]_i_8/O
                         net (fo=1, routed)           0.518     3.842    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[3]_3
    SLICE_X99Y74         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.173     4.015 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_sequential_fsm[0]_i_4/O
                         net (fo=1, routed)           0.258     4.273    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]
    SLICE_X98Y73         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     4.388 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2/O
                         net (fo=1, routed)           0.000     4.388    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2_n_0
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     4.455 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.495    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.334    12.704    
                         clock uncertainty           -0.035    12.668    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.727    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                          -4.495    
  -------------------------------------------------------------------
                         slack                                  8.233    

Slack (MET) :             8.233ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.664ns (39.952%)  route 0.998ns (60.048%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.833     2.833    
    SLICE_X100Y61        FDRE                         0.000     2.833 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y61        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.951 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.182     3.133    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]_0[1]
    SLICE_X100Y61        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.191     3.324 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/FSM_sequential_fsm[0]_i_8/O
                         net (fo=1, routed)           0.518     3.842    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[3]_3
    SLICE_X99Y74         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.173     4.015 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_sequential_fsm[0]_i_4/O
                         net (fo=1, routed)           0.258     4.273    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]
    SLICE_X98Y73         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     4.388 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2/O
                         net (fo=1, routed)           0.000     4.388    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm[0]_i_2_n_0
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     4.455 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.495    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.334    12.704    
                         clock uncertainty           -0.035    12.668    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.727    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                          -4.495    
  -------------------------------------------------------------------
                         slack                                  8.233    

Slack (MET) :             8.236ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.522ns (30.979%)  route 1.163ns (69.021%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns = ( 12.367 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.805     2.805    
    SLICE_X100Y86        FDRE                         0.000     2.805 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y86        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.922 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.588     3.510    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]_1[1]
    SLICE_X100Y66        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120     3.630 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm[2]_i_5/O
                         net (fo=1, routed)           0.249     3.879    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_2
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.135     4.014 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.291     4.305    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     4.455 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_1/O
                         net (fo=1, routed)           0.035     4.490    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_1
    SLICE_X98Y73         FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.367    12.367    
                         clock pessimism              0.334    12.701    
                         clock uncertainty           -0.035    12.666    
    SLICE_X98Y73         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    12.726    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                  8.236    

Slack (MET) :             8.236ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.522ns (30.979%)  route 1.163ns (69.021%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns = ( 12.367 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.805     2.805    
    SLICE_X100Y86        FDRE                         0.000     2.805 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y86        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.922 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.588     3.510    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]_1[1]
    SLICE_X100Y66        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120     3.630 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm[2]_i_5/O
                         net (fo=1, routed)           0.249     3.879    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_2
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.135     4.014 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.291     4.305    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     4.455 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_1/O
                         net (fo=1, routed)           0.035     4.490    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_1
    SLICE_X98Y73         FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.367    12.367    
                         clock pessimism              0.334    12.701    
                         clock uncertainty           -0.035    12.666    
    SLICE_X98Y73         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    12.726    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                  8.236    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[4].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.681ns (41.074%)  route 0.977ns (58.926%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.822ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.822     2.822    
    SLICE_X100Y64        FDRE                         0.000     2.822 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[4].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y64        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.939 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[4].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.290     3.229    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X100Y66        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.177     3.406 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm[2]_i_5/O
                         net (fo=1, routed)           0.249     3.655    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_2
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.135     3.790 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.398     4.188    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.373 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.373    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.440 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.480    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.334    12.704    
                         clock uncertainty           -0.035    12.669    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.728    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                          -4.480    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[4].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.681ns (41.074%)  route 0.977ns (58.926%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.822ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.822     2.822    
    SLICE_X100Y64        FDRE                         0.000     2.822 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[4].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y64        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.939 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[4].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.290     3.229    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X100Y66        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.177     3.406 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm[2]_i_5/O
                         net (fo=1, routed)           0.249     3.655    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_2
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.135     3.790 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.398     4.188    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.373 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.373    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.440 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.480    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.334    12.704    
                         clock uncertainty           -0.035    12.669    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.728    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                          -4.480    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.273ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[6].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.692ns (42.690%)  route 0.929ns (57.310%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.834     2.834    
    SLICE_X100Y68        FDRE                         0.000     2.834 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[6].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y68        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.951 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[6].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.159     3.110    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]_0[3]
    SLICE_X99Y68         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.132     3.242 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/FSM_sequential_fsm[2]_i_4/O
                         net (fo=1, routed)           0.332     3.574    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     3.765 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.398     4.163    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.348 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.348    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.415 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.455    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.334    12.704    
                         clock uncertainty           -0.035    12.668    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.727    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                  8.273    

Slack (MET) :             8.273ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[6].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.692ns (42.690%)  route 0.929ns (57.310%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.834     2.834    
    SLICE_X100Y68        FDRE                         0.000     2.834 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[6].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y68        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.951 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[6].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.159     3.110    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]_0[3]
    SLICE_X99Y68         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.132     3.242 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/FSM_sequential_fsm[2]_i_4/O
                         net (fo=1, routed)           0.332     3.574    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     3.765 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.398     4.163    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.348 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.348    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.415 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.455    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.334    12.704    
                         clock uncertainty           -0.035    12.668    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.727    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                  8.273    

Slack (MET) :             8.300ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.676ns (40.238%)  route 1.004ns (59.762%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.817     2.817    
    SLICE_X99Y67         FDRE                         0.000     2.817 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/C
    SLICE_X99Y67         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.934 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.234     3.168    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]_0[4]
    SLICE_X99Y68         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     3.284 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/FSM_sequential_fsm[2]_i_4/O
                         net (fo=1, routed)           0.332     3.616    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     3.807 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.398     4.205    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.390 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.390    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.457 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.497    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.403    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.797    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -4.497    
  -------------------------------------------------------------------
                         slack                                  8.300    

Slack (MET) :             8.300ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.676ns (40.238%)  route 1.004ns (59.762%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.817     2.817    
    SLICE_X99Y67         FDRE                         0.000     2.817 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/C
    SLICE_X99Y67         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.934 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.234     3.168    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]_0[4]
    SLICE_X99Y68         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     3.284 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/FSM_sequential_fsm[2]_i_4/O
                         net (fo=1, routed)           0.332     3.616    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     3.807 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.398     4.205    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.390 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.390    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.457 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.497    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.403    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.797    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -4.497    
  -------------------------------------------------------------------
                         slack                                  8.300    

Slack (MET) :             8.333ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.490ns (29.679%)  route 1.161ns (70.321%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.805     2.805    
    SLICE_X100Y86        FDRE                         0.000     2.805 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y86        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.922 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.588     3.510    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]_1[1]
    SLICE_X100Y66        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120     3.630 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm[2]_i_5/O
                         net (fo=1, routed)           0.249     3.879    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_2
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.135     4.014 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.297     4.311    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/resetdone_a
    SLICE_X100Y73        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     4.429 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_1/O
                         net (fo=1, routed)           0.027     4.456    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_2
    SLICE_X100Y73        FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.362    12.362    
                         clock pessimism              0.403    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X100Y73        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.789    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                          -4.456    
  -------------------------------------------------------------------
                         slack                                  8.333    

Slack (MET) :             8.333ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.490ns (29.679%)  route 1.161ns (70.321%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.805     2.805    
    SLICE_X100Y86        FDRE                         0.000     2.805 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y86        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.922 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.588     3.510    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]_1[1]
    SLICE_X100Y66        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120     3.630 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm[2]_i_5/O
                         net (fo=1, routed)           0.249     3.879    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_2
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.135     4.014 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.297     4.311    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/resetdone_a
    SLICE_X100Y73        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     4.429 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_1/O
                         net (fo=1, routed)           0.027     4.456    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_2
    SLICE_X100Y73        FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.362    12.362    
                         clock pessimism              0.403    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X100Y73        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.789    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                          -4.456    
  -------------------------------------------------------------------
                         slack                                  8.333    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.548ns (35.016%)  route 1.017ns (64.984%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.828ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.828     2.828    
    SLICE_X100Y75        FDRE                         0.000     2.828 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y75        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.946 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.330     3.276    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]_1[0]
    SLICE_X100Y66        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     3.319 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm[2]_i_5/O
                         net (fo=1, routed)           0.249     3.568    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_2
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.135     3.703 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.398     4.101    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.286 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.286    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.353 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.393    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.334    12.704    
                         clock uncertainty           -0.035    12.669    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.728    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                          -4.393    
  -------------------------------------------------------------------
                         slack                                  8.335    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.548ns (35.016%)  route 1.017ns (64.984%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.828ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.828     2.828    
    SLICE_X100Y75        FDRE                         0.000     2.828 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y75        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.946 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.330     3.276    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]_1[0]
    SLICE_X100Y66        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     3.319 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm[2]_i_5/O
                         net (fo=1, routed)           0.249     3.568    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_2
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.135     3.703 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.398     4.101    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.286 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.286    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.353 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.393    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.334    12.704    
                         clock uncertainty           -0.035    12.669    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.728    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                          -4.393    
  -------------------------------------------------------------------
                         slack                                  8.335    

Slack (MET) :             8.348ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[5].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.631ns (40.736%)  route 0.918ns (59.264%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.831     2.831    
    SLICE_X100Y68        FDRE                         0.000     2.831 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[5].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y68        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.949 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[5].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.148     3.097    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]_0[2]
    SLICE_X99Y68         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     3.167 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/FSM_sequential_fsm[2]_i_4/O
                         net (fo=1, routed)           0.332     3.499    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     3.690 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.398     4.088    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.273 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.273    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.340 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.380    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.334    12.704    
                         clock uncertainty           -0.035    12.669    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.728    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  8.348    

Slack (MET) :             8.348ns  (required time - arrival time)
  Source:                 PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[5].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@10.000ns - PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.631ns (40.736%)  route 0.918ns (59.264%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                      0.000     0.000 r  
                         propagated clock network latency
                                                      2.831     2.831    
    SLICE_X100Y68        FDRE                         0.000     2.831 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[5].sync_cell_i/sync_reg[3]/C
    SLICE_X100Y68        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.949 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[5].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.148     3.097    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]_0[2]
    SLICE_X99Y68         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     3.167 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/FSM_sequential_fsm[2]_i_4/O
                         net (fo=1, routed)           0.332     3.499    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y72        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     3.690 r  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_3/O
                         net (fo=3, routed)           0.398     4.088    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/resetdone_a
    SLICE_X98Y73         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.273 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.273    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]
    SLICE_X98Y73         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.340 f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.380    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X98Y73         FDCE                                         f  PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p rise edge)
                                                     10.000    10.000 r  
                         propagated clock network latency
                                                      2.370    12.370    
                         clock pessimism              0.334    12.704    
                         clock uncertainty           -0.035    12.669    
    SLICE_X98Y73         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.728    PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  8.348    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 r  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 r  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 r  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 r  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 r  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 r  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 r  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 r  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 r  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 r  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 r  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 r  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 r  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 r  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 r  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.415ns (12.978%)  route 9.488ns (87.022%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/C
    SLICE_X30Y45         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.016 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[14]/Q
                         net (fo=14, routed)          0.543     1.559    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][14]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     1.734 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.988    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.176 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.450    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.520 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.186    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.382 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     4.028    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.100 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.646    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.686 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     5.068    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.183 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.545    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.750 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.873    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.913 r  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.429    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.627 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.803    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 1.309ns (12.119%)  route 9.492ns (87.881%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
    SLICE_X30Y45         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.014 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/Q
                         net (fo=13, routed)          0.547     1.561    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][13]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     1.632 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.886    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.074 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.348    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.418 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.084    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.280 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     3.926    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.998 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.544    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.584 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     4.966    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.081 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.443    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.648 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.771    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.811 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.327    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.525 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.701    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 1.309ns (12.119%)  route 9.492ns (87.881%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
    SLICE_X30Y45         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.014 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/Q
                         net (fo=13, routed)          0.547     1.561    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][13]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     1.632 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.886    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.074 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.348    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.418 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.084    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.280 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     3.926    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.998 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.544    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.584 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     4.966    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.081 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.443    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.648 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.771    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.811 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.327    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.525 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.701    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 1.309ns (12.119%)  route 9.492ns (87.881%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
    SLICE_X30Y45         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.014 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/Q
                         net (fo=13, routed)          0.547     1.561    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][13]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     1.632 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.886    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.074 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.348    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.418 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.084    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.280 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     3.926    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.998 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.544    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.584 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     4.966    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.081 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.443    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.648 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.771    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.811 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.327    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.525 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.701    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 1.309ns (12.119%)  route 9.492ns (87.881%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
    SLICE_X30Y45         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.014 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/Q
                         net (fo=13, routed)          0.547     1.561    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][13]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     1.632 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.886    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.074 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.348    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.418 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.084    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.280 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     3.926    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.998 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.544    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.584 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     4.966    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.081 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.443    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.648 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.771    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.811 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.327    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.525 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.701    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 1.309ns (12.119%)  route 9.492ns (87.881%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
    SLICE_X30Y45         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.014 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/Q
                         net (fo=13, routed)          0.547     1.561    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][13]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     1.632 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.886    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.074 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.348    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.418 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.084    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.280 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     3.926    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.998 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.544    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.584 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     4.966    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.081 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.443    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.648 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.771    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.811 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.327    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.525 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.701    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 1.309ns (12.119%)  route 9.492ns (87.881%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
    SLICE_X30Y45         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.014 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/Q
                         net (fo=13, routed)          0.547     1.561    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][13]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     1.632 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.886    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.074 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.348    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.418 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.084    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.280 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     3.926    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.998 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.544    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.584 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     4.966    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.081 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.443    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.648 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.771    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.811 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.327    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.525 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.701    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 1.309ns (12.119%)  route 9.492ns (87.881%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
    SLICE_X30Y45         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.014 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/Q
                         net (fo=13, routed)          0.547     1.561    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][13]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     1.632 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.886    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.074 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.348    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.418 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.084    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.280 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     3.926    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.998 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.544    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.584 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     4.966    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.081 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.443    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.648 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.771    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.811 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.327    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.525 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.701    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 1.309ns (12.119%)  route 9.492ns (87.881%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
    SLICE_X30Y45         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.014 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/Q
                         net (fo=13, routed)          0.547     1.561    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][13]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     1.632 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.886    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.074 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.348    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.418 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.084    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.280 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     3.926    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.998 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.544    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.584 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     4.966    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.081 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.443    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.648 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.771    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.811 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.327    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.525 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.701    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 1.309ns (12.119%)  route 9.492ns (87.881%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
    SLICE_X30Y45         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.014 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/Q
                         net (fo=13, routed)          0.547     1.561    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][13]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     1.632 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.886    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.074 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.348    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.418 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.084    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.280 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     3.926    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.998 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.544    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.584 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     4.966    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.081 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.443    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.648 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.771    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.811 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.327    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.525 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.701    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 1.309ns (12.119%)  route 9.492ns (87.881%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
    SLICE_X30Y45         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.014 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/Q
                         net (fo=13, routed)          0.547     1.561    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][13]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     1.632 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.886    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.074 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.348    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.418 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.084    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.280 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     3.926    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.998 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.544    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.584 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     4.966    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.081 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.443    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.648 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.771    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.811 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.327    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.525 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.701    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 1.309ns (12.119%)  route 9.492ns (87.881%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
    SLICE_X30Y45         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.014 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/Q
                         net (fo=13, routed)          0.547     1.561    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][13]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     1.632 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.886    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.074 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.348    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.418 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.084    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.280 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     3.926    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.998 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.544    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.584 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     4.966    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.081 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.443    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.648 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.771    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.811 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.327    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.525 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.701    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 1.309ns (12.119%)  route 9.492ns (87.881%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
    SLICE_X30Y45         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.014 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/Q
                         net (fo=13, routed)          0.547     1.561    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][13]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     1.632 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.886    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.074 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.348    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.418 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.084    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.280 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     3.926    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.998 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.544    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.584 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     4.966    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.081 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.443    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.648 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.771    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.811 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.327    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.525 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.701    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 1.309ns (12.119%)  route 9.492ns (87.881%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
    SLICE_X30Y45         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.014 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/Q
                         net (fo=13, routed)          0.547     1.561    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][13]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     1.632 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.886    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.074 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.348    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.418 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.084    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.280 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     3.926    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.998 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.544    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.584 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     4.966    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.081 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.443    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.648 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.771    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.811 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.327    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.525 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.701    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 1.309ns (12.119%)  route 9.492ns (87.881%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
    SLICE_X30Y45         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.014 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/Q
                         net (fo=13, routed)          0.547     1.561    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][13]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     1.632 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.886    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.074 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.348    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.418 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.084    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.280 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     3.926    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.998 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.544    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.584 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     4.966    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.081 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.443    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.648 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.771    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.811 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.327    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.525 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.701    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 1.309ns (12.119%)  route 9.492ns (87.881%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
    SLICE_X30Y45         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.014 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/Q
                         net (fo=13, routed)          0.547     1.561    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][13]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     1.632 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.886    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.074 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.348    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.418 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.084    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.280 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     3.926    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.998 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.544    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.584 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     4.966    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.081 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.443    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.648 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.771    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.811 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.327    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.525 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.701    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 1.309ns (12.119%)  route 9.492ns (87.881%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
    SLICE_X30Y45         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.014 f  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/Q
                         net (fo=13, routed)          0.547     1.561    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][13]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     1.632 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.886    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.074 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.348    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.418 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.084    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.280 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     3.926    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.998 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.544    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.584 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     4.966    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.081 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.443    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.648 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.771    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.811 f  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.327    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.525 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.701    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 1.309ns (12.119%)  route 9.492ns (87.881%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
    SLICE_X30Y45         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.014 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/Q
                         net (fo=13, routed)          0.547     1.561    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][13]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     1.632 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.886    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.074 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.348    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.418 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.084    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.280 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     3.926    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.998 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.544    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.584 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     4.966    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.081 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.443    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.648 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.771    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.811 r  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.327    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.525 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.701    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out7_main_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out7_main_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out7_main_pll rise@20.000ns - clk_out7_main_pll rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 1.309ns (12.119%)  route 9.492ns (87.881%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 20.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_main_pll rise edge)
                                                      0.000     0.000 r  
                         clock source latency        -2.299    -2.299    
                         propagated clock network latency
                                                      3.199     0.900    
    SLICE_X30Y45         FDCE                         0.000     0.900 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/C
    SLICE_X30Y45         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.014 r  s_5/core_instance/payload_fifo/rdaddr_r_reg[13]/Q
                         net (fo=13, routed)          0.547     1.561    s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r_reg[15][13]
    SLICE_X27Y44         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     1.632 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_17/O
                         net (fo=13, routed)          0.254     1.886    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_19_0
    SLICE_X27Y48         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     2.074 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_19/O
                         net (fo=22, routed)          0.274     2.348    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_0
    SLICE_X28Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.418 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_27/O
                         net (fo=12, routed)          0.666     3.084    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_147_1
    SLICE_X29Y64         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.280 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22/O
                         net (fo=25, routed)          0.646     3.926    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_22_n_0
    SLICE_X27Y69         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.998 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_21/O
                         net (fo=12, routed)          0.546     4.544    s_5/core_instance/payload_fifo/dcram_inst/p_35_in
    SLICE_X27Y53         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.584 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_18/O
                         net (fo=18, routed)          0.382     4.966    s_5/core_instance/payload_fifo/dcram_inst/p_39_in
    SLICE_X28Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     5.081 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_3_i_15/O
                         net (fo=10, routed)          0.362     5.443    s_5/core_instance/payload_fifo/dcram_inst/p_43_in
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.648 r  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_132_i_12/O
                         net (fo=3, routed)           0.123     5.771    s_5/core_instance/payload_fifo/dcram_inst/p_47_in
    SLICE_X27Y44         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.811 r  s_5/core_instance/payload_fifo/dcram_inst/rdaddr_r[12]_i_1/O
                         net (fo=95, routed)          1.516     7.327    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_mux_sel_reg_2_0[6]
    SLICE_X40Y52         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.198     7.525 f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1/O
                         net (fo=16, routed)          4.176    11.701    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_9_i_1_n_0
    RAMB36_X4Y30         RAMB36E2                                     f  s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_main_pll rise edge)
                                                     20.000    20.000 r  
                         clock source latency        -2.182    17.818    
                         propagated clock network latency
                                                      2.854    20.672    
                         clock pessimism              0.056    20.728    
                         clock uncertainty           -0.085    20.643    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.234    20.409    s_5/core_instance/payload_fifo/dcram_inst/ram_block_reg_bram_97
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  8.708    




