Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /soft/Vivado_Webpack/Vivado_Webpack/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 39f57015c1a44a438e975f66b7078e6f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_main_behav xil_defaultlib.test_main xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.cache_def
Compiling module xil_defaultlib.dm_cache_tag
Compiling module xil_defaultlib.dm_cache_data
Compiling module xil_defaultlib.dm_cache_fsm
Compiling module xil_defaultlib.sim_mem
Compiling module xil_defaultlib.test_main
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_main_behav
