INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART_tb'
