// Seed: 601876450
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout id_11;
  inout id_10;
  inout id_9;
  output id_8;
  input id_7;
  inout id_6;
  output id_5;
  input id_4;
  input id_3;
  input id_2;
  output id_1;
  logic id_11;
  always @(posedge 1)
    if (1) id_8 <= 1 - id_7;
    else if (1) begin
      id_1 <= id_7;
    end
endmodule
