Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date             : Thu May 21 23:44:53 2020
| Host             : kurrat-ubu running 64-bit Ubuntu 18.04.4 LTS
| Command          : report_power -file ArmInstructionAddressRegister_power_routed.rpt -pb ArmInstructionAddressRegister_power_summary_routed.pb -rpx ArmInstructionAddressRegister_power_routed.rpx
| Design           : ArmInstructionAddressRegister
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 23.789 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 23.304                           |
| Device Static (W)        | 0.485                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.277 |      142 |       --- |             --- |
|   LUT as Logic           |     0.199 |       46 |     20800 |            0.22 |
|   CARRY4                 |     0.035 |       16 |      8150 |            0.20 |
|   LUT as Distributed RAM |     0.026 |       30 |      9600 |            0.31 |
|   Register               |     0.011 |       30 |     41600 |            0.07 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |        3 |       --- |             --- |
| Signals                  |     1.395 |      174 |       --- |             --- |
| I/O                      |    21.633 |       99 |       106 |           93.40 |
| Static Power             |     0.485 |          |           |                 |
| Total                    |    23.789 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.160 |       1.820 |      0.341 |
| Vccaux    |       1.800 |     1.812 |       1.759 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    10.178 |      10.177 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| ArmInstructionAddressRegister |    23.304 |
|   IAR_HISTORY_BUFFER          |     0.473 |
|     ARB_RAM_reg_0_7_0_0       |     0.002 |
|     ARB_RAM_reg_0_7_10_10     |     0.001 |
|     ARB_RAM_reg_0_7_11_11     |     0.001 |
|     ARB_RAM_reg_0_7_12_12     |     0.003 |
|     ARB_RAM_reg_0_7_13_13     |     0.003 |
|     ARB_RAM_reg_0_7_14_14     |     0.001 |
|     ARB_RAM_reg_0_7_15_15     |     0.001 |
|     ARB_RAM_reg_0_7_16_16     |     0.002 |
|     ARB_RAM_reg_0_7_17_17     |     0.002 |
|     ARB_RAM_reg_0_7_18_18     |     0.001 |
|     ARB_RAM_reg_0_7_19_19     |     0.001 |
|     ARB_RAM_reg_0_7_1_1       |     0.006 |
|     ARB_RAM_reg_0_7_20_20     |     0.001 |
|     ARB_RAM_reg_0_7_21_21     |     0.001 |
|     ARB_RAM_reg_0_7_22_22     |     0.001 |
|     ARB_RAM_reg_0_7_23_23     |     0.003 |
|     ARB_RAM_reg_0_7_24_24     |     0.002 |
|     ARB_RAM_reg_0_7_25_25     |     0.001 |
|     ARB_RAM_reg_0_7_26_26     |     0.003 |
|     ARB_RAM_reg_0_7_27_27     |     0.001 |
|     ARB_RAM_reg_0_7_28_28     |     0.002 |
|     ARB_RAM_reg_0_7_29_29     |     0.002 |
|     ARB_RAM_reg_0_7_2_2       |     0.004 |
|     ARB_RAM_reg_0_7_3_3       |     0.004 |
|     ARB_RAM_reg_0_7_4_4       |     0.002 |
|     ARB_RAM_reg_0_7_5_5       |     0.002 |
|     ARB_RAM_reg_0_7_6_6       |     0.002 |
|     ARB_RAM_reg_0_7_7_7       |     0.002 |
|     ARB_RAM_reg_0_7_8_8       |     0.003 |
|     ARB_RAM_reg_0_7_9_9       |     0.001 |
+-------------------------------+-----------+


