
Test Output:

Identification 0
[caption="Address: "]
.0x0000 - ID0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | ID0 | Byte 0 of ID
|===

Identification 1
[caption="Address: "]
.0x0001 - ID1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | ID1 | Byte 1 of ID
|===

Identification 2
[caption="Address: "]
.0x0002 - ID2 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | ID2 | Byte 2 of ID
|===

Identification 3
[caption="Address: "]
.0x0003 - ID3 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | ID3 | Byte 3 of ID
|===

Checksum Scratchpad part 0
[caption="Address: "]
.0x0004 - CHECKSUM_SCRATCHPAD0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | checksum[31..24]
|===

Checksum Scratchpad part 1
[caption="Address: "]
.0x0005 - CHECKSUM_SCRATCHPAD1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | checksum[23..16]
|===

Checksum Scratchpad part 2
[caption="Address: "]
.0x0006 - CHECKSUM_SCRATCHPAD2 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | checksum[15..8]
|===

Checksum Scratchpad part 3
[caption="Address: "]
.0x0007 - CHECKSUM_SCRATCHPAD3 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | checksum[7..0]
|===

 General Scratchpad
[caption="Address: "]
.0x0008 - SCRATCHPAD Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | SCRATCHPAD | Scribble Register for read-write use
|===

QSFP FPGA ID
[caption="Address: "]
.0x0009 - FPGA_ID Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:1] |  | - | Reserved
|[0] | r | ID | 0 for FPGA0, 1 for FPGA1
|===

LED Controller (PCA9956B) Control Bits
[caption="Address: "]
.0x000a - LED_CTRL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:2] |  | - | Reserved
|[1] | rw | OE | Control of OE_L (inverted at pin)
|[0] | rw | RESET | Control of RESET_L (inverted at pin)
|===

QSFP Board Version
[caption="Address: "]
.0x000b - FPGA_BOARD_VER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4:0] | r | VERSION | 0x0 = Ver A, 0x1 = Ver B or C
|===

Status bits related to VSC8562 (valid on FPGA1 only)
[caption="Address: "]
.0x0100 - VSC8562_PHY_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PG_TIMED_OUT | Either the V1P0 or V2P5 rail has failed to come up. V1P0 is first in the sequence, its PG is the EN for V2P5.
|[6] | r | READY | The VSC8562 has been brought out of reset and is ready for software control
|[5] | r | RESET | Value of FPGA1_TO_PHY_RESET_L
|[4] | r | REFCLK_EN | Value of FPGA1_TO_PHY_REFCLK_EN
|[3] | r | COMA_MODE | Value of FPGA1_TO_PHY_COMA_MODE
|[2] | r | PG_V2P5 | Power Good of V2P5_PHY_A2
|[1] | r | PG_V1P0 | Power Good of  V1P0_PHY_A2
|[0] | r | EN_V1P0 | Enable for 1.0V PHY VR
|===

Control bits related to VSC8562  (valid on FPGA1 only)
[caption="Address: "]
.0x0101 - VSC8562_PHY_CTRL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | rw | RESET | Software control for the FPGA1_TO_PHY_RESET_L net. Only effective after PHY initialization.
|[3] | rw | REFCLK_EN | Software control for the FPGA1_TO_PHY_REFCLK_EN net. Only effective after PHY initialization.
|[2] | rw | CLEAR_POWER_FAULT | Setting this bit to 1 will clear the timed out state of the V1P0 and V2P5 rail controllers, allowing PHY power sequencing to be attempted again.
|[1] | rw | COMA_MODE | Software control for the FPGA1_TO_PHY_COMA_MODE net. Only effective after PHY initialization.
|[0] | rw | EN | Enable for the VSC8562 power up state machine
|===

State bits indicating the PHY oscillator is operating nominal
[caption="Address: "]
.0x0102 - VSC8562_PHY_OSC Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:2] |  | - | Reserved
|[1] | rw | GOOD | Bit indicating whether or not the oscillator is operating nominal
|[0] | rw | VALID | Bit indicating whether or not the GOOD bit is valid
|===

Status bits for the SMI interface to the VSC8562 (valid on FPGA1 only)
[caption="Address: "]
.0x0103 - VSC8562_PHY_SMI_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:2] |  | - | Reserved
|[1] | r | MDINT | 1 for active interrupt (inversion of miim_phy_to_fpga_mdint_l pin)
|[0] | r | BUSY | 1 if a transaction is in progress
|===

SMI Read Data [7:0] (valid on FPGA1 only)
[caption="Address: "]
.0x0104 - VSC8562_PHY_SMI_RDATA0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | Lower byte of read data
|===

SMI Read Data [15:8] (valid on FPGA1 only)
[caption="Address: "]
.0x0105 - VSC8562_PHY_SMI_RDATA1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | Upper byte of read data
|===

SMI Write Data [7:0] (valid on FPGA1 only)
[caption="Address: "]
.0x0106 - VSC8562_PHY_SMI_WDATA0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | Lower byte of write data
|===

SMI Write Data [15:8] (valid on FPGA1 only)
[caption="Address: "]
.0x0107 - VSC8562_PHY_SMI_WDATA1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | Upper byte of write data
|===

PHY Address (valid on FPGA1 only)
[caption="Address: "]
.0x0108 - VSC8562_PHY_SMI_PHY_ADDR Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4:0] | rw | ADDR | Address for which PHY to configure
|===

Register Address (valid on FPGA1 only)
[caption="Address: "]
.0x0109 - VSC8562_PHY_SMI_REG_ADDR Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4:0] | rw | ADDR | Address for a register
|===

SMI control bits, these are one-shot registers and intended to be written in the same transaction. (valid on FPGA1 only)
[caption="Address: "]
.0x010a - VSC8562_PHY_SMI_CTRL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:2] |  | - | Reserved
|[1] | rw | START | Write a 1 here to begin a transaction
|[0] | rw | RW | Read = 0, Write = 1
|===

PHY PowerRail state (internal to FPGA)
[caption="Address: "]
.0x010b - VSC8562_PHY_RAIL_STATES Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] |  | - | Reserved
|[6:4] | r | V2P5_STATE | 0x0 = Disabled, 0x1 = RampingUp, 0x2 = TimedOut, 0x3 = Aborted, 0x4 = Enabled
|[3] |  | - | Reserved
|[2:0] | r | V1P0_STATE | 0x0 = Disabled, 0x1 = RampingUp, 0x2 = TimedOut, 0x3 = Aborted, 0x4 = Enabled
|===

QSFP module I2C address
[caption="Address: "]
.0x0200 - QSFP_I2C_BUS_ADDR Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] |  | - | Reserved
|[6:0] | rw | ADDR | I2C Address of QSFP module (reset: 7'b1010000)
|===

QSFP module register address
[caption="Address: "]
.0x0201 - QSFP_I2C_REG_ADDR Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | ADDR | QSFP module register address
|===

I2C_NUM_BYTES
[caption="Address: "]
.0x0202 - QSFP_I2C_NUM_BYTES Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | COUNT | Number of bytes to read/write in the I2C transaction. up to 128 bytes.
|===

Ports 0 -> 7 Broadcast Control
[caption="Address: "]
.0x0203 - QSFP_I2C_BCAST0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT7 | None
|[6] | rw | PORT6 | None
|[5] | rw | PORT5 | None
|[4] | rw | PORT4 | None
|[3] | rw | PORT3 | None
|[2] | rw | PORT2 | None
|[1] | rw | PORT1 | None
|[0] | rw | PORT0 | None
|===

Ports 8 -> 15 Broadcast Control
[caption="Address: "]
.0x0204 - QSFP_I2C_BCAST1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT15 | None
|[6] | rw | PORT14 | None
|[5] | rw | PORT13 | None
|[4] | rw | PORT12 | None
|[3] | rw | PORT11 | None
|[2] | rw | PORT10 | None
|[1] | rw | PORT9 | None
|[0] | rw | PORT8 | None
|===

Control bits for I2C communication.
[caption="Address: "]
.0x0205 - QSFP_I2C_CTRL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:3] |  | - | Reserved
|[2:1] | rw | OP | 2'b00 to read, 2'b01 to write, 2'b10 to random-read.
|[0] | rw | START | '1' to start next transaction.
|===

Ports 0 -> 7 I2C core status. '1' is busy.
[caption="Address: "]
.0x0206 - QSFP_I2C_BUSY0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT7 | None
|[6] | r | PORT6 | None
|[5] | r | PORT5 | None
|[4] | r | PORT4 | None
|[3] | r | PORT3 | None
|[2] | r | PORT2 | None
|[1] | r | PORT1 | None
|[0] | r | PORT0 | None
|===

Ports 8 -> 15 I2C core status. '1' is busy.
[caption="Address: "]
.0x0207 - QSFP_I2C_BUSY1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT15 | None
|[6] | r | PORT14 | None
|[5] | r | PORT13 | None
|[4] | r | PORT12 | None
|[3] | r | PORT11 | None
|[2] | r | PORT10 | None
|[1] | r | PORT9 | None
|[0] | r | PORT8 | None
|===

PORT0_STATUS
[caption="Address: "]
.0x0208 - QSFP_PORT0_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | STRETCHING_SEEN | '1' if the module stretched SCL during the last transaction.
|[6] | r | RDATA_FIFO_EMPTY | '1' if the I2C read data buffer is empty.
|[5] | r | WDATA_FIFO_EMPTY | '1' if the I2C write data buffer is empty.
|[4] | r | BUSY | '1' if the I2C bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT1_STATUS
[caption="Address: "]
.0x0209 - QSFP_PORT1_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | STRETCHING_SEEN | '1' if the module stretched SCL during the last transaction.
|[6] | r | RDATA_FIFO_EMPTY | '1' if the I2C read data buffer is empty.
|[5] | r | WDATA_FIFO_EMPTY | '1' if the I2C write data buffer is empty.
|[4] | r | BUSY | '1' if the I2C bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT2_STATUS
[caption="Address: "]
.0x020a - QSFP_PORT2_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | STRETCHING_SEEN | '1' if the module stretched SCL during the last transaction.
|[6] | r | RDATA_FIFO_EMPTY | '1' if the I2C read data buffer is empty.
|[5] | r | WDATA_FIFO_EMPTY | '1' if the I2C write data buffer is empty.
|[4] | r | BUSY | '1' if the I2C bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT3_STATUS
[caption="Address: "]
.0x020b - QSFP_PORT3_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | STRETCHING_SEEN | '1' if the module stretched SCL during the last transaction.
|[6] | r | RDATA_FIFO_EMPTY | '1' if the I2C read data buffer is empty.
|[5] | r | WDATA_FIFO_EMPTY | '1' if the I2C write data buffer is empty.
|[4] | r | BUSY | '1' if the I2C bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT4_STATUS
[caption="Address: "]
.0x020c - QSFP_PORT4_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | STRETCHING_SEEN | '1' if the module stretched SCL during the last transaction.
|[6] | r | RDATA_FIFO_EMPTY | '1' if the I2C read data buffer is empty.
|[5] | r | WDATA_FIFO_EMPTY | '1' if the I2C write data buffer is empty.
|[4] | r | BUSY | '1' if the I2C bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT5_STATUS
[caption="Address: "]
.0x020d - QSFP_PORT5_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | STRETCHING_SEEN | '1' if the module stretched SCL during the last transaction.
|[6] | r | RDATA_FIFO_EMPTY | '1' if the I2C read data buffer is empty.
|[5] | r | WDATA_FIFO_EMPTY | '1' if the I2C write data buffer is empty.
|[4] | r | BUSY | '1' if the I2C bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT6_STATUS
[caption="Address: "]
.0x020e - QSFP_PORT6_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | STRETCHING_SEEN | '1' if the module stretched SCL during the last transaction.
|[6] | r | RDATA_FIFO_EMPTY | '1' if the I2C read data buffer is empty.
|[5] | r | WDATA_FIFO_EMPTY | '1' if the I2C write data buffer is empty.
|[4] | r | BUSY | '1' if the I2C bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT7_STATUS
[caption="Address: "]
.0x020f - QSFP_PORT7_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | STRETCHING_SEEN | '1' if the module stretched SCL during the last transaction.
|[6] | r | RDATA_FIFO_EMPTY | '1' if the I2C read data buffer is empty.
|[5] | r | WDATA_FIFO_EMPTY | '1' if the I2C write data buffer is empty.
|[4] | r | BUSY | '1' if the I2C bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT8_STATUS
[caption="Address: "]
.0x0210 - QSFP_PORT8_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | STRETCHING_SEEN | '1' if the module stretched SCL during the last transaction.
|[6] | r | RDATA_FIFO_EMPTY | '1' if the I2C read data buffer is empty.
|[5] | r | WDATA_FIFO_EMPTY | '1' if the I2C write data buffer is empty.
|[4] | r | BUSY | '1' if the I2C bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT9_STATUS
[caption="Address: "]
.0x0211 - QSFP_PORT9_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | STRETCHING_SEEN | '1' if the module stretched SCL during the last transaction.
|[6] | r | RDATA_FIFO_EMPTY | '1' if the I2C read data buffer is empty.
|[5] | r | WDATA_FIFO_EMPTY | '1' if the I2C write data buffer is empty.
|[4] | r | BUSY | '1' if the I2C bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT10_STATUS
[caption="Address: "]
.0x0212 - QSFP_PORT10_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | STRETCHING_SEEN | '1' if the module stretched SCL during the last transaction.
|[6] | r | RDATA_FIFO_EMPTY | '1' if the I2C read data buffer is empty.
|[5] | r | WDATA_FIFO_EMPTY | '1' if the I2C write data buffer is empty.
|[4] | r | BUSY | '1' if the I2C bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT11_STATUS
[caption="Address: "]
.0x0213 - QSFP_PORT11_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | STRETCHING_SEEN | '1' if the module stretched SCL during the last transaction.
|[6] | r | RDATA_FIFO_EMPTY | '1' if the I2C read data buffer is empty.
|[5] | r | WDATA_FIFO_EMPTY | '1' if the I2C write data buffer is empty.
|[4] | r | BUSY | '1' if the I2C bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT12_STATUS
[caption="Address: "]
.0x0214 - QSFP_PORT12_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | STRETCHING_SEEN | '1' if the module stretched SCL during the last transaction.
|[6] | r | RDATA_FIFO_EMPTY | '1' if the I2C read data buffer is empty.
|[5] | r | WDATA_FIFO_EMPTY | '1' if the I2C write data buffer is empty.
|[4] | r | BUSY | '1' if the I2C bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT13_STATUS
[caption="Address: "]
.0x0215 - QSFP_PORT13_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | STRETCHING_SEEN | '1' if the module stretched SCL during the last transaction.
|[6] | r | RDATA_FIFO_EMPTY | '1' if the I2C read data buffer is empty.
|[5] | r | WDATA_FIFO_EMPTY | '1' if the I2C write data buffer is empty.
|[4] | r | BUSY | '1' if the I2C bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT14_STATUS
[caption="Address: "]
.0x0216 - QSFP_PORT14_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | STRETCHING_SEEN | '1' if the module stretched SCL during the last transaction.
|[6] | r | RDATA_FIFO_EMPTY | '1' if the I2C read data buffer is empty.
|[5] | r | WDATA_FIFO_EMPTY | '1' if the I2C write data buffer is empty.
|[4] | r | BUSY | '1' if the I2C bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT15_STATUS
[caption="Address: "]
.0x0217 - QSFP_PORT15_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | STRETCHING_SEEN | '1' if the module stretched SCL during the last transaction.
|[6] | r | RDATA_FIFO_EMPTY | '1' if the I2C read data buffer is empty.
|[5] | r | WDATA_FIFO_EMPTY | '1' if the I2C write data buffer is empty.
|[4] | r | BUSY | '1' if the I2C bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT0_CONTROL
[caption="Address: "]
.0x0218 - QSFP_PORT0_CONTROL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:3] |  | - | Reserved
|[2] | rw | RDATA_FIFO_CLEAR | Setting this bit will clear the I2C read data FIFO. This bit auto-clears.
|[1] | rw | WDATA_FIFO_CLEAR | Setting this bit will clear the I2C write data FIFO. This bit auto-clears.
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

PORT1_CONTROL
[caption="Address: "]
.0x0219 - QSFP_PORT1_CONTROL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:3] |  | - | Reserved
|[2] | rw | RDATA_FIFO_CLEAR | Setting this bit will clear the I2C read data FIFO. This bit auto-clears.
|[1] | rw | WDATA_FIFO_CLEAR | Setting this bit will clear the I2C write data FIFO. This bit auto-clears.
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

PORT2_CONTROL
[caption="Address: "]
.0x021a - QSFP_PORT2_CONTROL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:3] |  | - | Reserved
|[2] | rw | RDATA_FIFO_CLEAR | Setting this bit will clear the I2C read data FIFO. This bit auto-clears.
|[1] | rw | WDATA_FIFO_CLEAR | Setting this bit will clear the I2C write data FIFO. This bit auto-clears.
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

PORT3_CONTROL
[caption="Address: "]
.0x021b - QSFP_PORT3_CONTROL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:3] |  | - | Reserved
|[2] | rw | RDATA_FIFO_CLEAR | Setting this bit will clear the I2C read data FIFO. This bit auto-clears.
|[1] | rw | WDATA_FIFO_CLEAR | Setting this bit will clear the I2C write data FIFO. This bit auto-clears.
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

PORT4_CONTROL
[caption="Address: "]
.0x021c - QSFP_PORT4_CONTROL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:3] |  | - | Reserved
|[2] | rw | RDATA_FIFO_CLEAR | Setting this bit will clear the I2C read data FIFO. This bit auto-clears.
|[1] | rw | WDATA_FIFO_CLEAR | Setting this bit will clear the I2C write data FIFO. This bit auto-clears.
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

PORT5_CONTROL
[caption="Address: "]
.0x021d - QSFP_PORT5_CONTROL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:3] |  | - | Reserved
|[2] | rw | RDATA_FIFO_CLEAR | Setting this bit will clear the I2C read data FIFO. This bit auto-clears.
|[1] | rw | WDATA_FIFO_CLEAR | Setting this bit will clear the I2C write data FIFO. This bit auto-clears.
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

PORT6_CONTROL
[caption="Address: "]
.0x021e - QSFP_PORT6_CONTROL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:3] |  | - | Reserved
|[2] | rw | RDATA_FIFO_CLEAR | Setting this bit will clear the I2C read data FIFO. This bit auto-clears.
|[1] | rw | WDATA_FIFO_CLEAR | Setting this bit will clear the I2C write data FIFO. This bit auto-clears.
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

PORT7_CONTROL
[caption="Address: "]
.0x021f - QSFP_PORT7_CONTROL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:3] |  | - | Reserved
|[2] | rw | RDATA_FIFO_CLEAR | Setting this bit will clear the I2C read data FIFO. This bit auto-clears.
|[1] | rw | WDATA_FIFO_CLEAR | Setting this bit will clear the I2C write data FIFO. This bit auto-clears.
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

PORT8_CONTROL
[caption="Address: "]
.0x0220 - QSFP_PORT8_CONTROL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:3] |  | - | Reserved
|[2] | rw | RDATA_FIFO_CLEAR | Setting this bit will clear the I2C read data FIFO. This bit auto-clears.
|[1] | rw | WDATA_FIFO_CLEAR | Setting this bit will clear the I2C write data FIFO. This bit auto-clears.
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

PORT9_CONTROL
[caption="Address: "]
.0x0221 - QSFP_PORT9_CONTROL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:3] |  | - | Reserved
|[2] | rw | RDATA_FIFO_CLEAR | Setting this bit will clear the I2C read data FIFO. This bit auto-clears.
|[1] | rw | WDATA_FIFO_CLEAR | Setting this bit will clear the I2C write data FIFO. This bit auto-clears.
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

PORT10_CONTROL
[caption="Address: "]
.0x0222 - QSFP_PORT10_CONTROL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:3] |  | - | Reserved
|[2] | rw | RDATA_FIFO_CLEAR | Setting this bit will clear the I2C read data FIFO. This bit auto-clears.
|[1] | rw | WDATA_FIFO_CLEAR | Setting this bit will clear the I2C write data FIFO. This bit auto-clears.
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

PORT11_CONTROL
[caption="Address: "]
.0x0223 - QSFP_PORT11_CONTROL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:3] |  | - | Reserved
|[2] | rw | RDATA_FIFO_CLEAR | Setting this bit will clear the I2C read data FIFO. This bit auto-clears.
|[1] | rw | WDATA_FIFO_CLEAR | Setting this bit will clear the I2C write data FIFO. This bit auto-clears.
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

PORT12_CONTROL
[caption="Address: "]
.0x0224 - QSFP_PORT12_CONTROL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:3] |  | - | Reserved
|[2] | rw | RDATA_FIFO_CLEAR | Setting this bit will clear the I2C read data FIFO. This bit auto-clears.
|[1] | rw | WDATA_FIFO_CLEAR | Setting this bit will clear the I2C write data FIFO. This bit auto-clears.
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

PORT13_CONTROL
[caption="Address: "]
.0x0225 - QSFP_PORT13_CONTROL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:3] |  | - | Reserved
|[2] | rw | RDATA_FIFO_CLEAR | Setting this bit will clear the I2C read data FIFO. This bit auto-clears.
|[1] | rw | WDATA_FIFO_CLEAR | Setting this bit will clear the I2C write data FIFO. This bit auto-clears.
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

PORT14_CONTROL
[caption="Address: "]
.0x0226 - QSFP_PORT14_CONTROL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:3] |  | - | Reserved
|[2] | rw | RDATA_FIFO_CLEAR | Setting this bit will clear the I2C read data FIFO. This bit auto-clears.
|[1] | rw | WDATA_FIFO_CLEAR | Setting this bit will clear the I2C write data FIFO. This bit auto-clears.
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

PORT15_CONTROL
[caption="Address: "]
.0x0227 - QSFP_PORT15_CONTROL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:3] |  | - | Reserved
|[2] | rw | RDATA_FIFO_CLEAR | Setting this bit will clear the I2C read data FIFO. This bit auto-clears.
|[1] | rw | WDATA_FIFO_CLEAR | Setting this bit will clear the I2C write data FIFO. This bit auto-clears.
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

Ports 0 -> 7 SW control of HSC enable. Clear bit to remove module power.
[caption="Address: "]
.0x0228 - QSFP_SW_POWER_EN0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT7 | None
|[6] | rw | PORT6 | None
|[5] | rw | PORT5 | None
|[4] | rw | PORT4 | None
|[3] | rw | PORT3 | None
|[2] | rw | PORT2 | None
|[1] | rw | PORT1 | None
|[0] | rw | PORT0 | None
|===

Ports 8 -> 15 SW control of HSC enable. Clear bit to remove module power.
[caption="Address: "]
.0x0229 - QSFP_SW_POWER_EN1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT15 | None
|[6] | rw | PORT14 | None
|[5] | rw | PORT13 | None
|[4] | rw | PORT12 | None
|[3] | rw | PORT11 | None
|[2] | rw | PORT10 | None
|[1] | rw | PORT9 | None
|[0] | rw | PORT8 | None
|===

Ports 0 -> 7 HSC enable pin state. Enabled when the corresponding SW_POWER_EN0 and MODPRSL0 bits are asserted.
[caption="Address: "]
.0x022a - QSFP_POWER_EN0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT7 | None
|[6] | r | PORT6 | None
|[5] | r | PORT5 | None
|[4] | r | PORT4 | None
|[3] | r | PORT3 | None
|[2] | r | PORT2 | None
|[1] | r | PORT1 | None
|[0] | r | PORT0 | None
|===

Ports 8 -> 15 HSC enable pin state. Enabled when the corresponding SW_POWER_EN1 and MODPRSL1 bits are asserted.
[caption="Address: "]
.0x022b - QSFP_POWER_EN1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT15 | None
|[6] | r | PORT14 | None
|[5] | r | PORT13 | None
|[4] | r | PORT12 | None
|[3] | r | PORT11 | None
|[2] | r | PORT10 | None
|[1] | r | PORT9 | None
|[0] | r | PORT8 | None
|===

Ports 0 -> 7 HSC power good
[caption="Address: "]
.0x022c - QSFP_POWER_GOOD0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT7 | None
|[6] | r | PORT6 | None
|[5] | r | PORT5 | None
|[4] | r | PORT4 | None
|[3] | r | PORT3 | None
|[2] | r | PORT2 | None
|[1] | r | PORT1 | None
|[0] | r | PORT0 | None
|===

Ports 8 -> 15 HSC power good
[caption="Address: "]
.0x022d - QSFP_POWER_GOOD1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT15 | None
|[6] | r | PORT14 | None
|[5] | r | PORT13 | None
|[4] | r | PORT12 | None
|[3] | r | PORT11 | None
|[2] | r | PORT10 | None
|[1] | r | PORT9 | None
|[0] | r | PORT8 | None
|===

Ports 0 -> 7 HSC power good not asserted within period after enabled
[caption="Address: "]
.0x022e - QSFP_POWER_GOOD_TIMEOUT0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT7 | None
|[6] | r | PORT6 | None
|[5] | r | PORT5 | None
|[4] | r | PORT4 | None
|[3] | r | PORT3 | None
|[2] | r | PORT2 | None
|[1] | r | PORT1 | None
|[0] | r | PORT0 | None
|===

Ports 8 -> 15 HSC power good not asserted within period after enabled
[caption="Address: "]
.0x022f - QSFP_POWER_GOOD_TIMEOUT1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT15 | None
|[6] | r | PORT14 | None
|[5] | r | PORT13 | None
|[4] | r | PORT12 | None
|[3] | r | PORT11 | None
|[2] | r | PORT10 | None
|[1] | r | PORT9 | None
|[0] | r | PORT8 | None
|===

Ports 0 -> 7 HSC power good lost after successful enable
[caption="Address: "]
.0x0230 - QSFP_POWER_GOOD_LOST0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT7 | None
|[6] | r | PORT6 | None
|[5] | r | PORT5 | None
|[4] | r | PORT4 | None
|[3] | r | PORT3 | None
|[2] | r | PORT2 | None
|[1] | r | PORT1 | None
|[0] | r | PORT0 | None
|===

Ports 8 -> 15 HSC power good lost after successful enable
[caption="Address: "]
.0x0231 - QSFP_POWER_GOOD_LOST1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT15 | None
|[6] | r | PORT14 | None
|[5] | r | PORT13 | None
|[4] | r | PORT12 | None
|[3] | r | PORT11 | None
|[2] | r | PORT10 | None
|[1] | r | PORT9 | None
|[0] | r | PORT8 | None
|===

Ports 0 -> 7 Module ResetL
[caption="Address: "]
.0x0232 - QSFP_MOD_RESETL0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT7 | None
|[6] | rw | PORT6 | None
|[5] | rw | PORT5 | None
|[4] | rw | PORT4 | None
|[3] | rw | PORT3 | None
|[2] | rw | PORT2 | None
|[1] | rw | PORT1 | None
|[0] | rw | PORT0 | None
|===

Ports 8 -> 15 Module ResetL
[caption="Address: "]
.0x0233 - QSFP_MOD_RESETL1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT15 | None
|[6] | rw | PORT14 | None
|[5] | rw | PORT13 | None
|[4] | rw | PORT12 | None
|[3] | rw | PORT11 | None
|[2] | rw | PORT10 | None
|[1] | rw | PORT9 | None
|[0] | rw | PORT8 | None
|===

Ports 0 -> 7 Module LPMode/TxDis
[caption="Address: "]
.0x0234 - QSFP_MOD_LPMODE0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT7 | None
|[6] | rw | PORT6 | None
|[5] | rw | PORT5 | None
|[4] | rw | PORT4 | None
|[3] | rw | PORT3 | None
|[2] | rw | PORT2 | None
|[1] | rw | PORT1 | None
|[0] | rw | PORT0 | None
|===

Ports 8 -> 15 Module LPMode/TxDis
[caption="Address: "]
.0x0235 - QSFP_MOD_LPMODE1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT15 | None
|[6] | rw | PORT14 | None
|[5] | rw | PORT13 | None
|[4] | rw | PORT12 | None
|[3] | rw | PORT11 | None
|[2] | rw | PORT10 | None
|[1] | rw | PORT9 | None
|[0] | rw | PORT8 | None
|===

Ports 0 -> 7 Module ModPrsL
[caption="Address: "]
.0x0236 - QSFP_MOD_MODPRSL0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT7 | None
|[6] | r | PORT6 | None
|[5] | r | PORT5 | None
|[4] | r | PORT4 | None
|[3] | r | PORT3 | None
|[2] | r | PORT2 | None
|[1] | r | PORT1 | None
|[0] | r | PORT0 | None
|===

Ports 8 -> 15 Module ModPrsL
[caption="Address: "]
.0x0237 - QSFP_MOD_MODPRSL1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT15 | None
|[6] | r | PORT14 | None
|[5] | r | PORT13 | None
|[4] | r | PORT12 | None
|[3] | r | PORT11 | None
|[2] | r | PORT10 | None
|[1] | r | PORT9 | None
|[0] | r | PORT8 | None
|===

Ports 0 -> 7 Module IntL/RxLOS
[caption="Address: "]
.0x0238 - QSFP_MOD_INTL0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT7 | None
|[6] | r | PORT6 | None
|[5] | r | PORT5 | None
|[4] | r | PORT4 | None
|[3] | r | PORT3 | None
|[2] | r | PORT2 | None
|[1] | r | PORT1 | None
|[0] | r | PORT0 | None
|===

Ports 8 -> 15 Module IntL/RxLOS
[caption="Address: "]
.0x0239 - QSFP_MOD_INTL1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT15 | None
|[6] | r | PORT14 | None
|[5] | r | PORT13 | None
|[4] | r | PORT12 | None
|[3] | r | PORT11 | None
|[2] | r | PORT10 | None
|[1] | r | PORT9 | None
|[0] | r | PORT8 | None
|===

Port 0 I2C data FIFOs. Reading this address pulls from the rdata FIFO, writing it pushes to the wdata FIFO.
[caption="Address: "]
.0x0280 - QSFP_PORT0_I2C_DATA Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | DATA | None
|===

Port 1 I2C data FIFOs. Reading this address pulls from the rdata FIFO, writing it pushes to the wdata FIFO.
[caption="Address: "]
.0x0281 - QSFP_PORT1_I2C_DATA Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | DATA | None
|===

Port 2 I2C data FIFOs. Reading this address pulls from the rdata FIFO, writing it pushes to the wdata FIFO.
[caption="Address: "]
.0x0282 - QSFP_PORT2_I2C_DATA Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | DATA | None
|===

Port 3 I2C data FIFOs. Reading this address pulls from the rdata FIFO, writing it pushes to the wdata FIFO.
[caption="Address: "]
.0x0283 - QSFP_PORT3_I2C_DATA Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | DATA | None
|===

Port 4 I2C data FIFOs. Reading this address pulls from the rdata FIFO, writing it pushes to the wdata FIFO.
[caption="Address: "]
.0x0284 - QSFP_PORT4_I2C_DATA Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | DATA | None
|===

Port 5 I2C data FIFOs. Reading this address pulls from the rdata FIFO, writing it pushes to the wdata FIFO.
[caption="Address: "]
.0x0285 - QSFP_PORT5_I2C_DATA Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | DATA | None
|===

Port 6 I2C data FIFOs. Reading this address pulls from the rdata FIFO, writing it pushes to the wdata FIFO.
[caption="Address: "]
.0x0286 - QSFP_PORT6_I2C_DATA Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | DATA | None
|===

Port 7 I2C data FIFOs. Reading this address pulls from the rdata FIFO, writing it pushes to the wdata FIFO.
[caption="Address: "]
.0x0287 - QSFP_PORT7_I2C_DATA Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | DATA | None
|===

Port 8 I2C data FIFOs. Reading this address pulls from the rdata FIFO, writing it pushes to the wdata FIFO.
[caption="Address: "]
.0x0288 - QSFP_PORT8_I2C_DATA Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | DATA | None
|===

Port 9 I2C data FIFOs. Reading this address pulls from the rdata FIFO, writing it pushes to the wdata FIFO.
[caption="Address: "]
.0x0289 - QSFP_PORT9_I2C_DATA Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | DATA | None
|===

Port 10 I2C data FIFOs. Reading this address pulls from the rdata FIFO, writing it pushes to the wdata FIFO.
[caption="Address: "]
.0x028a - QSFP_PORT10_I2C_DATA Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | DATA | None
|===

Port 11 I2C data FIFOs. Reading this address pulls from the rdata FIFO, writing it pushes to the wdata FIFO.
[caption="Address: "]
.0x028b - QSFP_PORT11_I2C_DATA Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | DATA | None
|===

Port 12 I2C data FIFOs. Reading this address pulls from the rdata FIFO, writing it pushes to the wdata FIFO.
[caption="Address: "]
.0x028c - QSFP_PORT12_I2C_DATA Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | DATA | None
|===

Port 13 I2C data FIFOs. Reading this address pulls from the rdata FIFO, writing it pushes to the wdata FIFO.
[caption="Address: "]
.0x028d - QSFP_PORT13_I2C_DATA Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | DATA | None
|===

Port 14 I2C data FIFOs. Reading this address pulls from the rdata FIFO, writing it pushes to the wdata FIFO.
[caption="Address: "]
.0x028e - QSFP_PORT14_I2C_DATA Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | DATA | None
|===

Port 15 I2C data FIFOs. Reading this address pulls from the rdata FIFO, writing it pushes to the wdata FIFO.
[caption="Address: "]
.0x028f - QSFP_PORT15_I2C_DATA Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | DATA | None
|===




