{"vcs1":{"timestamp_begin":1739258291.629342619, "rt":0.27, "ut":0.11, "st":0.11}}
{"vcselab":{"timestamp_begin":1739258291.977264961, "rt":0.24, "ut":0.15, "st":0.08}}
{"link":{"timestamp_begin":1739258292.279263899, "rt":0.14, "ut":0.08, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739258291.400971612}
{"VCS_COMP_START_TIME": 1739258291.400971612}
{"VCS_COMP_END_TIME": 1739258292.495555297}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150344}}
