[
    {
      "doi":"10.1109/ISSCC.2019.8662286",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"ISSCC 2019 Executive Committee",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":1,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Provides a listing of current committee members and society officers.",
      "article_number":"8662286",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662286",
      "html_url":"https://ieeexplore.ieee.org/document/8662286/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662286/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"530",
      "end_page":"530",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662287",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"EE2: How to Save Lives with Circuits",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":2,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"No abstract or record of the presentations were made available for publication as part of the conference proceedings. The workshop highlights circuits and their impact on healthcare-related industries. The goal of the panel is to provide perspectives from system architects, security experts and circuit designers on where we should be heading with the large amount of data that is being generated from more advanced tests and increased monitoring of our current health status.",
      "article_number":"8662287",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662287",
      "html_url":"https://ieeexplore.ieee.org/document/8662287/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"i",
      "end_page":"ii",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Security",
            "Medical devices",
            "Medical services",
            "Technological innovation",
            "Neuroscience",
            "Monitoring",
            "Probes"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662288",
      "cat_title":"DRAM",
      "cat_num": 23,
      "title":"ISSCC 2019 Session 23 Overview: DRAM",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":3,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662288",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662288",
      "html_url":"https://ieeexplore.ieee.org/document/8662288/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"376",
      "end_page":"377",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662289",
      "cat_title":"4G/5G Transceivers",
      "cat_num": 21,
      "title":"ISSCC 2019 Session 21 Overview: 4G/5G Transceivers",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":4,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662289",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662289",
      "html_url":"https://ieeexplore.ieee.org/document/8662289/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"342",
      "end_page":"343",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662290",
      "cat_title":"Nyquist-Rate ADCs",
      "cat_num": 3,
      "title":"3.1 A 3.2GS/s 10 ENOB 61mW Ringamp ADC in 16nm with Background Monitoring of Distortion",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":5,
      "authors":{
        "authors":[
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37399879200",
            "id":37399879200,
            "full_name":"Benjamin Hershberg",
            "author_order":1
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37400504000",
            "id":37400504000,
            "full_name":"Davide Dermit",
            "author_order":2
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700878",
            "id":37086700878,
            "full_name":"Barend van Liempd",
            "author_order":3
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37284437400",
            "id":37284437400,
            "full_name":"Ewout Martens",
            "author_order":4
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085453872",
            "id":37085453872,
            "full_name":"Nereo Markulic",
            "author_order":5
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086380352",
            "id":37086380352,
            "full_name":"Jorge Lagos",
            "author_order":6
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37268745200",
            "id":37268745200,
            "full_name":"Jan Craninckx",
            "author_order":7
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Giga-sample ADCs targeting high performance communication applications such as direct-RF sampling all rely on some form of residue amplification to minimize the number of interleaved channels and meet demanding specifications. Despite architectural efforts to reduce the total number of amplifiers in the system, the challenges associated with designing them for high bandwidth and linearity has limited reported power efficiencies [1]. In this work, we show that ring amplification [2] can overcome this longstanding bottleneck. In an architecture using 36 ringamps, the 3.2GS/s ADC consuming 61.3mW has a Nyquist SNDR of 61.7dB, SFDR of 73.3dB, Walden FoM of 19.2fJ/conv-step, and Schreier FoM of 165.9dB. Furthermore, we demonstrate a general technique whereby the signal-to-distortion ratio (SDR) of any amplifier in the system can be independently monitored in the background with an analog hardware overhead of only one comparator.",
      "article_number":"8662290",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662290",
      "html_url":"https://ieeexplore.ieee.org/document/8662290/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662290/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"58",
      "end_page":"60",
      "citing_paper_count":9,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Estimation",
            "Monitoring",
            "Distortion",
            "Pipelines",
            "Capacitors",
            "Bandwidth",
            "Hardware"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662291",
      "cat_title":"Techniques for Low-Power & High-Performance Wireless",
      "cat_num": 28,
      "title":"28.2 A 220μW -85dBm Sensitivity BLE-Compliant Wake-up Receiver Achieving -60dB SIR via Single-Die Multi- Channel FBAR-Based Filtering and a 4-Dimentional Wake-Up Signature",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":6,
      "authors":{
        "authors":[
          {
            "affiliation":"University of California, San Diego, La Jolla, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086178816",
            "id":37086178816,
            "full_name":"Po-Han Peter Wang",
            "author_order":1
          },
          {
            "affiliation":"University of California, San Diego, La Jolla, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37584886400",
            "id":37584886400,
            "full_name":"Patrick P. Mercier",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Wake-up receivers (WuRXs) offer an attractive low-power means to synchronize low-average-throughput wireless devices without requiring energy-expensive periodic synchronization routines between primary radios. To achieve low-power operation, most prior-art WuRXs tend to utilize custom OOK or FSK modulation schemes that are not compliant with any standards, while also forgoing important capabilities present in more powerful radios, such as the ability to operate in the presence of potentially large interferers or dynamically switch between multiple channels - both of which are very important when operating in congested bands. Since Bluetooth Low Energy (BLE) is one of the most popular standards for lowpower IoT devices, prior work has endeavored to develop BLE-compliant WuRXs that achieve low-power operation through means of back-channel (BC) communication - signals that are generated by a standard-compliant BLE TX, yet encode information in a modality that can be demodulated by low-power means (e.g., direct energy detection [1,2]). Unfortunately, the wideband energy detectors in [1,2] not only directly demodulate interferers with no channel selectivity, they also introduce significant demodulated RF noise, limiting sensitivity to -56.5dBm at 236nW and -58dBm at 164μW, respectively. To impart channel selectivity, a mixer-first architecture was demonstrated in [3], achieving a sensitivity of -80dBm at 230μW, though this does not include the power of a PLL or FLL to stabilize the free-running single-channel VCO. To facilitate stabilized multichannel operation, a 120μW crystal-stabilized FLL-based LO generator was included in [4] with frequency hopping support, for a total WuRX power of 150μW. While selective, the design achieved a sensitivity of only -57.5dBm.",
      "article_number":"8662291",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662291",
      "html_url":"https://ieeexplore.ieee.org/document/8662291/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662291/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"440",
      "end_page":"442",
      "citing_paper_count":1,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Frequency shift keying",
            "Film bulk acoustic resonators",
            "Sensitivity",
            "Receivers",
            "Phase locked loops",
            "Wireless fidelity",
            "Frequency measurement"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662292",
      "cat_title":"Advanced Wireline Techniques",
      "cat_num": 30,
      "title":"30.7 An 8b Injection-Locked Phase Rotator with Dynamic Multiphase Injection for 28/56/112Gb/s Serdes Application",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":7,
      "authors":{
        "authors":[
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38065545700",
            "id":38065545700,
            "full_name":"Yi-Chieh Huang",
            "author_order":1
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702541",
            "id":37086702541,
            "full_name":"Bo-Jiun Chen",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Growing traffic in data centers imposes multiple challenges on serial link design with higher speed and stringent power requirements. Clocking is one major challenge due to the significant portion of total power that clock distribution consumes in a serial link. Recent publications [1-4] deploy either a delay-locked loop (DLL), or an Injection-locked ring oscillator (ILRO) combined with phase interpolators (PIs) to generate multiphase clocks. For example, a 28Gb/s quarter-rate NRZ receiver requires an 8-phase 7GHz clock while a 56/112Gb/s DSP-based PAM-4 receiver requires a 4/8-phase 7GHz clock. In this work, the proposed injection-locked phase rotator (ILPR) can provide multiphase clocks without multiple PIs or a multiphase input clock.",
      "article_number":"8662292",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662292",
      "html_url":"https://ieeexplore.ieee.org/document/8662292/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662292/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"486",
      "end_page":"488",
      "citing_paper_count":2,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Clocks",
            "MOS devices",
            "Switches",
            "Frequency locked loops",
            "Correlation",
            "Resistors",
            "Ring oscillators"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662293",
      "cat_title":"Adaptive Digital & Clocking Techniques",
      "cat_num": 19,
      "title":"19.6 A 40-to-80MHz Sub-4μW/MHz ULV Cortex-M0 MCU SoC in 28nm FDSOI With Dual-Loop Adaptive Back-Bias Generator for 20μs Wake-Up From Deep Fully Retentive Sleep Mode",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":8,
      "authors":{
        "authors":[
          {
            "affiliation":"UCLouvain, Louvain-la-Neuve, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37543284400",
            "id":37543284400,
            "full_name":"David Bol",
            "author_order":1
          },
          {
            "affiliation":"UCLouvain, Louvain-la-Neuve, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086454903",
            "id":37086454903,
            "full_name":"Maxime Schramme",
            "author_order":2
          },
          {
            "affiliation":"UCLouvain, Louvain-la-Neuve, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086260100",
            "id":37086260100,
            "full_name":"Ludovic Moreau",
            "author_order":3
          },
          {
            "affiliation":"UCLouvain, Louvain-la-Neuve, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085589879",
            "id":37085589879,
            "full_name":"Thomas Haine",
            "author_order":4
          },
          {
            "affiliation":"UCLouvain, Louvain-la-Neuve, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086346643",
            "id":37086346643,
            "full_name":"Pengcheng Xu",
            "author_order":5
          },
          {
            "affiliation":"UCLouvain, Louvain-la-Neuve, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085662936",
            "id":37085662936,
            "full_name":"Charlotte Frenkel",
            "author_order":6
          },
          {
            "affiliation":"UCLouvain, Louvain-la-Neuve, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086053567",
            "id":37086053567,
            "full_name":"Rémi Dekimpe",
            "author_order":7
          },
          {
            "affiliation":"e-peas semiconductors, Louvain-la-Neuve, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37072821200",
            "id":37072821200,
            "full_name":"François Stas",
            "author_order":8
          },
          {
            "affiliation":"UCLouvain, Louvain-la-Neuve, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37268455200",
            "id":37268455200,
            "full_name":"Denis Flandre",
            "author_order":9
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Near-threshold circuits operating at ultra-low voltage (ULV) have matured with integration in commercial products, such as ultra-low-power (ULP) MCUs for the IoT [1]. In this market, MCU design faces the key performance tradeoff between speed, active power, deep-sleep retention power and wakeup time, with the challenge of preserving it over PVT corners. We present a ULP MCU SoC in 28nm FDSOI codenamed SleepRunner, exploiting back-biasing (BB) capability of FDSOI to push the performance tradeoff beyond the state-of-the-art.",
      "article_number":"8662293",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662293",
      "html_url":"https://ieeexplore.ieee.org/document/8662293/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662293/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"322",
      "end_page":"324",
      "citing_paper_count":2,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Silicon-on-insulator",
            "Random access memory",
            "Generators",
            "Clocks",
            "Sensitivity",
            "Delays",
            "Logic gates"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662294",
      "cat_title":"DC-DC Converters",
      "cat_num": 8,
      "title":"8.5 A Fully Integrated Voltage Regulator in 14nm CMOS with Package-Embedded Air-Core Inductor Featuring Self-Trimmed, Digitally Controlled Variable On-Time Discontinuous Conduction Mode Operation",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":9,
      "authors":{
        "authors":[
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/38232632000",
            "id":38232632000,
            "full_name":"Christopher Schaef",
            "author_order":1
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/38581147100",
            "id":38581147100,
            "full_name":"Nachiket Desai",
            "author_order":2
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37375000600",
            "id":37375000600,
            "full_name":"Harish Krishnamurthy",
            "author_order":3
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085734170",
            "id":37085734170,
            "full_name":"Sheldon Weng",
            "author_order":4
          },
          {
            "affiliation":"Intel, Chandler, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699496",
            "id":37086699496,
            "full_name":"Huong Do",
            "author_order":5
          },
          {
            "affiliation":"Intel, Chandler, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37885630800",
            "id":37885630800,
            "full_name":"William Lambert",
            "author_order":6
          },
          {
            "affiliation":"Intel, Chandler, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37267375200",
            "id":37267375200,
            "full_name":"Kaladhar Radhakrishnan",
            "author_order":7
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085469601",
            "id":37085469601,
            "full_name":"Krishnan Ravichandran",
            "author_order":8
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37285026600",
            "id":37285026600,
            "full_name":"James Tschanz",
            "author_order":9
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37268283400",
            "id":37268283400,
            "full_name":"Vivek De",
            "author_order":10
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Fully Integrated Voltage Regulators (FIVR) with package-embedded air-core inductors [1] or on-die solenoid inductors with planar magnetic core [2] promise efficient power delivery and fine-grain wide-range DVFS in complex SoCs while providing fast transient response. The FIVR must provide high conversion efficiency across a wide operating range of output voltages and load currents, including light to medium loads, to maximize the overall energy efficiency of the SoC across different power states. Phase shedding and switch scaling have been used for high-frequency FIVR designs with pulse-width modulation (PWM) control in continuous conduction mode (CCM) to maintain high efficiency for large load currents [1–5], and pulse-frequency modulation (PFM) and hysteretic control have been used to achieve high efficiency across light to medium loads [3–5]. In this paper, we present an FIVR in 14nm CMOS with a 2.5nH air-core inductor embedded in an ultrathin coreless package $( 200 \\mu m$ thick) (Fig. 8.5.7), featuring self-trimmed, soft-switched and digitally controlled variable ON-time DCM operation up to 70MHz to achieve high conversion efficiencies across light to medium load currents ranging from 5mA to 500mA and wide 0.7-1.2V output voltage range. The FIVR uses a cascoded thin-gate powertrain (Fig. 8.5.1) to support input voltages up to 2Vmax with the cascode bias rail set at $V_{in} /2$ which consumes $\\lt/p\\gt\\lt1$ uA at light load. A small thick-gate device is connected across the inductor to dampen oscillations when the power stage is in a high-impedance state. The output voltage is monitored by a comparator with sub-ns response time which triggers an inductor current pulse when the output drops below the reference voltage. A resistor divider with a feedforward capacitor is used to achieve fast response time.",
      "article_number":"8662294",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662294",
      "html_url":"https://ieeexplore.ieee.org/document/8662294/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662294/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"154",
      "end_page":"156",
      "citing_paper_count":8,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Inductors",
            "Voltage measurement",
            "Voltage control",
            "Current measurement",
            "Loss measurement",
            "Switches",
            "Regulators"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662295",
      "cat_title":"Technologies for Human Interaction & Health",
      "cat_num": 17,
      "title":"17.5 A 0.8mm3 Ultrasonic Implantable Wireless Neural Recording System With Linear AM Backscattering",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":10,
      "authors":{
        "authors":[
          {
            "affiliation":"University of California, Berkeley, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085659046",
            "id":37085659046,
            "full_name":"Mohammad Meraj Ghanbari",
            "author_order":1
          },
          {
            "affiliation":"University of California, Berkeley, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086054720",
            "id":37086054720,
            "full_name":"David K. Piech",
            "author_order":2
          },
          {
            "affiliation":"University of California, Berkeley, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086381014",
            "id":37086381014,
            "full_name":"Konlin Shen",
            "author_order":3
          },
          {
            "affiliation":"University of California, Berkeley, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698688",
            "id":37086698688,
            "full_name":"Sina Faraji Alamouti",
            "author_order":4
          },
          {
            "affiliation":"University of California, Berkeley, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698193",
            "id":37086698193,
            "full_name":"Cem Yalcin",
            "author_order":5
          },
          {
            "affiliation":"University of California, Berkeley, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085882497",
            "id":37085882497,
            "full_name":"Benjamin C. Johnson",
            "author_order":6
          },
          {
            "affiliation":"University of California, Berkeley, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37265908300",
            "id":37265908300,
            "full_name":"Jose M. Carmena",
            "author_order":7
          },
          {
            "affiliation":"University of California, Berkeley, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37371008900",
            "id":37371008900,
            "full_name":"Michel M. Maharbiz",
            "author_order":8
          },
          {
            "affiliation":"University of California, Berkeley, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274362400",
            "id":37274362400,
            "full_name":"Rikky Muller",
            "author_order":9
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Miniaturization of implantable neural recording systems to micron-scale volumes will enable minimally invasive implantation and alleviate cortical scarring, gliosis, and resulting signal degradation. Ultrasound (US) power transmission has been demonstrated to have high efficiency and low tissue attenuation for mm-scale implants at depth in tissue [1, 2, 3], but has not been demonstrated with precision recording circuitry. We present an US implantable wireless neural recording system scaled to 0.8mm3, verified to safely operate at 5cm depth with state of the art neural recording performance an average circuit power dissipation of 13μW, and 28.8μW including power conversion efficiency. Sub-mm scale is achieved through single-link power and communication on a single piezocrystal (Lead Zirconate Titanate, PZT) utilizing linear analog backscattering, small die area, and eliminating all other off-chip components.",
      "article_number":"8662295",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662295",
      "html_url":"https://ieeexplore.ieee.org/document/8662295/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662295/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"284",
      "end_page":"286",
      "citing_paper_count":8,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Backscatter",
            "Integrated circuits",
            "Acoustics",
            "Implants",
            "Wireless communication",
            "Frequency modulation"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662296",
      "cat_title":"Energy Harvesting & DC/DC Control Techniques",
      "cat_num": 27,
      "title":"27.6 Background Capacitor-Current-Sensor Calibration of DC-DC Buck Converter with DVS for Accurately Accelerating Load-Transient Response",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":11,
      "authors":{
        "authors":[
          {
            "affiliation":"National Cheng Kung University, Tainan, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37290475800",
            "id":37290475800,
            "full_name":"Tai-Haur Kuo",
            "author_order":1
          },
          {
            "affiliation":"National Cheng Kung University, Tainan, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085517283",
            "id":37085517283,
            "full_name":"Yi-Wei Huang",
            "author_order":2
          },
          {
            "affiliation":"National Cheng Kung University, Tainan, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38240273800",
            "id":38240273800,
            "full_name":"Pai-Yi Wang",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Switching buck converters with dynamic voltage scaling (DVS) for high-efficiency high-performance computing applications need to reduce the output-voltage undershoot/overshoot (VUS/VOS) and settling time tS under a large and fast-changing load current (Iload). A multiphase topology with a fast load-transient response meets these requirements. The load-transient response can be accurately accelerated to reduce VUS/VOS and tS to near their ideal values by measuring the output-capacitor current ICo to control the inductor's energizing and de-energizing times, since ICo instantly reflects the load-current transients. An integrated capacitor-current sensor (CCS) [1] can be used to sense ICo by emulating the output-capacitor impedance ZCo: comprising capacitance C0, the equivalent series resistance RESR, and inductance LESL. However, ICo will be inaccurately sensed if ZCo varies with different output voltages V0, manufacturing variations, PCB parasitics, temperature, and aging. The state-of-the-art CCS calibration technique [1] for such ZCo variations is suitable for foreground operation and DVS with pre-characterized V0 levels, since calibration starts immediately after being enabled and runs continuously until it ends. The CCS in [1] is calibrated with a low-power cost-effective comparator and successive approximation logic, with an acceptable calibration time TCAL for foreground operation. To broaden the range of applications, this work proposes an ADC-based CCS and a background CCS calibration (BCC) controller. The proposed CCS uses a flash ADC with a dynamic reference to shorten TCAL. The BCC controller automatically finds a quasi-steady state (QS), namely a short period of steady-state behavior when there is no load transient or DVS event, to trigger CCS calibration, and can interrupt CCS calibration when a load transient or a DVS event occurs. Since QSs generally exist, the BCC with a short TCAL can increase the flexibility of scheduling both load transients and DVS events. Thus, it is suitable for DVS with numerous V0 levels that account for in situ parameter variations.",
      "article_number":"8662296",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662296",
      "html_url":"https://ieeexplore.ieee.org/document/8662296/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662296/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"430",
      "end_page":"432",
      "citing_paper_count":2,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Calibration",
            "Transient analysis",
            "Voltage control",
            "Buck converters",
            "Detectors",
            "Timing",
            "Acceleration"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662297",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"EE3: Making a Career Choice",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":12,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"No abstract or record of the presentation was made available for publication as part of the conference proceedings. This evening interactive event will include several distinguished panelists representing a broad variety of career choices in the areas of start-ups, industry, research, and academia available to graduates in electrical and computer engineering. Following short introductory remarks by each panelist, this forum will open for audience interaction in which the audience is invited to express a broad range of questions to the panelists.",
      "article_number":"8662297",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662297",
      "html_url":"https://ieeexplore.ieee.org/document/8662297/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"i",
      "end_page":"i",
      "citing_paper_count":1,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Integrated circuits",
            "Engineering profession",
            "Facebook",
            "Wireless communication",
            "Electrical engineering",
            "Computer science",
            "Companies"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662298",
      "cat_title":"Machine Learning & Digital LDO Circuits",
      "cat_num": 14,
      "title":"14.5 A 0.6-to-1.1V Computationally Regulated Digital LDO with 2.79-Cycle Mean Settling Time and Autonomous Runtime Gain Tracking in 65nm CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":13,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Washington, Seattle, WA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086344313",
            "id":37086344313,
            "full_name":"Xun Sun",
            "author_order":1
          },
          {
            "affiliation":"University of Washington, Seattle, WA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699002",
            "id":37086699002,
            "full_name":"Akshat Boora",
            "author_order":2
          },
          {
            "affiliation":"University of Washington, Seattle, WA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702680",
            "id":37086702680,
            "full_name":"Wenbing Zhang",
            "author_order":3
          },
          {
            "affiliation":"University of Washington, Seattle, WA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38514844100",
            "id":38514844100,
            "full_name":"Venkata Rajesh Pamula",
            "author_order":4
          },
          {
            "affiliation":"University of Washington, Seattle, WA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37282014700",
            "id":37282014700,
            "full_name":"Visvesh Sathe",
            "author_order":5
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Low-Dropout Regulators (LDOs) play an important role in enabling fine-grained supply-voltage domains for energy-efficient SoC design [1]. Digital LDOs are of particular interest due to integration and scalability advantages, but their transient response is slowed down by intrinsic limitations in sampled feedback systems. Design margins to ensure stability across worst-case PVT conditions further degrade transient response. Meanwhile, voltage domains continue to shrink in size, thus mandating a faster LDO response to compensate for reduced available decoupling capacitance (decap).",
      "article_number":"8662298",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662298",
      "html_url":"https://ieeexplore.ieee.org/document/8662298/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662298/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"230",
      "end_page":"232",
      "citing_paper_count":11,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Regulators",
            "Transient response",
            "Stability analysis",
            "Tracking loops",
            "Temperature measurement",
            "Runtime",
            "MOS devices"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662299",
      "cat_title":"Noise-Shaped & VCO-Based ADCs",
      "cat_num": 20,
      "title":"20.2 A 40MHz-BW 320MS/s Passive Noise-Shaping SAR ADC With Passive Signal-Residue Summation in 14nm FinFET",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":14,
      "authors":{
        "authors":[
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37292128800",
            "id":37292128800,
            "full_name":"Ying-Zu Lin",
            "author_order":1
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38559867100",
            "id":38559867100,
            "full_name":"Chin-Yu Lin",
            "author_order":2
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085831615",
            "id":37085831615,
            "full_name":"Shan-Chih Tsou",
            "author_order":3
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085831640",
            "id":37085831640,
            "full_name":"Chih-Hou Tsai",
            "author_order":4
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085831746",
            "id":37085831746,
            "full_name":"Chao-Hsin Lu",
            "author_order":5
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"SAR ADCs are popular in mobile WiFi applications due to their low power and small area. SNR of 60-70dB is necessary to meet the noise budget for the downlink chain in the 802.11 ac/ax standards. Comparator noise and quantization noise are typically the dominant noise sources limiting the SNR. Recently, noise-shaping SAR (NS-SAR) ADCs have become popular to increase SNR by reducing these two noise sources through noise shaping.",
      "article_number":"8662299",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662299",
      "html_url":"https://ieeexplore.ieee.org/document/8662299/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662299/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"330",
      "end_page":"332",
      "citing_paper_count":21,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Noise shaping",
            "Signal to noise ratio",
            "Capacitors",
            "Capacitance",
            "Switches",
            "Timing",
            "Quantization (signal)"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662300",
      "cat_title":"Processors",
      "cat_num": 2,
      "title":"2.7 A 28nm 600MHz Automotive Flash Microcontroller with Virtualization-Assisted Processor for Next-Generation Automotive Architecture Complying with ISO26262 ASIL-D",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":15,
      "authors":{
        "authors":[
          {
            "affiliation":"Renesas Electronics, Kodaira, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37320737900",
            "id":37320737900,
            "full_name":"Sugako Otani",
            "author_order":1
          },
          {
            "affiliation":"Renesas Electronics, Kodaira, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698181",
            "id":37086698181,
            "full_name":"Norimasa Otsuki",
            "author_order":2
          },
          {
            "affiliation":"Renesas Electronics, Kodaira, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087291189",
            "id":37087291189,
            "full_name":"Yasufumi Suzuki",
            "author_order":3
          },
          {
            "affiliation":"Renesas Electronics, Kodaira, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37409326200",
            "id":37409326200,
            "full_name":"Naoto Okumura",
            "author_order":4
          },
          {
            "affiliation":"Renesas Electronics, Kodaira, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087291542",
            "id":37087291542,
            "full_name":"Shohei Maeda",
            "author_order":5
          },
          {
            "affiliation":"Renesas Electronics, Kodaira, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698741",
            "id":37086698741,
            "full_name":"Tomonori Yanagita",
            "author_order":6
          },
          {
            "affiliation":"Renesas Electronics, Kodaira, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37649986400",
            "id":37649986400,
            "full_name":"Takao Koike",
            "author_order":7
          },
          {
            "affiliation":"Renesas Electronics, Kodaira, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37270401900",
            "id":37270401900,
            "full_name":"Yasuhisa Shimazaki",
            "author_order":8
          },
          {
            "affiliation":"Renesas Electronics, Kodaira, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37400884900",
            "id":37400884900,
            "full_name":"Masao Ito",
            "author_order":9
          },
          {
            "affiliation":"Renesas Electronics, Kodaira, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700707",
            "id":37086700707,
            "full_name":"Minoru Uemura",
            "author_order":10
          },
          {
            "affiliation":"Renesas Electronics, Kodaira, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37360902400",
            "id":37360902400,
            "full_name":"Toshihiro Hattori",
            "author_order":11
          },
          {
            "affiliation":"Renesas Electronics, Kodaira, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38580504000",
            "id":38580504000,
            "full_name":"Tadaaki Yamauchi",
            "author_order":12
          },
          {
            "affiliation":"Renesas Electronics, Kodaira, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37320984200",
            "id":37320984200,
            "full_name":"Hiroyuki Kondo",
            "author_order":13
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Automotive architecture has been rapidly progressing toward integration and centralization [1]. Integration of multiple electronic control units (ECUs) reduces vehicle weight by deleting the wire harness between ECUs and the cooperative control of multiple functions, resulting in energy savings. The power consumption of automotive MCUs must be single-digit Watts under thermal constraints, and many functions have to be squeezed into one MCU. Adoption of a 28nm process is necessary for speed, power and density, because a conventional 40nm embedded flash process is insufficient on these axes. Furthermore, the integration of ECUs also mixes software components with varying safety integrity levels in one MCU. Resource isolation is inevitable for functional safety to avoid latent faults. In the autonomous driving era, data size and performance requirements will increase owing to the number and complexity of sensors requiring fusion in real time. Fast networks within vehicles are vital. With the evolution of sensor fusion, information centralization, and control decentralization, automotive architectures have been progressing toward increased integration and centralization.",
      "article_number":"8662300",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662300",
      "html_url":"https://ieeexplore.ieee.org/document/8662300/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662300/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"54",
      "end_page":"56",
      "citing_paper_count":5,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Automotive engineering",
            "Hardware",
            "Program processors",
            "Central Processing Unit",
            "Safety",
            "Computer architecture"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662301",
      "cat_title":"Power for 5G, Wireless Power, and GaN Converters",
      "cat_num":"15",
      "title":"15.4 A 52% Peak-Efficiency >1W Isolated Power Transfer System Using Fully Integrated Magnetic-Core Transformer",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":16,
      "authors":{
        "authors":[
          {
            "affiliation":"Analog Devices, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086173503",
            "id":37086173503,
            "full_name":"Zhuo Yue",
            "author_order":1
          },
          {
            "affiliation":"Analog Devices, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085780973",
            "id":37085780973,
            "full_name":"Ma Shaoyu",
            "author_order":2
          },
          {
            "affiliation":"Analog Devices, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086179233",
            "id":37086179233,
            "full_name":"Zhao Tianting",
            "author_order":3
          },
          {
            "affiliation":"Analog Devices, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701300",
            "id":37086701300,
            "full_name":"Qin Wenhui",
            "author_order":4
          },
          {
            "affiliation":"Analog Devices, Wilmington, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699759",
            "id":37086699759,
            "full_name":"Zhao Yuanyuan",
            "author_order":5
          },
          {
            "affiliation":"Analog Devices, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700569",
            "id":37086700569,
            "full_name":"Guo Yingjie",
            "author_order":6
          },
          {
            "affiliation":"Analog Devices, Wilmington, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37660733500",
            "id":37660733500,
            "full_name":"Chen Baoxing",
            "author_order":7
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Galvanic isolation is becoming increasingly important in a wide field of applications to guarantee human safety or better reliability in harsh industrial environments. The transfer of both data and power across an isolation barrier is often an essential requisite in these applications. While data transmission with galvanic isolation has been achieved through traditional optocouplers, capacitive coupling, or integrated transformers, transferring power across the isolation barrier presents several challenges regarding the size and the performance. Some of the state-of-the-art devices adopt post-processed micro-transformers [1], which use 6μm-thick plated Au for both the primary and secondary windings. The operating frequency of the integrated transformers is -180MHz to achieve optimal quality factor of ~10, thus the switching power loss reduces the efficiency below 35%. At such a high frequency, the radiated emissions are a big concern for end users, especially for automotive and medical applications. In this work, a fully integrated isolated power transfer system is demonstrated using an integrated transformer with magnetic core. It represents a major improvement due to higher quality factor and lower operation frequency as a result of magnetic core integration on silicon.",
      "article_number":"8662301",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662301",
      "html_url":"https://ieeexplore.ieee.org/document/8662301/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662301/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"244",
      "end_page":"246",
      "citing_paper_count":6,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Power generation",
            "Magnetic cores",
            "Pulse width modulation",
            "Switches",
            "Switching frequency",
            "Power transformers",
            "Resonant frequency"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662302",
      "cat_title":"Machine Learning",
      "cat_num": 7,
      "title":"7.7 LNPU: A 25.3TFLOPS/W Sparse Deep-Neural-Network Learning Processor with Fine-Grained Mixed Precision of FP8-FP16",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":17,
      "authors":{
        "authors":[
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085624164",
            "id":37085624164,
            "full_name":"Jinsu Lee",
            "author_order":1
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086042503",
            "id":37086042503,
            "full_name":"Juhyoung Lee",
            "author_order":2
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086285021",
            "id":37086285021,
            "full_name":"Donghyeon Han",
            "author_order":3
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085560828",
            "id":37085560828,
            "full_name":"Jinmook Lee",
            "author_order":4
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699675",
            "id":37086699675,
            "full_name":"Gwangtae Park",
            "author_order":5
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274307200",
            "id":37274307200,
            "full_name":"Hoi-Jun Yoo",
            "author_order":6
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Recently, deep neural network (DNN) hardware accelerators have been reported for energy-efficient deep learning (DL) acceleration [1-6]. Most prior DNN inference accelerators are trained in the cloud using public datasets; parameters are then downloaded to implement AI [1-5]. However, local DNN learning with domain-specific and private data is required meet various user preferences on edge or mobile devices. Since edge and mobile devices contain only limited computation capability with battery power, an energy-efficient DNN learning processor is necessary. Only [6] supported on-chip DNN learning, but it was not energy-efficient, as it did not utilize sparsity which represents 37%-61% of the inputs for various CNNs, such as VGG16, AlexNet and ResNet-18, as shown in Fig. 7.7.1. Although [3-5] utilized the sparsity, they only considered the inference phase with inter-channel accumulation in Fig. 7.7.1, and did not support intra-channel accumulation for the weight-gradient generation (WG) step of the learning phase. Also, [6] adopted FP16, but it was not energy optimal because FP8 is enough for many input operands with 4× less energy than FP16.",
      "article_number":"8662302",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662302",
      "html_url":"https://ieeexplore.ieee.org/document/8662302/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662302/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"142",
      "end_page":"144",
      "citing_paper_count":56,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Neural networks",
            "Training",
            "Throughput",
            "Registers",
            "Deep learning",
            "Acceleration"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662303",
      "cat_title":"Plenary Session — Invited Papers",
      "cat_num": 1,
      "title":"ISSCC 2019 Session 1 Overview",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":18,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662303",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662303",
      "html_url":"https://ieeexplore.ieee.org/document/8662303/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"10",
      "end_page":"11",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662304",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"ISSCC 2019 Time Table",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":19,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Provides a schedule of conference events and a listing of which papers were presented in each session.",
      "article_number":"8662304",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662304",
      "html_url":"https://ieeexplore.ieee.org/document/8662304/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"536",
      "end_page":"536",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662305",
      "cat_title":"Energy Harvesting & DC/DC Control Techniques",
      "cat_num": 27,
      "title":"27.5 A 91%-Efficiency Envelope-Tracking Modulator Using Hysteresis-Controlled Three-Level Switching Regulator and Slew-Rate-Enhanced Linear Amplifier for LTE-80MHz Applications",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":20,
      "authors":{
        "authors":[
          {
            "affiliation":"Arizona State University, Tempe, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085842844",
            "id":37085842844,
            "full_name":"Parisa Mahmoudidaryan",
            "author_order":1
          },
          {
            "affiliation":"Arizona State University, Tempe, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37408356600",
            "id":37408356600,
            "full_name":"Debashis Mandal",
            "author_order":2
          },
          {
            "affiliation":"Arizona State University, Tempe, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37300724900",
            "id":37300724900,
            "full_name":"Bertan Bakkaloglu",
            "author_order":3
          },
          {
            "affiliation":"Arizona State University, Tempe, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37270579400",
            "id":37270579400,
            "full_name":"Sayfe Kiaei",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Envelope tracking (ET) is widely used to improve the efficiency of linear power amplifiers (PAs) in applications such as LTE, LTE-Advanced inter- or intra-band carrier aggregation (CA), and for high-speed uplink packet access (HSUPA) with a high peak-to-average power ratio (PAPR). The hybrid ET modulator (ETM), where an efficient switching regulator (SWR) operates in parallel with a fast class-AB linear amplifier (LA), is one method to address the bandwidth (BW), power-efficiency and output ripple requirements.",
      "article_number":"8662305",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662305",
      "html_url":"https://ieeexplore.ieee.org/document/8662305/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662305/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"428",
      "end_page":"430",
      "citing_paper_count":7,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Modulation",
            "Inductors",
            "Hysteresis",
            "Regulators",
            "Capacitors",
            "Voltage control"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662306",
      "cat_title":"Image Sensors",
      "cat_num": 5,
      "title":"5.2 Energy-Efficient Low-Noise CMOS Image Sensor with Capacitor Array-Assisted Charge-Injection SAR ADC for Motion-Triggered Low-Power IoT Applications",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":21,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086092226",
            "id":37086092226,
            "full_name":"Kyojin D. Choo",
            "author_order":1
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086019645",
            "id":37086019645,
            "full_name":"Li Xu",
            "author_order":2
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37965798900",
            "id":37965798900,
            "full_name":"Yejoong Kim",
            "author_order":3
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/38581004100",
            "id":38581004100,
            "full_name":"Ji-Hwan Seol",
            "author_order":4
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085828621",
            "id":37085828621,
            "full_name":"Xiao Wu",
            "author_order":5
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274874600",
            "id":37274874600,
            "full_name":"Dennis Sylvester",
            "author_order":6
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276099100",
            "id":37276099100,
            "full_name":"David Blaauw",
            "author_order":7
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"As IoT is increasingly integrated into our everyday life, the demand for different sensor modalities, especially imaging, is rising. IoT imagers are often compact and have small form-factor batteries and thus must be designed with both low power (improving battery life) and high image quality (maximizing utility). Previously reported sensors [1, 2], along with this work, adopt motion-detection (MD) triggering of full-array capture where MD is performed on a heavily subsampled frame to enable continuous low-power operation. MD limits energy-hungry full-array captures to cases where activity is detected. To further reduce power consumption, the full-frame capture energy itself needs to be addressed, which is typically dominated by the ADC.",
      "article_number":"8662306",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662306",
      "html_url":"https://ieeexplore.ieee.org/document/8662306/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662306/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"96",
      "end_page":"98",
      "citing_paper_count":19,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Capacitors",
            "Batteries",
            "CMOS image sensors",
            "Internet of Things",
            "Image quality",
            "Hardware"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662307",
      "cat_title":"Circuits Enabling Security",
      "cat_num": 25,
      "title":"25.2 A Reconfigurable RRAM Physically Unclonable Function Utilizing Post-Process Randomness Source With <6×10−6 Native Bit Error Rate",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":22,
      "authors":{
        "authors":[
          {
            "affiliation":"Tsinghua University, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085650057",
            "id":37085650057,
            "full_name":"Yachuan Pang",
            "author_order":1
          },
          {
            "affiliation":"Tsinghua University, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37399191900",
            "id":37399191900,
            "full_name":"Bin Gao",
            "author_order":2
          },
          {
            "affiliation":"Tsinghua University, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37290646800",
            "id":37290646800,
            "full_name":"Dong Wu",
            "author_order":3
          },
          {
            "affiliation":"Tsinghua University, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088732493",
            "id":37088732493,
            "full_name":"Shengyu Yi",
            "author_order":4
          },
          {
            "affiliation":"Tsinghua University, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37290890400",
            "id":37290890400,
            "full_name":"Qi Liu",
            "author_order":5
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085743938",
            "id":37085743938,
            "full_name":"Wei-Hao Chen",
            "author_order":6
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698266",
            "id":37086698266,
            "full_name":"Ting-Wei Chang",
            "author_order":7
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086028436",
            "id":37086028436,
            "full_name":"Wei-En Lin",
            "author_order":8
          },
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086082018",
            "id":37086082018,
            "full_name":"Xiaoyu Sun",
            "author_order":9
          },
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085352683",
            "id":37085352683,
            "full_name":"Shimeng Yu",
            "author_order":10
          },
          {
            "affiliation":"Tsinghua University, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37392453800",
            "id":37392453800,
            "full_name":"He Qian",
            "author_order":11
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37420875800",
            "id":37420875800,
            "full_name":"Meng-Fan Chang",
            "author_order":12
          },
          {
            "affiliation":"Tsinghua University, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/38239733500",
            "id":38239733500,
            "full_name":"Huaqiang Wu",
            "author_order":13
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Physically unclonable functions (PUFs) are promising primitives for hardware security with wide applications in the lnternet of Things (IoT), e.g., authentication and encryption key generation [1, 2]. Most silicon PUFs utilize process variability of semiconductor manufacturing [1, 3, 4]. These implementations are sensitive to variations in operating conditions (e.g., supply voltage and temperature variations) and undergo significant native bit-error-rates (N-BERs). Thus, additional stabilizing strategies, such as ECC, majority voting, and masking, are necessary. Furthermore, the PUF key after enrollment cannot be changed in prior implementations [1-5]. This could be unsafe if the PUFs are repeatedly used in insecure environments, as PUFs suffer from the challenges of ownership change and overuse (Fig. 25.2.1).",
      "article_number":"8662307",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662307",
      "html_url":"https://ieeexplore.ieee.org/document/8662307/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662307/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"402",
      "end_page":"404",
      "citing_paper_count":14,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Resistance",
            "Computer architecture",
            "Microprocessors",
            "Correlation",
            "Security",
            "Decoding",
            "Semiconductor device measurement"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662308",
      "cat_title":"Quantum & Photonics Technologies",
      "cat_num": 29,
      "title":"29.6 A Digital-Type GaN Driver with Current-Pulse-Balancer Technique Achieving Sub-Nanosecond Current Pulse Width for High-Resolution and Dynamic Effective Range LiDAR System",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":23,
      "authors":{
        "authors":[
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086021847",
            "id":37086021847,
            "full_name":"Yu-Sheng Ma",
            "author_order":1
          },
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086498036",
            "id":37086498036,
            "full_name":"Zong-Yi Lin",
            "author_order":2
          },
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085737040",
            "id":37085737040,
            "full_name":"Yen-Ting Lin",
            "author_order":3
          },
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701545",
            "id":37086701545,
            "full_name":"Cheng-Yen Lee",
            "author_order":4
          },
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701983",
            "id":37086701983,
            "full_name":"Tzu-Ping Huang",
            "author_order":5
          },
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37291295300",
            "id":37291295300,
            "full_name":"Ke-Horng Chen",
            "author_order":6
          },
          {
            "affiliation":"Realtek Semiconductor, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086703598",
            "id":37086703598,
            "full_name":"Yin-Hsi Lin",
            "author_order":7
          },
          {
            "affiliation":"Realtek Semiconductor, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085380460",
            "id":37085380460,
            "full_name":"Shian-Ru Lin",
            "author_order":8
          },
          {
            "affiliation":"Realtek Semiconductor, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38495120400",
            "id":38495120400,
            "full_name":"Tsung-Yen Tsai",
            "author_order":9
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"In automotive applications, short laser pulse ILASER widths through GaN FET control methods and effective assurance of accurate ILASER are major challenges in highresolution light detection and ranging (LiDAR) systems (top of Fig. 29.6.1). Figure 29.6.1 shows two main laser-diode driver circuits for pulsed LiDAR applications [1]. A well-controlled pulse that accepts the parasitic inductance Lstray simplifies control in capacitor discharge driver circuit [2]. But, the fixed pulse shape of the ILASER results in an ineffective modulation of the pulse width tP and limits the distance resolution lP(left of Fig. 29.6.1). Under a high pulse repetition frequency (PRF), incomplete pulses and insufficient power will reduce the effective detection range since the VBUS is near hundred volts during the off time of each command cycle Tcommand. Although the FET control driver [3] with a low supply voltage Vsupply allows complex command sequences, the structure needs a large inductor current in the front-end DC/DC converter throughout the Tcommand to ensure sufficient power and high dv/dt transition at VBUS, which means extremely low driving efficiency. To further increase the resolution, a lower VBUS is applied and the parasitic capacitance gain at the drain VD of the GaN FET is smaller. Meanwhile, chip scale packaging or laser diode mounting minimizes Lstray and significantly reduces rise time tR and fall time tF, achieving subnanoseconds tPand tens of centimeters distance resolution (right of Fig. 29.6.1). Under high speed Vcommand, the gate resistor prevents the device being damaged [4], but it limits the switching frequency and increases losses. The adaptive triple-slope gate driver [5] is not free from process, voltage, and temperature (PVT) variations and the falling slope is indeterminate. If a short pulse width is applied to [4] [5], a slight imbalance between tR and tF will cause the average laser current ILASER, Avg to change, which changes VBUS and distorts ILASER, and then DC/DC takes a long time to regulate VBUS. Therefore, this paper proposes a digital-type GaN driver with a laserdiode-peak-current-correction (LDPCC) loop and a current-pulse-balancer (CPB) loop for LiDAR systems. Even with parasitic resistance changes in the power path, the LDPCC loop ensures a constant ILASER by adjusting the VBUS over a wide range of PRF (maximum 200MHz) to enhance pulse-to-pulse reliability. In addition, with the proposed asynchronous-binary-driver (ABD), the CPB loop optimizes driver speed, and reduces pulse width to 0.9ns. To prevent VBUS transient, the CPB balances ILASER rise and fall times in tens of nanoseconds.",
      "article_number":"8662308",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662308",
      "html_url":"https://ieeexplore.ieee.org/document/8662308/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662308/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"466",
      "end_page":"468",
      "citing_paper_count":2,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Gallium nitride",
            "Laser radar",
            "Resistance",
            "Field effect transistors",
            "Semiconductor lasers",
            "Driver circuits",
            "Logic gates"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662309",
      "cat_title":"Circuits Enabling Security",
      "cat_num": 25,
      "title":"ISSCC 2019 Session 25 Overview: Circuits Enabling Security",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":24,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662309",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662309",
      "html_url":"https://ieeexplore.ieee.org/document/8662309/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"398",
      "end_page":"399",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662310",
      "cat_title":"High-Frequency Transceivers for Radar and Communications",
      "cat_num": 9,
      "title":"ISSCC 2019 Session 9 Overview: High-Frequency Transceivers for Radar and Communications",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":25,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662310",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662310",
      "html_url":"https://ieeexplore.ieee.org/document/8662310/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"160",
      "end_page":"161",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662311",
      "cat_title":"Machine Learning & Digital LDO Circuits",
      "cat_num": 14,
      "title":"14.1 A 65nm 1.1-to-9.1TOPS/W Hybrid-Digital-Mixed-Signal Computing Platform for Accelerating Model-Based and Model-Free Swarm Robotics",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":26,
      "authors":{
        "authors":[
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086028209",
            "id":37086028209,
            "full_name":"Ningyuan Cao",
            "author_order":1
          },
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086438324",
            "id":37086438324,
            "full_name":"Muya Chang",
            "author_order":2
          },
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37273985900",
            "id":37273985900,
            "full_name":"Arijit Raychowdhury",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Artificial swarm intelligence, inspired by biological studies of insects, ants and other organisms, present an emerging computing paradigm, where seemingly simple elements interact with each other to collectively solve challenging problems. In particular, swarm robotics, where multiple robots co-ordinate in real-time to solve diverse problems such as pattern-formation, cooperative reinforcement learning (RL), path-planning etc. [1], find extensive uses in exploration, reconnaissance and disaster relief. This is partly motivated by the robustness of swarm dynamics to failures and malfunctions of individual robots. Successful hardware demonstrations of neuro-inspired algorithms on edge-devices [2]-[6] is now leading to the emergence of intelligence and control in swarms as the next frontier. Although certain swarm algorithms rely on real-time learning (e.g., cooperative RL) representing a model-free approach, many powerful algorithms that have been developed over the past two decades (e.g., pattern formation) rely on a mathematical structure and represent a more traditional model-based approach. The next generation of swarm hardware needs to support both of these approaches. In this paper, we identify the commonalities and shared compute primitives across a variety of model-based and model-free swarm algorithms and present a unified, fully-programmable, energy-efficient and scalable platform capable of real-time swarm intelligence.",
      "article_number":"8662311",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662311",
      "html_url":"https://ieeexplore.ieee.org/document/8662311/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662311/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"222",
      "end_page":"224",
      "citing_paper_count":5,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Predator prey systems",
            "Computational modeling",
            "Robots",
            "Heuristic algorithms",
            "Semiconductor device measurement",
            "Integrated circuit modeling",
            "Swarm robotics"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662312",
      "cat_title":"Frequency Synthesizers",
      "cat_num":"16",
      "title":"16.3 A −246dB Jitter-FoM 2.4GHz Calibration-Free Ring-Oscillator PLL Achieving 9% Jitter Variation Over PVT",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":27,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086373736",
            "id":37086373736,
            "full_name":"Xiaofeng Yang",
            "author_order":1
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37406799000",
            "id":37406799000,
            "full_name":"Chi-Hang Chan",
            "author_order":2
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37406127300",
            "id":37406127300,
            "full_name":"Yan Zhu",
            "author_order":3
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37272711500",
            "id":37272711500,
            "full_name":"Rui P. Martins",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Low-jitter phase-locked loops (PLLs) are critical building blocks in various systems, including wireless and wireline communications and ADCs. LC oscillators exhibit low phase noise (PN) but suffer from large area, magnetic coupling, and small tuning range. While ring voltage-controlled oscillators (RVCO) are free from the above issues, their inferior PN performance restricts their applicability. The injection-locked clock multiplier (ILCM) attains a low PN through phase realignment. However, both the PN and the reference spur deteriorate when the injection instant drifts over PVT. Although the frequency-tracking loop (FTL) can calibrate the center frequency, its power consumption, converging speed, and accuracy limit the performance of the ILCM [1, 2]. The Type-I PLL performs wideband filtering [3], but its efficiency is 3dB lower than that of the ILCM [4]. A PLL with fast phase-error correction (FPEC) [4] realizes a PN filtering close to the ILCM and keeps a small reference spur. Nevertheless, both Type-I and FPEC PLLs rely on the closed-loop wideband filtering to achieve a low PN. The drifted loop gain over PVT significantly degrades jitter performance and even causes instability, implying a trade-off between wideband filtering and stability. Consequently, a loop-gain calibration [4] is necessary to maintain the stability and low PN.",
      "article_number":"8662312",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662312",
      "html_url":"https://ieeexplore.ieee.org/document/8662312/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662312/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"260",
      "end_page":"262",
      "citing_paper_count":5,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Phase locked loops",
            "Jitter",
            "Clocks",
            "Phase noise",
            "Wideband",
            "Frequency locked loops"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662313",
      "cat_title":"Noise-Shaped & VCO-Based ADCs",
      "cat_num": 20,
      "title":"20.3 A 50MHz-Bandwidth 70.4dB-SNDR Calibration-Free Time-Interleaved 4th-Order Noise-Shaping SAR ADC",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":28,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Michigan, Ann Arbor",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086433239",
            "id":37086433239,
            "full_name":"Lu Jie",
            "author_order":1
          },
          {
            "affiliation":"University of Michigan, Ann Arbor",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086432015",
            "id":37086432015,
            "full_name":"Boyi Zheng",
            "author_order":2
          },
          {
            "affiliation":"University of Michigan, Ann Arbor",
            "authorUrl":"https://ieeexplore.ieee.org/author/37271976300",
            "id":37271976300,
            "full_name":"Michael P. Flynn",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Noise-Shaping SAR (NS-SAR) is an emerging ADC architecture that offers both high resolution and high energy efficiency. State-of-the-art NS-SAR ADCs eliminate the need for op-amps, which relaxes design complexity and technology scaling issues. However, existing NS-SAR ADCs, with high FoM, are limited in bandwidth [1, 2] (typically in the MHz range). This makes NS-SAR ADCs unsuitable for applications that need bandwidths in the tens of MHz range, such as wireless communications. Traditionally, high-bandwidth, high-resolution applications utilize pipeline or continuous-time sigma-delta (CT-SD) ADCs, but these architectures are much more power hungry than the NS-SAR. Thus, to increase the bandwidth of NS-SAR ADCs and extend their low-power advantages, this work presents a new time-interleaved noise-shaping SAR (TINS-SAR) architecture that enables higher bandwidth. Although time-interleaving of ADCs is difficult for high resolution, interleaving impairments can be avoided when combining interleaving with noise-shaping. Our prototype 40nm CMOS TINS-SAR ADC has a measured SNDR of 70.4dB for a 50MHz bandwidth without calibration. It consumes only 13mW and occupies 0.061mm2, making it a potential substitute for CT-SD ADCs.",
      "article_number":"8662313",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662313",
      "html_url":"https://ieeexplore.ieee.org/document/8662313/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662313/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"332",
      "end_page":"334",
      "citing_paper_count":9,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Noise shaping",
            "Bandwidth",
            "Capacitors",
            "Performance evaluation",
            "Temperature measurement",
            "Calibration",
            "Frequency measurement"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662314",
      "cat_title":"High-Frequency Transceivers for Radar and Communications",
      "cat_num": 9,
      "title":"9.5 An 80Gb/s 300GHz-Band Single-Chip CMOS Transceiver",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":29,
      "authors":{
        "authors":[
          {
            "affiliation":"Hiroshima University, Higashihiroshima, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37600728700",
            "id":37600728700,
            "full_name":"Sangyeop Lee",
            "author_order":1
          },
          {
            "affiliation":"Hiroshima University, Higashihiroshima, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086018736",
            "id":37086018736,
            "full_name":"Ruibing Dong",
            "author_order":2
          },
          {
            "affiliation":"Hiroshima University, Higashihiroshima, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37420881000",
            "id":37420881000,
            "full_name":"Takeshi Yoshida",
            "author_order":3
          },
          {
            "affiliation":"Hiroshima University, Higashihiroshima, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37298487900",
            "id":37298487900,
            "full_name":"Shuhei Amakawa",
            "author_order":4
          },
          {
            "affiliation":"National Institute of Information and Communications Technology, Koganei, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276524200",
            "id":37276524200,
            "full_name":"Shinsuke Hara",
            "author_order":5
          },
          {
            "affiliation":"National Institute of Information and Communications Technology, Koganei, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37264902700",
            "id":37264902700,
            "full_name":"Akifumi Kasamatsu",
            "author_order":6
          },
          {
            "affiliation":"Panasonic, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38236189200",
            "id":38236189200,
            "full_name":"Junji Sato",
            "author_order":7
          },
          {
            "affiliation":"Hiroshima University, Higashihiroshima, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37269469900",
            "id":37269469900,
            "full_name":"Minoru Fujishima",
            "author_order":8
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"IEEE Standard 802.15.3d, published in October 2017, defines a high-data-rate wireless physical layer that enables up to 100Gb/s using the lower THz frequency range between 252 and 325GHz (hereafter referred to as the “300GHz band”). It stipulates that the 300GHz band be channelized into thirty-two 2.16GHz-wide channels (Fig. 9.5.1) or a smaller number of wider channels whose bandwidths are all integer multiples of 2.16GHz. This paper presents a CMOS transceiver (TRX) chip targeted at channels 49 through 51 and 66 of 802.15.3d (Fig. 9.5.1). The TRX was fabricated using a 40nm CMOS process. There have been reports on solid-state transceivers (TRXs) operating in or near the 300GHz band [1]-[6]. Some of these [1]-[3] were TX/RX or block-level chipsets, which can enjoy more flexibility in design and independent optimization of TX and RX. They successfully achieved $\\geq 64$ Gb/s. On the other hand, single-chip TRXs [4]-[6] did not always reveal achievable data-rates nor were capable of supporting quadrature amplitude modulation (QAM). Nevertheless, eventual development of full-featured single-chip TRXs is desirable especially for applications requiring deployment of many TRXs, as is envisioned implicitly by 802.15.3d. The single-chip QAM-capable CMOS TRX presented herein is an outcome of efforts in that direction.",
      "article_number":"8662314",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662314",
      "html_url":"https://ieeexplore.ieee.org/document/8662314/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662314/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"170",
      "end_page":"172",
      "citing_paper_count":28,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Mixers",
            "Frequency measurement",
            "Transceivers",
            "Wireless communication",
            "Modulation",
            "Noise measurement",
            "Radio frequency"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662315",
      "cat_title":"Quantum & Photonics Technologies",
      "cat_num": 29,
      "title":"ISSCC 2019 Session 29 Overview: Quantum & Photonics Technologies",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":30,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662315",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662315",
      "html_url":"https://ieeexplore.ieee.org/document/8662315/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"454",
      "end_page":"455",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662316",
      "cat_title":"Plenary Session — Invited Papers",
      "cat_num": 1,
      "title":"1.4 5G Wireless Communication: An Inflection Point",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":31,
      "authors":{
        "authors":[
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37352024500",
            "id":37352024500,
            "full_name":"Vida Ilderem",
            "author_order":1
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The 5G era is upon us, ushering in new opportunities for technology innovation across the computing and connectivity landscape. The advent of the Internet of Things has resulted in the generation of massive amount of data, thus creating both challenges and opportunities for industry. Today's networks will not be able to handle the variety and volume of data that is emerging. 5G presents an inflection point where the network will set the stage for data-rich services and sophisticated cloud applications, delivered faster and with lower latency, and where the wireless communication technology is driven by a multitude of applications and expected use cases. Therefore, 5G will optimize not only the network for human-human communication, but it will also deliver a solution for machine-type communications. This paper will review what is 5G and what are its key requirements, and will highlight the disruptive architectures and technology innovations required to make 5G and beyond a reality.",
      "article_number":"8662316",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662316",
      "html_url":"https://ieeexplore.ieee.org/document/8662316/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662316/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"35",
      "end_page":"39",
      "citing_paper_count":8,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "5G mobile communication",
            "Array signal processing",
            "Wireless communication",
            "Antennas",
            "Wireless fidelity",
            "Bandwidth",
            "Internet of Things"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662317",
      "cat_title":"Noise-Shaped & VCO-Based ADCs",
      "cat_num": 20,
      "title":"20.7 A 72.6dB-SNDR 100MHz-BW 16.36mW CTDSM with Preliminary Sampling and Quantization Scheme in Backend Subranging QTZ",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":32,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085481270",
            "id":37085481270,
            "full_name":"Wei Wang",
            "author_order":1
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37406799000",
            "id":37406799000,
            "full_name":"Chi-Hang Chan",
            "author_order":2
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37406127300",
            "id":37406127300,
            "full_name":"Yan Zhu",
            "author_order":3
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37272711500",
            "id":37272711500,
            "full_name":"Rui P. Martins",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Driven by great demands for high data transfer rates in mobile communications, ADCs require wide bandwidths with low noise density and power consumption. The continuous-time ΔΣ modulator (CTDSM) is a suitable candidate for such applications as it has a simple slew rate requirement and inherently contains an anti-aliasing function. To satisfy the wide bandwidth (~100 MHz for LTE-A) and simultaneously maintain the energy efficiency of the CTDSM, a multi-bit quantizer (QTZ) is often utilized that relaxes the OSR, jitter and loop filter stability. On the other hand, new design issues, such as DAC nonlinearity and high power consumption in the data feedback and QTZ, rise with large numbers of bits in the QTZ. While the DAC mismatch can be suppressed by calibrations [1], [2] and the number of feedback DACs can be reduced to just one with feedforward [3] or QTZ-based excess loop delay (ELD) compensation [4], the QTZ design becomes the bottleneck in both the speed and resolution of the modulator. Here, we introduce a preliminary sampling and quantization (PSQ) technique that allows almost full utilization of a clock period for the quantization, thus leading to an extra 30% conversion time or an additional 12dB SQNR contribution when compared with the conventional approach. The modulator runs at 2GHz and attains 72.6dB SNDR and 76.3dB DR over a 100MHz bandwidth, while only consuming 16.36mW.",
      "article_number":"8662317",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662317",
      "html_url":"https://ieeexplore.ieee.org/document/8662317/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662317/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"340",
      "end_page":"342",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Modulation",
            "Bandwidth",
            "Quantization (signal)",
            "Redundancy",
            "Power demand",
            "Delays"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662318",
      "cat_title":"Advanced Wireline Techniques",
      "cat_num": 30,
      "title":"30.6 A 6V Swing 3.6% THD >40GHz Driver with 4.5× Bandwidth Extension for a 272Gb/s Dual-Polarization 16-QAM Silicon Photonic Transmitter",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":33,
      "authors":{
        "authors":[
          {
            "affiliation":"University of British Columbia, Vancouver, BC, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085837634",
            "id":37085837634,
            "full_name":"Abdelrahman H. Ahmed",
            "author_order":1
          },
          {
            "affiliation":"Elenion Technologies, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700839",
            "id":37086700839,
            "full_name":"Daihyun Lim",
            "author_order":2
          },
          {
            "affiliation":"Elenion Technologies, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088738672",
            "id":37088738672,
            "full_name":"Abdellatif Elmoznine",
            "author_order":3
          },
          {
            "affiliation":"Elenion Technologies, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37070841400",
            "id":37070841400,
            "full_name":"Yangjin Ma",
            "author_order":4
          },
          {
            "affiliation":"Elenion Technologies, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37707334200",
            "id":37707334200,
            "full_name":"Tam Huynh",
            "author_order":5
          },
          {
            "affiliation":"Elenion Technologies, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37072354400",
            "id":37072354400,
            "full_name":"Christopher Williams",
            "author_order":6
          },
          {
            "affiliation":"Elenion Technologies, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/38467213000",
            "id":38467213000,
            "full_name":"Leonardo Vera",
            "author_order":7
          },
          {
            "affiliation":"Elenion Technologies, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089074187",
            "id":37089074187,
            "full_name":"Yang Liu",
            "author_order":8
          },
          {
            "affiliation":"Elenion Technologies, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085383838",
            "id":37085383838,
            "full_name":"Ruizhi Shi",
            "author_order":9
          },
          {
            "affiliation":"Elenion Technologies, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/38340859300",
            "id":38340859300,
            "full_name":"Matthew Streshinsky",
            "author_order":10
          },
          {
            "affiliation":"Elenion Technologies, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/38333830000",
            "id":38333830000,
            "full_name":"Ari Novack",
            "author_order":11
          },
          {
            "affiliation":"Elenion Technologies, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/38333608000",
            "id":38333608000,
            "full_name":"Ran Ding",
            "author_order":12
          },
          {
            "affiliation":"Elenion Technologies, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089087831",
            "id":37089087831,
            "full_name":"Rick Younce",
            "author_order":13
          },
          {
            "affiliation":"Elenion Technologies, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37353879000",
            "id":37353879000,
            "full_name":"Rafid Sukkar",
            "author_order":14
          },
          {
            "affiliation":"Elenion Technologies, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086392313",
            "id":37086392313,
            "full_name":"Jose Roman",
            "author_order":15
          },
          {
            "affiliation":"Elenion Technologies, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274435100",
            "id":37274435100,
            "full_name":"Michael Hochberg",
            "author_order":16
          },
          {
            "affiliation":"University of British Columbia, Vancouver, BC, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37272375800",
            "id":37272375800,
            "full_name":"Sudip Shekhar",
            "author_order":17
          },
          {
            "affiliation":"Elenion Technologies, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37284099800",
            "id":37284099800,
            "full_name":"Alexander Rylyakov",
            "author_order":18
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Traditionally, the high-performance optical coherent communication TX has been a discrete assembly based on LiNbO3 modulators and III-V drivers. While delivering high bandwidth (BW) and linearity, such a platform is bulky and does not work for high-volume or intra-datacenter applications. Silicon photonics (SiPh) offers a Si-based platform for next-generation transceivers by integrating all required optical functions. But even in existing SiPh-based commercial modules, the driver generally remains a III-V-based chipset, impeding the path to an all-silicon solution. The challenge for an all-silicon-based coherent optical TX is in the simultaneous requirement of high differential voltage swing (Vppd), linearity and BW. In this work, we present a 130nm SiGe driver achieving a 6Vppd swing, 3.6% THD and small-signal BW over 40GHz. Co-packaged with a SiPh transceiver, the driver enables the same level of performance as LiNbO3 modulators with III-V drivers and demonstrates 272Gb/s dual-polarization (DP)16QAM transmission. This is enabled using (1) circuit techniques that achieve a BW extension ratio (BWER) of 4.5× for the Mach-Zehnder modulator (MZM) driver while simultaneously achieving large swing (Vppd=6V), high linearity (THD=3.6%) and mitigating breakdown voltage (BV) and reliability concerns with large Vppd; (2) pre-emphasis control in the driver output stage and gain control in the predriver VGA to compensate for the electro-optic (E/O) BW of the TX over corners; and (3) a monolithic integration of MZMs with a polarization rotator (PR) optimized for high-BW, low-crosstalk and co-integration with drivers for DP-QAM and DP-QPSK operation.",
      "article_number":"8662318",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662318",
      "html_url":"https://ieeexplore.ieee.org/document/8662318/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662318/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"484",
      "end_page":"486",
      "citing_paper_count":5,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Linearity",
            "BiCMOS integrated circuits",
            "Integrated circuits",
            "Optical polarization",
            "Capacitors",
            "Silicon",
            "Photonics"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662319",
      "cat_title":"Nyquist-Rate ADCs",
      "cat_num": 3,
      "title":"3.6 A 6-to-600MS/s Fully Dynamic Ringamp Pipelined ADC with Asynchronous Event-Driven Clocking in 16nm",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":34,
      "authors":{
        "authors":[
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37399879200",
            "id":37399879200,
            "full_name":"Benjamin Hershberg",
            "author_order":1
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700878",
            "id":37086700878,
            "full_name":"Barend van Liempd",
            "author_order":2
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085453872",
            "id":37085453872,
            "full_name":"Nereo Markulic",
            "author_order":3
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086380352",
            "id":37086380352,
            "full_name":"Jorge Lagos",
            "author_order":4
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37284437400",
            "id":37284437400,
            "full_name":"Ewout Martens",
            "author_order":5
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37400504000",
            "id":37400504000,
            "full_name":"Davide Dermit",
            "author_order":6
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37268745200",
            "id":37268745200,
            "full_name":"Jan Craninckx",
            "author_order":7
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"At the upper end of achievable ADC operating speeds, clocking becomes a critical performance limiter. In “deep” pipelined ADCs that contain many stages, the clock tree constitutes a highly distributed network, with parasitics and mismatch creating skew between the different branches. Sufficient margin must be included in the timing generation such that all non-overlap and causal relationships are maintained. This leads to a difficult set of design tradeoffs in terms of power, speed, jitter, and reliability. Meanwhile, although residue amplifiers have traditionally dominated the power budget in deep pipelines, recent advances such as ring amplification have improved achievable efficiencies to the point that clocking is now the primary consumer in some cases [1, 2].",
      "article_number":"8662319",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662319",
      "html_url":"https://ieeexplore.ieee.org/document/8662319/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662319/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"68",
      "end_page":"70",
      "citing_paper_count":8,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Clocks",
            "Timing",
            "Pipelines",
            "Quantization (signal)",
            "System recovery",
            "Jitter",
            "Protocols"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662320",
      "cat_title":"DRAM",
      "cat_num": 23,
      "title":"23.2 A 1.1V 1ynm 6.4Gb/s/pin 16Gb DDR5 SDRAM with a Phase-Rotator-Based DLL, High-Speed SerDes and RX/TX Equalization Scheme",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":35,
      "authors":{
        "authors":[
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085500994",
            "id":37085500994,
            "full_name":"Dongkyun Kim",
            "author_order":1
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37308575000",
            "id":37308575000,
            "full_name":"Minsu Park",
            "author_order":2
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38005201300",
            "id":38005201300,
            "full_name":"Sungchun Jang",
            "author_order":3
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088307055",
            "id":37088307055,
            "full_name":"Jun-Yong Song",
            "author_order":4
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085638887",
            "id":37085638887,
            "full_name":"Hankyu Chi",
            "author_order":5
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088742737",
            "id":37088742737,
            "full_name":"Geunho Choi",
            "author_order":6
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088727101",
            "id":37088727101,
            "full_name":"Sunmyung Choi",
            "author_order":7
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37281198600",
            "id":37281198600,
            "full_name":"Jaeil Kim",
            "author_order":8
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37279783900",
            "id":37279783900,
            "full_name":"Changhyun Kim",
            "author_order":9
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37538685200",
            "id":37538685200,
            "full_name":"Kyungwhan Kim",
            "author_order":10
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38556156800",
            "id":38556156800,
            "full_name":"Kibong Koo",
            "author_order":11
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37067552100",
            "id":37067552100,
            "full_name":"Seonghwi Song",
            "author_order":12
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37311185800",
            "id":37311185800,
            "full_name":"Yongmi Kim",
            "author_order":13
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37292968900",
            "id":37292968900,
            "full_name":"Dong Uk Lee",
            "author_order":14
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088674990",
            "id":37088674990,
            "full_name":"Jaein Lee",
            "author_order":15
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38239437800",
            "id":38239437800,
            "full_name":"Daesuk Kim",
            "author_order":16
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38183722400",
            "id":38183722400,
            "full_name":"Kihun Kwon",
            "author_order":17
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088747116",
            "id":37088747116,
            "full_name":"Minsik Han",
            "author_order":18
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38558123200",
            "id":38558123200,
            "full_name":"Byeongchan Choi",
            "author_order":19
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37310767100",
            "id":37310767100,
            "full_name":"Hongjung Kim",
            "author_order":20
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088742179",
            "id":37088742179,
            "full_name":"Sanghyun Ku",
            "author_order":21
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088731530",
            "id":37088731530,
            "full_name":"Yeonuk Kim",
            "author_order":22
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37657359700",
            "id":37657359700,
            "full_name":"Jongsam Kim",
            "author_order":23
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37366624900",
            "id":37366624900,
            "full_name":"Sanghui Kim",
            "author_order":24
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37654904700",
            "id":37654904700,
            "full_name":"Youngsuk Seo",
            "author_order":25
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088738090",
            "id":37088738090,
            "full_name":"Seungwook Oh",
            "author_order":26
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37860926400",
            "id":37860926400,
            "full_name":"Dain Im",
            "author_order":27
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088742206",
            "id":37088742206,
            "full_name":"Haksong Kim",
            "author_order":28
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701329",
            "id":37086701329,
            "full_name":"Jonghyuck Choi",
            "author_order":29
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38199931000",
            "id":38199931000,
            "full_name":"Jinil Chung",
            "author_order":30
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37280421700",
            "id":37280421700,
            "full_name":"Changhyun Lee",
            "author_order":31
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088738045",
            "id":37088738045,
            "full_name":"Yongsung Lee",
            "author_order":32
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37290236000",
            "id":37290236000,
            "full_name":"Joo-Hwan Cho",
            "author_order":33
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37547029700",
            "id":37547029700,
            "full_name":"Junhyun Chun",
            "author_order":34
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085717429",
            "id":37085717429,
            "full_name":"Jonghoon Oh",
            "author_order":35
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Required system performance for the computing and server, cost and power forces DRAM to improve its bandwidth, capacity and power. DDR5 SDRAM has been proposed as the next memory solution, with various new functions and circuit techniques to overcome the limitation of DDR4. Speed has been increased to 4.4 - 6.4Gb/s from DDR4's 3.2Gb/s. Energy efficiency has improved by over 30% using a 1.1V VDD and a 1.8V VPP. To achieve the performance and power consumption targets DDR5 adopted a small number of command pins with 2cycle decoding, new write training methods, an on-die ECC, an un-matched DO/DOS scheme, and an equalize scheme for the interface. This paper presents a 16Gb 6.4Gb/s/pin DDR5 SDRAM with a high-speed circuit techniques using a 1.1V DRAM process.",
      "article_number":"8662320",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662320",
      "html_url":"https://ieeexplore.ieee.org/document/8662320/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662320/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"380",
      "end_page":"382",
      "citing_paper_count":2,
      "citing_patent_count":3,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Clocks",
            "Training",
            "Delays",
            "SDRAM",
            "Bit error rate",
            "Pins"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662321",
      "cat_title":"Plenary Session — Invited Papers",
      "cat_num": 1,
      "title":"1.3 Integration of Photonics and Electronics",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":36,
      "authors":{
        "authors":[
          {
            "affiliation":"Institute for Photonic Integration (formerly COBRA Institute), Eindhoven University of Technology, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37278170700",
            "id":37278170700,
            "full_name":"Meint Smit",
            "author_order":1
          },
          {
            "affiliation":"Institute for Photonic Integration (formerly COBRA Institute), Eindhoven University of Technology, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37271308100",
            "id":37271308100,
            "full_name":"Kevin Williams",
            "author_order":2
          },
          {
            "affiliation":"Institute for Photonic Integration (formerly COBRA Institute), Eindhoven University of Technology, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698237",
            "id":37086698237,
            "full_name":"Jos van der Tol",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The market for photonic integrated circuits (PICs) is rapidly growing. Photonic integration which is now the dominant technology in high-bandwidth and long-distance telecommunications is increasingly applied to shorter distances within data centers. Now, it is set to become also dominant in many other fields: PICs offer compelling performance advances in terms of precision, bandwidth, and energy efficiency. To enable uptake in new sectors, the availability of highly standardized (generic) photonic-integration-platform technologies is of key importance, as this separates design from technology, reducing barriers for new entrants. Another major challenge is low-cost energy-efficient integration of photonics with the electronic circuitry that is used for driving and controlling the photonic IC and processing its information. Today, the major platform technologies are indium phosphide (InP)-based monolithic integration and silicon (Si)-based photonics. InP technology offers integration of the full suite of photonic components, including lasers, optical amplifiers, and high-performance modulators. While Si photonics offers better compatibility with CMOS process facilities, it lacks the most important photonic building blocks: lasers and optical amplifiers. In this paper, we describe the current status and directions for future developments of InP-based generic integration, and we compare the potential of InP photonics and Si photonics for integration with controlling electronics. In what follows, we will focus in Section 1 on similarities and differences between InP and Si photonics. In Section 2, we will give a concise overview of the present status of this technology and how it compares with Silicon photonics. In sections 3 and 4 we will discuss membrane-based technologies which support efficient integration with electronics.",
      "article_number":"8662321",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662321",
      "html_url":"https://ieeexplore.ieee.org/document/8662321/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662321/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"29",
      "end_page":"34",
      "citing_paper_count":2,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Photonics",
            "Silicon",
            "Indium phosphide",
            "III-V semiconductor materials",
            "Modulation",
            "Foundries",
            "Integrated optics"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662322",
      "cat_title":"Ultra-High-Speed Wireline",
      "cat_num": 6,
      "title":"6.2 A 60Gb/s PAM-4 ADC-DSP Transceiver in 7nm CMOS with SNR-Based Adaptive Power Scaling Achieving 6.9pJ/b at 32dB Loss",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":37,
      "authors":{
        "authors":[
          {
            "affiliation":"Huawei Technologies, Ottawa, ON, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086231657",
            "id":37086231657,
            "full_name":"Marc-Andre LaCroix",
            "author_order":1
          },
          {
            "affiliation":"Huawei Technologies, Ottawa, ON, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087233187",
            "id":37087233187,
            "full_name":"Henry Wong",
            "author_order":2
          },
          {
            "affiliation":"Huawei Technologies, Ottawa, ON, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088747288",
            "id":37088747288,
            "full_name":"Yun Hua Liu",
            "author_order":3
          },
          {
            "affiliation":"Huawei Technologies, Ottawa, ON, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088741944",
            "id":37088741944,
            "full_name":"Huong Ho",
            "author_order":4
          },
          {
            "affiliation":"Huawei Technologies, Ottawa, ON, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088735477",
            "id":37088735477,
            "full_name":"Semyon Lebedev",
            "author_order":5
          },
          {
            "affiliation":"Huawei Technologies, Ottawa, ON, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087233706",
            "id":37087233706,
            "full_name":"Petar Krotnev",
            "author_order":6
          },
          {
            "affiliation":"Huawei Technologies, Ottawa, ON, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088727764",
            "id":37088727764,
            "full_name":"Dorin Alexandru Nicolescu",
            "author_order":7
          },
          {
            "affiliation":"Huawei Technologies, Ottawa, ON, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088723200",
            "id":37088723200,
            "full_name":"Dmitry Petrov",
            "author_order":8
          },
          {
            "affiliation":"Huawei Technologies, Ottawa, ON, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089145891",
            "id":37089145891,
            "full_name":"Carlos Carvalho",
            "author_order":9
          },
          {
            "affiliation":"Huawei Technologies, Ottawa, ON, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088738425",
            "id":37088738425,
            "full_name":"Stephen Alie",
            "author_order":10
          },
          {
            "affiliation":"Huawei Technologies, Ottawa, ON, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086350958",
            "id":37086350958,
            "full_name":"Euhan Chong",
            "author_order":11
          },
          {
            "affiliation":"Huawei Technologies, Ottawa, ON, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37303964500",
            "id":37303964500,
            "full_name":"Faisal Ahmed Musa",
            "author_order":12
          },
          {
            "affiliation":"Huawei Technologies, Ottawa, ON, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37355277600",
            "id":37355277600,
            "full_name":"Davide Tonietto",
            "author_order":13
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"With the introduction of PAM-4 signaling at 56Gb/s and the decreased benefits of CMOS scaling for high-speed mixed-signal designs, SerDes designers and system architects are faced with severe performance versus power budget constraints. Power management and energy efficiency have become the main drivers for system design. However, industry standards such as EEE have failed to keep up with efficiency demands. In this context the choice between a so-called analog mixed signal (AMS) SerDes architecture vs. an ADC-DSP-based one has been debated at length. AMS provides significantly lower maximum power [2, 4] while ADC-DSP provides higher link margin [1] thus avoiding expensive and power hungry repeater ICs that largely negate the power advantage of AMS SerDes in a system. AMS provides an easier and cheaper approach to implement multi-tap DFEs [3] compared to DSP where it is typically very expensive to implement more than a 1-tap DFE. This paper will show an ADC-DSP SerDes transceiver with a 2-tap DFE is capable of operating error-free over a 38dB link yet having an overall power budget similar to AMS. The same basic SerDes architecture is implemented (Fig. 6.2.1) with minor differences in 16nm and 7nm FinFET, however, power scaling is incorporated into the 7nm version only.",
      "article_number":"8662322",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662322",
      "html_url":"https://ieeexplore.ieee.org/document/8662322/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662322/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"114",
      "end_page":"116",
      "citing_paper_count":22,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Transceivers",
            "Clocks",
            "Decision feedback equalizers",
            "FinFETs",
            "Power supplies",
            "Insertion loss",
            "Jitter"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662323",
      "cat_title":"Energy Harvesting & DC/DC Control Techniques",
      "cat_num": 27,
      "title":"27.3 A Piezoelectric Energy-Harvesting Interface Using Split-Phase Flipping-Capacitor Rectifier and Capacitor Reuse Multiple-VCR SC DC-DC Achieving 9.3× Energy-Extraction Improvement",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":38,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37076356800",
            "id":37076356800,
            "full_name":"Zhiyuan Chen",
            "author_order":1
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37857424000",
            "id":37857424000,
            "full_name":"Yang Jiang",
            "author_order":2
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37072476800",
            "id":37072476800,
            "full_name":"Man-Kay Law",
            "author_order":3
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37270203500",
            "id":37270203500,
            "full_name":"Pui-In Mak",
            "author_order":4
          },
          {
            "affiliation":"Fudan University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37288001700",
            "id":37288001700,
            "full_name":"Xiaoyang Zeng",
            "author_order":5
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37272711500",
            "id":37272711500,
            "full_name":"Rui P. Martins",
            "author_order":6
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Piezoelectric energy harvesters (PEH) exhibit promising features to scavenge the ambient vibration energy for ubiquitous miniaturized internet of things (IoT) devices. For the traditional PEH using a full-bridge rectifier (FBR), the inherent capacitance (CP) limits the extractable AC-DC electrical power. By extending the damping duration, PEH interfaces employing non-linear techniques, such as the parallel-synchronized-switch harvesting-on-inductor (P-SSHI) [1], can increase the harvestable energy. However, they typically require bulky external high-Q inductors to enhance the extracted power. Recently, various inductor-less PEH interfaces exploiting only capacitors for flipping the PEH voltage during the zero-crossing of the PEH current (IP) have been reported [2-4]. However, their achievable energy extraction improvement depends highly on the number of flipping phases. This work proposes a split-phase flipping-capacitor rectifier (SPFCR) implementation entailing only 4 capacitors, while achieving the highest number of phases (21) when compared to prior art [2-4]. To resolve the lack of input power (Pin) adaptability in [2-4], this work proposes a capacitor-reuse multiple voltage-conversion-ratio (VCR) switched-capacitor (SC) DC-DC converter to reduce the charge redistribution loss. Maximum power point tracking (MPPT) is also accomplished using the fractional FBR open circuit voltage (VOC,FBR) for relaxed voltage tolerance, while raising the PEH extracted energy. This work demonstrates a measured 9.3× energy-extraction improvement when compared to a conventional FBR interface.",
      "article_number":"8662323",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662323",
      "html_url":"https://ieeexplore.ieee.org/document/8662323/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662323/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"424",
      "end_page":"426",
      "citing_paper_count":12,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Capacitors",
            "Video recording",
            "Energy harvesting",
            "Maximum power point trackers",
            "Pins",
            "Feature extraction",
            "Inductors"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662324",
      "cat_title":"4G/5G Transceivers",
      "cat_num": 21,
      "title":"21.1 A 28GHz CMOS Phased-Array Beamformer Utilizing Neutralized Bi-Directional Technique Supporting Dual-Polarized MIMO for 5G NR",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":39,
      "authors":{
        "authors":[
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085666696",
            "id":37085666696,
            "full_name":"Jian Pang",
            "author_order":1
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086523456",
            "id":37086523456,
            "full_name":"Zheng Li",
            "author_order":2
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086422983",
            "id":37086422983,
            "full_name":"Ryo Kubozoe",
            "author_order":3
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086551813",
            "id":37086551813,
            "full_name":"Xueting Luo",
            "author_order":4
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37061009300",
            "id":37061009300,
            "full_name":"Rui Wu",
            "author_order":5
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086051849",
            "id":37086051849,
            "full_name":"Yun Wang",
            "author_order":6
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701737",
            "id":37086701737,
            "full_name":"Dongwon You",
            "author_order":7
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085629873",
            "id":37085629873,
            "full_name":"Ashbir Aviat Fadila",
            "author_order":8
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699072",
            "id":37086699072,
            "full_name":"Rattanan Saengchan",
            "author_order":9
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086423301",
            "id":37086423301,
            "full_name":"Takeshi Nakamura",
            "author_order":10
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38246361500",
            "id":38246361500,
            "full_name":"Joshua Alvin",
            "author_order":11
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086430863",
            "id":37086430863,
            "full_name":"Daiki Matsumoto",
            "author_order":12
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085341661",
            "id":37085341661,
            "full_name":"Aravind Tharayil Narayanan",
            "author_order":13
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085880042",
            "id":37085880042,
            "full_name":"Bangan Liu",
            "author_order":14
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086381372",
            "id":37086381372,
            "full_name":"Junjun Qiu",
            "author_order":15
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085734252",
            "id":37085734252,
            "full_name":"Hanli Liu",
            "author_order":16
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086345699",
            "id":37086345699,
            "full_name":"Zheng Sun",
            "author_order":17
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086351220",
            "id":37086351220,
            "full_name":"Hongye Huang",
            "author_order":18
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089054957",
            "id":37089054957,
            "full_name":"Korkut Kaan Tokgoz",
            "author_order":19
          },
          {
            "affiliation":"NEC, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085838823",
            "id":37085838823,
            "full_name":"Keiichi Motoi",
            "author_order":20
          },
          {
            "affiliation":"NEC, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37541063600",
            "id":37541063600,
            "full_name":"Naoki Oshima",
            "author_order":21
          },
          {
            "affiliation":"NEC, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37268108300",
            "id":37268108300,
            "full_name":"Shinichi Hori",
            "author_order":22
          },
          {
            "affiliation":"NEC, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37283097800",
            "id":37283097800,
            "full_name":"Kazuaki Kunihiro",
            "author_order":23
          },
          {
            "affiliation":"NEC, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37287486000",
            "id":37287486000,
            "full_name":"Tomoya Kaneko",
            "author_order":24
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38234957500",
            "id":38234957500,
            "full_name":"Atsushi Shirane",
            "author_order":25
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37280639100",
            "id":37280639100,
            "full_name":"Kenichi Okada",
            "author_order":26
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"5G NR service will provide extremely-high-speed mobile data access using the millimeter-wave spectrum. To further boost the data-rate and spectrum efficiency, dual-polarized MIMO (DP-MIMO) will be introduced [1-4]. Separated beamformer arrays will be required for H and V polarizations. However, the increased free-spacepath-loss for the 5G NR band n257 (26.5GHz to 29.5GHz) demands numerous elements to cover enough communication distance. Concerning the required considerable number of chips, an area-efficient design will be necessary for a DPMIMO system targeting 5G NR FR2. This paper presents a 28GHz 4H+4V bi-directional beamformer chip supporting DP-MIMO in 65nm CMOS. The proposed neutralized bi-directional amplifier significantly reduces the required on-chip area. A bi-directional vector-summing phase shifter is also introduced. The measured RMS phase and gain errors are 0.4° and 0.2dB at 28GHz, respectively. The array module achieves a saturated EIRP of 45.6dBm/pol. at 0° scan with a 32H+32V array. In a 1m OTA measurement, a 4×4 sub-array module supports single-carrier data-rates of 15Gb/s and 6.4Gb/s per polarization in 640AM and 2560AM, respectively. The measured 400MHz OFDMA TX-to-RX EVM for the 4×4 sub-array module at 0° scan is -34.4dB in 2560AM. 2×2 DP-MIMO communication with a 400MHz 5G NR channel bandwidth is also achieved with a 64-0AM EVM of 4.9% for the 4×4 sub-array module.",
      "article_number":"8662324",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662324",
      "html_url":"https://ieeexplore.ieee.org/document/8662324/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662324/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"344",
      "end_page":"346",
      "citing_paper_count":19,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Bidirectional control",
            "5G mobile communication",
            "Transistors",
            "Transceivers",
            "MIMO communication",
            "Semiconductor device measurement",
            "Switches"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662325",
      "cat_title":"SRAM & Computation-in-Memory",
      "cat_num": 24,
      "title":"ISSCC 2019 Session 24 Overview: SRAM and Computation-in-Memory",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":40,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662325",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662325",
      "html_url":"https://ieeexplore.ieee.org/document/8662325/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"386",
      "end_page":"387",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662326",
      "cat_title":"Image Sensors",
      "cat_num": 5,
      "title":"5.5 Dual-Tap Pipelined-Code-Memory Coded-Exposure-Pixel CMOS Image Sensor for Multi-Exposure Single-Frame Computational Imaging",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":41,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Toronto, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/38233403900",
            "id":38233403900,
            "full_name":"Navid Sarhangnejad",
            "author_order":1
          },
          {
            "affiliation":"Synopsys, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/38111263000",
            "id":38111263000,
            "full_name":"Nikola Katic",
            "author_order":2
          },
          {
            "affiliation":"University of Toronto, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088826637",
            "id":37088826637,
            "full_name":"Zhengfan Xia",
            "author_order":3
          },
          {
            "affiliation":"University of Toronto, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702027",
            "id":37086702027,
            "full_name":"Mian Wei",
            "author_order":4
          },
          {
            "affiliation":"University of Toronto, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088826600",
            "id":37088826600,
            "full_name":"Nikita Gusev",
            "author_order":5
          },
          {
            "affiliation":"University of Toronto, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085882341",
            "id":37085882341,
            "full_name":"Gairik Dutta",
            "author_order":6
          },
          {
            "affiliation":"University of Toronto, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699128",
            "id":37086699128,
            "full_name":"Rahul Gulve",
            "author_order":7
          },
          {
            "affiliation":"University of Toronto, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37602074700",
            "id":37602074700,
            "full_name":"Harel Haim",
            "author_order":8
          },
          {
            "affiliation":"Fondazione Bruno Kessler, Trento, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086348241",
            "id":37086348241,
            "full_name":"Manuel Moreno Garcia",
            "author_order":9
          },
          {
            "affiliation":"ams AG, Ruschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37268553400",
            "id":37268553400,
            "full_name":"David Stoppa",
            "author_order":10
          },
          {
            "affiliation":"University of Toronto, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37282934900",
            "id":37282934900,
            "full_name":"Kiriakos N. Kutulakos",
            "author_order":11
          },
          {
            "affiliation":"University of Toronto, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37270856200",
            "id":37270856200,
            "full_name":"Roman Genov",
            "author_order":12
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Modern computational photography applications such as 3D sensing, gesture analysis, and robotic navigation drive the growing need for programmability, or coding, of the camera exposure at the individual-pixel level. Unlike conventional cameras, which record all light incident onto a pixel, the emerging class of coded-exposure-pixel (CEP) cameras can be programmed to selectively detect only some of that light [1] or, better, sort all of the light [2, 3], depending on the pixel code. In conjunction with a concurrently coded illumination, this enables a wide range of new coded multi-exposure single-readout-frame imaging capabilities at video rates. This work demonstrates such an image sensor where multiple pixel-wise-coded exposures, or subframes, are accumulated during one video frame.",
      "article_number":"8662326",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662326",
      "html_url":"https://ieeexplore.ieee.org/document/8662326/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662326/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"102",
      "end_page":"104",
      "citing_paper_count":5,
      "citing_patent_count":1,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Cameras",
            "Lighting",
            "Periodic structures",
            "Computer architecture",
            "CMOS image sensors"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662327",
      "cat_title":"Frequency Synthesizers",
      "cat_num":"16",
      "title":"16.9 4.48GHz 0.18μm SiGe BiCMOS Exact-Frequency Fractional-N Frequency Synthesizer with Spurious-Tone Suppression Yielding a -80dBc In-Band Fractional Spur",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":42,
      "authors":{
        "authors":[
          {
            "affiliation":"University College Dublin, Dublin, Ireland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274464100",
            "id":37274464100,
            "full_name":"Michael Peter Kennedy",
            "author_order":1
          },
          {
            "affiliation":"University College Dublin, Dublin, Ireland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085593856",
            "id":37085593856,
            "full_name":"Yann Donnelly",
            "author_order":2
          },
          {
            "affiliation":"Analog Devices, Limerick, Ireland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085746880",
            "id":37085746880,
            "full_name":"James Breslin",
            "author_order":3
          },
          {
            "affiliation":"Analog Devices, Limerick, Ireland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086132552",
            "id":37086132552,
            "full_name":"Stefano Tulisi",
            "author_order":4
          },
          {
            "affiliation":"Analog Devices, Limerick, Ireland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088829953",
            "id":37088829953,
            "full_name":"Sanganagouda Patil",
            "author_order":5
          },
          {
            "affiliation":"Analog Devices, Limerick, Ireland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088829911",
            "id":37088829911,
            "full_name":"Ciarán Curtin",
            "author_order":6
          },
          {
            "affiliation":"Analog Devices, Limerick, Ireland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088829463",
            "id":37088829463,
            "full_name":"Stephen Brookes",
            "author_order":7
          },
          {
            "affiliation":"Analog Devices, Limerick, Ireland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088829863",
            "id":37088829863,
            "full_name":"Brian Shelly",
            "author_order":8
          },
          {
            "affiliation":"Analog Devices, Limerick, Ireland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37375477400",
            "id":37375477400,
            "full_name":"Patrick Griffin",
            "author_order":9
          },
          {
            "affiliation":"Analog Devices, Limerick, Ireland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37352670500",
            "id":37352670500,
            "full_name":"Michael Keaveney",
            "author_order":10
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The instantaneous divide value of the multimodulus divider in the feedback path of a fractional-N PLL is determined by a divider controller, which is usually implemented as a digital delta-sigma modulator (DΔΣM). A disadvantage of the fractional-N PLL is the presence of fractional spurs, which result from interaction between the signal introduced by the DΔΣM and nonlinearities in the loop. When fractional spurs at frequencies close to integer boundaries lie inside the loop bandwidth, they cannot be attenuated by filtering. The Successive Requantizer (SR) is an alternative to the DΔΣM-based divider controller, which randomizes the quantization process more effectively than a DΔΣM [1]. Wang et al. reported a worst-case in-band fractional spur of -64dBc in a 2.4GHz charge-pump PLL [1]. Liang and Wang reported a -70dBc worst-case fractional spur in a 2GHz analog PLL with a hybrid VCO and a DΔΣM-based divider controller [2]. Familier and Galton improved the performance of the SR by implementing higher-order noise shaping. They achieved a worst-case fractional spur of -72dBc in a 3.3GHz analog PLL with a third-order SR [3]. The SR quantizes the frequency-control word one bit at a time, and, therefore, requires n stages in the case of an n-bit modulus. Thirunarayanan et al. implemented a hybrid MASH-SR divider-controller structure using four SR quantization blocks [4]. The divider-controller architecture described in this paper enables a 4.48GHz analog PLL to exhibit an in-band fractional spur of -80dBc and a -145dBc reference spur. It comprises a conventional MASH DΔΣM followed by a programmable Probability Mass Redistributor (PMR). The PMR requantizes the output of the DΔΣM and redistributes its samples in such a way that the in-band spurs are reduced by 7dB compared to the DΔΣM alone.",
      "article_number":"8662327",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662327",
      "html_url":"https://ieeexplore.ieee.org/document/8662327/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662327/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"272",
      "end_page":"274",
      "citing_paper_count":1,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Multi-stage noise shaping",
            "Phase locked loops",
            "Frequency synthesizers",
            "Current measurement",
            "Frequency measurement",
            "Voltage-controlled oscillators",
            "Synthesizers"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662328",
      "cat_title":"Power Amplifiers",
      "cat_num": 4,
      "title":"4.4 A Highly Linear High-Power 802.11ac/ax WLAN SiGe HBT Power Amplifier Using a Compact 2nd-Harmonic-Shorting Four-Way Transformer and Integrated Thermal Sensors",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":43,
      "authors":{
        "authors":[
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085833290",
            "id":37085833290,
            "full_name":"Inchan Ju",
            "author_order":1
          },
          {
            "affiliation":"Skyworks Solutions, Andover, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37349795600",
            "id":37349795600,
            "full_name":"Mike McPartlin",
            "author_order":2
          },
          {
            "affiliation":"Skyworks Solutions, Andover, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37281280000",
            "id":37281280000,
            "full_name":"Chun-Wen Paul Huang",
            "author_order":3
          },
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086384291",
            "id":37086384291,
            "full_name":"Clifford DY Cheon",
            "author_order":4
          },
          {
            "affiliation":"Skyworks Solutions, Andover, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37291254500",
            "id":37291254500,
            "full_name":"Mark Doherty",
            "author_order":5
          },
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37272709900",
            "id":37272709900,
            "full_name":"John D. Cressler",
            "author_order":6
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Increasing demand on high-speed mobile access requires a spectrum-efficient wireless connectivity platform. With dense modulation and MIMO techniques, 802.11ac WLAN has been widely deployed as a viable solution. The emerging 802.11ax standard promises increased network capacity and higher data-rates. As 802.11ac/ax imposes stringent linearity requirements on power amplifiers (PAs), a high peak-to-average power ratio, operation at large power back-off, and reduced PAE are unavoidable. As a result, III-V processes [1] have dominated the development of high-output-power (POUT) WLAN PAs. To replace them with lower cost Si-based PAs, several linearization schemes [2], [3] have been proposed, such as digital pre-distortion (DPD) and a spatial power combining, at the cost of increased complexity in the digital domain. In [4], a 2nd-harmonic short is used for linear Class-AB PAs, but an inductor on the supply lane occupies Si area and causes ohmic losses, degrading POUT and PAE. SiGe HBTs [5] are suitable for WLAN PAs due to their high power density, ruggedness, and CMOS compatibility. However, as current gain (β) drops with junction-temperature (TJ) rise, this distorts PA linearity and power gain.",
      "article_number":"8662328",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662328",
      "html_url":"https://ieeexplore.ieee.org/document/8662328/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662328/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"80",
      "end_page":"82",
      "citing_paper_count":2,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Silicon germanium",
            "Heterojunction bipolar transistors",
            "Wireless LAN",
            "Thermal sensors",
            "Couplings",
            "Magnetic separation",
            "Inductance"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662329",
      "cat_title":"Techniques for Low-Power & High-Performance Wireless",
      "cat_num": 28,
      "title":"28.4 A High-Q Resonant Inductive Link Transmit Modulator/Driver for Enhanced Power and FSK/PSK Data Transfer Using Adaptive-Predictive Phase-Continuous Switching Fractional-Capacitance Tuning",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":44,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Southampton, Southampton, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085993828",
            "id":37085993828,
            "full_name":"Henry Kennedy",
            "author_order":1
          },
          {
            "affiliation":"University of Southampton, Southampton, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/38272026400",
            "id":38272026400,
            "full_name":"Rares Bodnar",
            "author_order":2
          },
          {
            "affiliation":"University of Southampton, Southampton, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085996297",
            "id":37085996297,
            "full_name":"Teerasak Lee",
            "author_order":3
          },
          {
            "affiliation":"University of Southampton, Southampton, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274394900",
            "id":37274394900,
            "full_name":"William Redman-White",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"As well as transferring power, inductively coupled systems such as RFID and wireless charging commonly require a downlink channel to transfer data to the receiving function, for simplicity usually using the same carrier frequency used for the power transfer. A high-Q resonant transmitter coil is highly desirable to create the strong magnetic field required fora practical operating range. However, this not only raises major problems with sensitivity to tolerances and environmental factors, but also seriously restricts the available bandwidth and hence downlink data-rate. Amplitude Shift or On-Off Keying (ASK/OOK) are commonly used to allow simple demodulation, but in addition to the 0 factor restricting the data-rate, the average power transfer will be reduced by around 50%. Frequency Shift Keying (FSK) or Phase Shift Keying (PSK) are attractive inasmuch as the nominally constant envelope provides a potentially higher power throughput, but the data-rate issue with a high-Q transmitter still remains. This is obvious for FSK, where by definition operation cannot be maintained away from the transmitter antenna's resonance frequency. Less obviously, for PSK applied to a nominally constant frequency carrier, the stored energy in the transmit tuned circuit will slow the phase transitions making demodulation more difficult; for binary PSK the amplitude will also drop significantly at each symbol transition. Note that the receiver Q factor is usually lower to avoid the need for active tuning in a micropower circuit.",
      "article_number":"8662329",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662329",
      "html_url":"https://ieeexplore.ieee.org/document/8662329/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662329/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"444",
      "end_page":"446",
      "citing_paper_count":1,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Frequency shift keying",
            "Resonant frequency",
            "Tuning",
            "Phase shift keying",
            "Capacitors"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662330",
      "cat_title":"Power Amplifiers",
      "cat_num": 4,
      "title":"4.2 A Broadband Switched-Transformer Digital Power Amplifier for Deep Back-Off Efficiency Enhancement",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":45,
      "authors":{
        "authors":[
          {
            "affiliation":"Fudan University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086349097",
            "id":37086349097,
            "full_name":"Liang Xiong",
            "author_order":1
          },
          {
            "affiliation":"Fudan University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086273807",
            "id":37086273807,
            "full_name":"Tong Li",
            "author_order":2
          },
          {
            "affiliation":"Fudan University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086273710",
            "id":37086273710,
            "full_name":"Yun Yin",
            "author_order":3
          },
          {
            "affiliation":"Fudan University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37269895900",
            "id":37269895900,
            "full_name":"Hao Min",
            "author_order":4
          },
          {
            "affiliation":"Fudan University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/38483317700",
            "id":38483317700,
            "full_name":"Na Yan",
            "author_order":5
          },
          {
            "affiliation":"Fudan University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086347456",
            "id":37086347456,
            "full_name":"Hongtao Xu",
            "author_order":6
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Sophisticated OFDM modulation schemes with high spectrum efficiency and data throughput in modern wireless communication systems often result in a large peak-to-average power ratio (PAPR). Besides, wireless standards like LTE, WLAN, NB-IoT, etc., require wide transmission power range to accommodate various communication environments, and devices often function at low average output power. For better battery lifetime, it is critical to improve the power amplifier (PA) efficiency at deep power back-off (PBO) levels (e.g., 12/18dB or higher). Recently, several digital-style techniques have been employed to enhance PA PBO efficiency, such as dynamic power control [1], Class-G, and Doherty [2-4], as well as multilevel outphasing [5]. Class-G or Doherty techniques usually provide an efficiency peaking at 6dB PBO, and when combined together [2,3] or cascaded [6] they can further enhance the efficiency beyond 6dB PBO by introducing two efficiency peaks at 6/12dB PBOs. However, most of the Class-G Doherty PAs suffer from large area overhead with two power supply paths and glitches due to mode transitions. The dynamic power control or multi-level outphasing PA requires multiple phase modulators and amplitude-level transitions, which cause inherent discontinuities and degrade the linearity. In this work, a switched-transformer digital-PA technique is proposed for wide-range PBO efficiency enhancement. This topology does not require multiple power supplies and does not introduce AM/PM discontinuities. The PA achieves multiple efficiency peaks at 0/6/12/18dB PBOs and wide frequency coverage with a single-transformer footprint and only one supply voltage.",
      "article_number":"8662330",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662330",
      "html_url":"https://ieeexplore.ieee.org/document/8662330/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662330/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"76",
      "end_page":"78",
      "citing_paper_count":14,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Switches",
            "Power generation",
            "Impedance",
            "Capacitors",
            "Broadband communication",
            "Peak to average power ratio",
            "Long Term Evolution"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662331",
      "cat_title":"Sensor Interfaces",
      "cat_num": 10,
      "title":"10.2 A 22ng/√Hz 17mW MEMS Accelerometer with Digital Noise-Reduction Techniques",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":46,
      "authors":{
        "authors":[
          {
            "affiliation":"Hitachi, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085467848",
            "id":37085467848,
            "full_name":"Yuki Furubayashi",
            "author_order":1
          },
          {
            "affiliation":"Hitachi, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088643739",
            "id":37088643739,
            "full_name":"Takashi Oshima",
            "author_order":2
          },
          {
            "affiliation":"Hitachi, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089120992",
            "id":37089120992,
            "full_name":"Taizo Yamawaki",
            "author_order":3
          },
          {
            "affiliation":"Hitachi, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089106876",
            "id":37089106876,
            "full_name":"Keiki Watanabe",
            "author_order":4
          },
          {
            "affiliation":"Hitachi, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087683587",
            "id":37087683587,
            "full_name":"Keijiro Mori",
            "author_order":5
          },
          {
            "affiliation":"Hitachi, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087647845",
            "id":37087647845,
            "full_name":"Naoki Mori",
            "author_order":6
          },
          {
            "affiliation":"Hitachi, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087646605",
            "id":37087646605,
            "full_name":"Akira Matsumoto",
            "author_order":7
          },
          {
            "affiliation":"Hitachi, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087684057",
            "id":37087684057,
            "full_name":"Hideto Kazama",
            "author_order":8
          },
          {
            "affiliation":"Hitachi, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086113746",
            "id":37086113746,
            "full_name":"Yudai Kamada",
            "author_order":9
          },
          {
            "affiliation":"Hitachi, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089148709",
            "id":37089148709,
            "full_name":"Atsushi Isobe",
            "author_order":10
          },
          {
            "affiliation":"Hitachi, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37270132400",
            "id":37270132400,
            "full_name":"Tomonori Sekiguchi",
            "author_order":11
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"In emerging applications such as next-generation oil and gas exploration and infrastructure monitoring, a large number of highly sensitive accelerometers need to be deployed. The fully integrated MEMS accelerometer in this work achieves both the extremely low noise level (22ng/√Hz) required by these applications and sufficiently low power (17mW) enabling battery-based operations while meeting the required input range and bandwidth. Low noise is conventionally achieved either by the use of geophones, which have limited input bandwidth, or by the use of MEMS accelerometers, which dissipate much more power [1]. The highlights of this MEMS accelerometer are its MEMS structure with isolated detection and servo capacitors, noise reduction in the digital domain based on awareness of unfamiliar noise mechanisms and its low-noise high-voltage (HV) DACs.",
      "article_number":"8662331",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662331",
      "html_url":"https://ieeexplore.ieee.org/document/8662331/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662331/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"182",
      "end_page":"184",
      "citing_paper_count":1,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Accelerometers",
            "Micromechanical devices",
            "Servomotors",
            "Integrated circuits",
            "Capacitors",
            "Acceleration",
            "Noise level"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662332",
      "cat_title":"Diagnostics",
      "cat_num": 11,
      "title":"ISSCC 2019 Session 11 Overview: Diagnostics",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":47,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662332",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662332",
      "html_url":"https://ieeexplore.ieee.org/document/8662332/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"188",
      "end_page":"189",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662333",
      "cat_title":"Techniques for Low-Power & High-Performance Wireless",
      "cat_num": 28,
      "title":"28.3 A 606μW mm-Scale Bluetooth Low-Energy Transmitter Using Co-Designed 3.5×3.5mm2 Loop Antenna and Transformer-Boost Power Oscillator",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":48,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085657858",
            "id":37085657858,
            "full_name":"Yao Shi",
            "author_order":1
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085733649",
            "id":37085733649,
            "full_name":"Xing Chen",
            "author_order":2
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085665370",
            "id":37085665370,
            "full_name":"Hun-Seok Kim",
            "author_order":3
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276099100",
            "id":37276099100,
            "full_name":"David Blaauw",
            "author_order":4
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37283107100",
            "id":37283107100,
            "full_name":"David Wentzloff",
            "author_order":5
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Wireless communication has been a limiting factor for achieving millimeter-sized wireless sensor nodes because of the high power consumption, large antenna size and off-chip components typically required. Several mm-scale radios have been proposed [1-3]; however, all use proprietary communication protocols, which afford their designers more flexibility to address the above challenges. For interoperability and ubiquitous adoption, it is important that mm-scale radios use standard protocols, such as Bluetooth Low Energy (BLE). However, implementing a BLE-compliant radio in a mm-scale form factor poses significant additional challenges. These include the requirements for center frequency deviation (<;150kHz), FSK modulation accuracy and frequency drift during the packet (<;50kHz), which drive up the power consumption of typical PLL+VCO+PA BLE transmitters to >3mW [4-5]. A 0.5mW BLE transmitter was achieved by relaxing these requirements, but suffered from high phase noise due to its low-power ring oscillator [6].",
      "article_number":"8662333",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662333",
      "html_url":"https://ieeexplore.ieee.org/document/8662333/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662333/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"442",
      "end_page":"444",
      "citing_paper_count":2,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Radio transmitters",
            "Oscillators",
            "Frequency shift keying",
            "Capacitors",
            "Wireless communication"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662334",
      "cat_title":"Technologies for Human Interaction & Health",
      "cat_num": 17,
      "title":"ISSCC 2019 Session 17 Overview",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":49,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662334",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662334",
      "html_url":"https://ieeexplore.ieee.org/document/8662334/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"i",
      "end_page":"ii",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662335",
      "cat_title":"Energy Harvesting & DC/DC Control Techniques",
      "cat_num": 27,
      "title":"27.8 Dynamic-Charging Current-Scaling Technique with Dual Accurate Current Control and Temperature Loops with Charging-Current Accuracy up to 99.6% for 1.6× Faster Lithium-Ion Battery Charging",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":50,
      "authors":{
        "authors":[
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085740415",
            "id":37085740415,
            "full_name":"Wei-Tin Lin",
            "author_order":1
          },
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086498036",
            "id":37086498036,
            "full_name":"Zong-Yi Lin",
            "author_order":2
          },
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086500077",
            "id":37086500077,
            "full_name":"Chia-Hao Liu",
            "author_order":3
          },
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086345573",
            "id":37086345573,
            "full_name":"Chia-Ming Huang",
            "author_order":4
          },
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085701193",
            "id":37085701193,
            "full_name":"Li-Cheng Chu",
            "author_order":5
          },
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37291295300",
            "id":37291295300,
            "full_name":"Ke-Horng Chen",
            "author_order":6
          },
          {
            "affiliation":"Realtek Semiconductor, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086703598",
            "id":37086703598,
            "full_name":"Yin-Hsi Lin",
            "author_order":7
          },
          {
            "affiliation":"Realtek Semiconductor, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085380460",
            "id":37085380460,
            "full_name":"Shian-Ru Lin",
            "author_order":8
          },
          {
            "affiliation":"Realtek Semiconductor, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38495120400",
            "id":38495120400,
            "full_name":"Tsung-Yen Tsai",
            "author_order":9
          },
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37349073700",
            "id":37349073700,
            "full_name":"Hann-Huei Tsai",
            "author_order":10
          },
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37265256500",
            "id":37265256500,
            "full_name":"Ying-Zong Juang",
            "author_order":11
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Reliability is one of the most important issues for lithium-ion (Li-Ion) battery fast charging. Due to the limited charge-acceptance rate of a Li-Ion battery, a fast charging technology needs to consider the main problems that can result in LiIon battery damage [1]. Pumping large amounts of energy into a Li-Ion battery, faster than the battery chemicals can react to the charge, can result in local polarization of the electrode, overheating, and unpredictable chemical reactions that can damage the Li-Ion battery. Conventional battery chargers use overtemperature and under-temperature protection [2], while some advanced battery chargers contain a temperature-controlled current to limit the charging current for safe charging [3]. In the event of overheating, a fast charging mechanism should stop until the temperature drops to a safe level. Fast charging on/off control is not the single unique factor that determines charging time [4]. Similar to dynamic voltage and frequency scaling (DVFS) technology in power management ICs (PMICs), this paper proposes a dynamic charge current scaling (DCCS) technique, which dynamically adjusts the charging current and the termination charging voltage in constant-current (CC) charge mode depending on the battery temperature (TBAT) and the built-in resistance detection (BIRD) technique.",
      "article_number":"8662335",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662335",
      "html_url":"https://ieeexplore.ieee.org/document/8662335/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662335/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"434",
      "end_page":"436",
      "citing_paper_count":1,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Battery chargers",
            "Birds",
            "Lithium-ion batteries",
            "Resistance",
            "Voltage control",
            "Phase change materials"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662336",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"[Back cover]",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":51,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Presents the back cover of the proceedings record.",
      "article_number":"8662336",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662336",
      "html_url":"https://ieeexplore.ieee.org/document/8662336/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"i",
      "end_page":"i",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662337",
      "cat_title":"Sensor Interfaces",
      "cat_num": 10,
      "title":"10.4 A Wheatstone Bridge Temperature Sensor with a Resolution FoM of 20fJ.K2",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":52,
      "authors":{
        "authors":[
          {
            "affiliation":"Delft University of Technology, Delft, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086103495",
            "id":37086103495,
            "full_name":"Sining Pan",
            "author_order":1
          },
          {
            "affiliation":"Delft University of Technology, Delft, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37294792500",
            "id":37294792500,
            "full_name":"Kofi A. A. Makinwa",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Temperature sensors intended for embedded applications should be both energy- and area-efficient. The combination of Wheatstone-bridge (WhB) sensors and continuous-time ADCs has proven to be highly energy efficient [1,2]. However, their area (> 0.25mm2) is still larger than that of comparable BJT-based sensors [3,4]. This paper presents a temperature sensor that uses an FIR-DAC ADC to reduce its area and increase energy-efficiency, both by 2× compared to the state-of-the-art [5].",
      "article_number":"8662337",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662337",
      "html_url":"https://ieeexplore.ieee.org/document/8662337/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662337/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"186",
      "end_page":"188",
      "citing_paper_count":12,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Temperature sensors",
            "Temperature measurement",
            "Modulation",
            "Switches",
            "1/f noise",
            "Ovens",
            "Sensitivity"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662338",
      "cat_title":"Analog Techniques",
      "cat_num": 18,
      "title":"18.6 A 32MHz Crystal Oscillator with Fast Start-up Using Synchronized Signal Injection",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":53,
      "authors":{
        "authors":[
          {
            "affiliation":"Dialog Semiconductor, Hengelo, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698872",
            "id":37086698872,
            "full_name":"Bram Verhoef",
            "author_order":1
          },
          {
            "affiliation":"Dialog Semiconductor, ’s-Hertogenbosch, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37299222600",
            "id":37299222600,
            "full_name":"Jan Prummel",
            "author_order":2
          },
          {
            "affiliation":"Dialog Semiconductor, ’s-Hertogenbosch, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37866497000",
            "id":37866497000,
            "full_name":"Wim Kruiskamp",
            "author_order":3
          },
          {
            "affiliation":"Dialog Semiconductor, ’s-Hertogenbosch, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701823",
            "id":37086701823,
            "full_name":"Rein Post",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Low-power sensor nodes (e.g. Bluetooth Low Energy, BLE) use low duty-cycle transceivers to obtain an overall low power consumption. The system typically spends most of the time in a low-power sleep state and only briefly wakes up to transmit and receive data. Due to the high Q (>100k) of the crystal resonator the start-up time of a typical crystal oscillator is relatively long (≈ 0.5 to 5ms) which causes a substantial amount of energy to be consumed by the crystal oscillator in a transmit/receive event. As the system usually is in an active state when the crystal oscillator ramps up (multiple sub-systems are powered up) not only should the start-up energy of the crystal oscillator be optimized, but also the startup time. As the crystal resonator is one of the most costly components in IoT sensor nodes, a wide range of crystal resonators should be supported by the circuit. This work proposes a synchronized signal injection (SSI) start-up mechanism that can drive the crystal up to any amplitude in a minimum amount of time, does not require a high-precision RC oscillator, is insensitive to PTV and is effective for a wide range of crystals: the technique does not require the shunt capacitance or the load capacitance to be small. A programmable capacitor-bank is included to support a range of crystals (load-capacitance) and allow for the customer to calibrate the frequency but is not required for the SSI technique.",
      "article_number":"8662338",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662338",
      "html_url":"https://ieeexplore.ieee.org/document/8662338/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662338/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"304",
      "end_page":"305",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Crystals",
            "Oscillators",
            "Capacitance",
            "Synchronization",
            "Resonant frequency",
            "Clocks",
            "Steady-state"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662339",
      "cat_title":"Analog Techniques",
      "cat_num": 18,
      "title":"18.7 A 0.7V, 2.35% 3σ-Accuracy Bandgap Reference in 12nm CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":54,
      "authors":{
        "authors":[
          {
            "affiliation":"TSMC, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702875",
            "id":37086702875,
            "full_name":"Yi-Wen Chen",
            "author_order":1
          },
          {
            "affiliation":"TSMC, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085444264",
            "id":37085444264,
            "full_name":"Jaw-Juinn Horng",
            "author_order":2
          },
          {
            "affiliation":"TSMC, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085438444",
            "id":37085438444,
            "full_name":"Chin-Ho Chang",
            "author_order":3
          },
          {
            "affiliation":"TSMC, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085440260",
            "id":37085440260,
            "full_name":"Amit Kundu",
            "author_order":4
          },
          {
            "affiliation":"TSMC, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37598158600",
            "id":37598158600,
            "full_name":"Yung-Chow Peng",
            "author_order":5
          },
          {
            "affiliation":"TSMC, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085830613",
            "id":37085830613,
            "full_name":"Mark Chen",
            "author_order":6
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Bandgap reference (BGR) circuits are widely used due to their stable output voltage over process, supply voltage and temperature variations. Reference voltage stability is critical for data-acquisition applications and lower supply voltages can reduce the power of mixed-signal systems. However BGR for analog circuits is one of the bottlenecks for sub-1V supply operation because BGR supply voltage is limited by VEB+VDS [1]. VEB refers to the emitter-base voltage of a pnp transistor which is limited to ~0.6 to 0.7V due to silicon junction cut-in voltage, while VDS is the drain-source saturation voltage of a current-mirror. The BGR temperature dependence is decided by the weighted sum of proportional-to-absolute-temperature(PTAT) and complementary-to-absolute-temperature (CTAT) terms. An alternative PTAT generator can be implemented by dVGS (gate-to-source voltage difference) of a MOS pair in subthreshold [2]. The CTAT generator can be implemented by special devices or using the gate-source voltage VGS of subthreshold MOSFETs. Although the VGS of a subthreshold MOSFET is smaller than emitter-base voltage of a pnp transistor, the MOSFET model inaccuracy in the subthreshold region and high process-dependent characteristic of MOSFET gate-source voltage induces high variation for voltage reference circuits.",
      "article_number":"8662339",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662339",
      "html_url":"https://ieeexplore.ieee.org/document/8662339/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662339/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"306",
      "end_page":"307",
      "citing_paper_count":2,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Voltage measurement",
            "Photonic band gap",
            "Feedback loop",
            "Temperature measurement",
            "Resistors",
            "Current measurement"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662340",
      "cat_title":"Adaptive Digital & Clocking Techniques",
      "cat_num": 19,
      "title":"19.7 A Scalable Pipelined Time-Domain DTW Engine for Time-Series Classification Using Multibit Time Flip-Flops With 140Giga-Cell-Updates/s Throughput",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":55,
      "authors":{
        "authors":[
          {
            "affiliation":"Northwestern University, Evanston, IL",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086464862",
            "id":37086464862,
            "full_name":"Zhengyu Chen",
            "author_order":1
          },
          {
            "affiliation":"Northwestern University, Evanston, IL",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085592395",
            "id":37085592395,
            "full_name":"Jie Gu",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Dynamic time warping (DTW), a variant of the dynamic programming algorithm, is widely used for time series classification [1]. Its strong capability for distance measurement for variable-speed temporal sequences makes DTW a popular method for time-series classification in broad applications, such as ECG diagnosis, motion detection, DNA sequencing, etc. [1]. Several efforts have proposed for accelerating the operation of DTW, including a recent demonstration of time-based design in DNA sequencing [2]. However, the demonstration was confined to single-bit operations, a fixed sequence length and low throughput due to nonpipelined operation and a large single-bit delay. To overcome such challenges, this work presents a general-purpose DTW engine for time-series classification using time-domain computing. Pipelined operation is enabled by a time flip-flop (TFF) leading to order-of-magnitude improvements in throughput and a scalable processing capability for time series. Compared with recent time-domain designs, which do not have time-domain memory elements, this work realizes a time-domain pipelined architecture [3].",
      "article_number":"8662340",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662340",
      "html_url":"https://ieeexplore.ieee.org/document/8662340/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662340/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"324",
      "end_page":"326",
      "citing_paper_count":6,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Time-domain analysis",
            "Engines",
            "DNA",
            "Databases",
            "Throughput",
            "Time series analysis",
            "Sequential analysis"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662341",
      "cat_title":"Energy Harvesting & DC/DC Control Techniques",
      "cat_num": 27,
      "title":"27.2 An Adiabatic Sense and Set Rectifier for Improved Maximum-Power-Point Tracking in Piezoelectric Harvesting with 541% Energy Extraction Gain",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":56,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086489888",
            "id":37086489888,
            "full_name":"Yimai Peng",
            "author_order":1
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086092226",
            "id":37086092226,
            "full_name":"David Kyojin Choo",
            "author_order":2
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085469414",
            "id":37085469414,
            "full_name":"Sechang Oh",
            "author_order":3
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/38239724700",
            "id":38239724700,
            "full_name":"Inhee Lee",
            "author_order":4
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37823927800",
            "id":37823927800,
            "full_name":"Taekwang Jang",
            "author_order":5
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37965798900",
            "id":37965798900,
            "full_name":"Yejoong Kim",
            "author_order":6
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086349786",
            "id":37086349786,
            "full_name":"Jongyup Lim",
            "author_order":7
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276099100",
            "id":37276099100,
            "full_name":"David Blaauw",
            "author_order":8
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274874600",
            "id":37274874600,
            "full_name":"Dennis Sylvester",
            "author_order":9
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Piezoelectric energy harvesters (PEHs) convert mechanical energy from vibrations into electrical energy. They have become popular in energy-autonomous IoT systems. However, the total energy extracted by a PEH is highly sensitive to matching between the PEH impedance and the energy extraction circuit. Prior solutions include the use of a full-bridge rectifier (FBR) and a so-called synchronous electric-charge extraction (SECE) [1], and are suitable for non-periodic vibrations. However, their extraction efficiency is low since the large internal capacitance Cp (usually 10's of nF) of the PEH (Fig. 27.2.1) prevents the output voltage from reaching its maximum power point (MPP) under a typical sinusoidal and transient excitation (VMPP = 1/2·IpRp). A recently proposed technique [2,3,4], called bias-flip, achieves a higher extraction efficiency by forcing a predetermined constant voltage at the PEH output, Vp, which is then flipped every half-period of the assumed sinusoidal excitation (Fig. 27.2.1, top left). To flip Vp, the energy in capacitor Cp is extracted using either a large external inductor [2,3] or capacitor arrays [4]. It is then restored with the opposite polarity (Fig. 27.2.1, top). However, VMPP of the PEH varies with sinusoidal current Ip; hence, the two fixed values of Vp in the flip-bias technique either over or underestimate VMPP for much of the oscillation cycle (pattern filled regions in Fig. 27.2.1, top right). In addition, none of the prior approaches compensate for VMPP-waveform amplitude changes, due to input intensity variations or decaying oscillations after an impulse, further degrading efficiency.",
      "article_number":"8662341",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662341",
      "html_url":"https://ieeexplore.ieee.org/document/8662341/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662341/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"422",
      "end_page":"424",
      "citing_paper_count":8,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Voltage measurement",
            "Capacitors",
            "Inductors",
            "Electric shock",
            "Power measurement",
            "Energy harvesting",
            "Switches"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662342",
      "cat_title":"DC-DC Converters",
      "cat_num": 8,
      "title":"ISSCC 2019 Session 8 Overview: DC-DC Converters",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":57,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662342",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662342",
      "html_url":"https://ieeexplore.ieee.org/document/8662342/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"144",
      "end_page":"145",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662343",
      "cat_title":"Machine Learning & Digital LDO Circuits",
      "cat_num": 14,
      "title":"14.7 A Modular Hybrid LDO with Fast Load-Transient Response and Programmable PSRR in 14nm CMOS Featuring Dynamic Clamp Tuning and Time-Constant Compensation",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":58,
      "authors":{
        "authors":[
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085442330",
            "id":37085442330,
            "full_name":"Xiaosen Liu",
            "author_order":1
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37375000600",
            "id":37375000600,
            "full_name":"Harish K. Krishnamurthy",
            "author_order":2
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085794534",
            "id":37085794534,
            "full_name":"Taesik Na",
            "author_order":3
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085734170",
            "id":37085734170,
            "full_name":"Sheldon Weng",
            "author_order":4
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/38489666400",
            "id":38489666400,
            "full_name":"Khondker Z. Ahmed",
            "author_order":5
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085469601",
            "id":37085469601,
            "full_name":"Krishnan Ravichandran",
            "author_order":6
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37285026600",
            "id":37285026600,
            "full_name":"James Tschanz",
            "author_order":7
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37268283400",
            "id":37268283400,
            "full_name":"Vivek De",
            "author_order":8
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Complex SoCs in scaled CMOS processes integrate a large variety of digital, SRAM and noise-sensitive mixed-signal/analog circuit blocks such as PLLs, wireline/wireless/RF transceivers, sensor front-ends, etc. The on-die low-dropout regulators (LDO) used for fine-grain DVFS of digital and memory blocks must respond fast to large load transients to minimize voltage droops/overshoots without using large decoupling caps, while minimizing power overheads over a wide operating range. The noise-sensitive analog circuits, on the other hand, need LDOs that provide sufficiently high power supply rejection (PSR) and minimal output voltage ripple, while maximizing current efficiency. Fast and scalable digital (DLDO) [1], analog-assisted digital (AA-DLDO) [2]-[3] and hybrid (HLDO) [4] analog-digital LDOs targeted for digital and memory blocks, as well as high-PSRR analog LDOs (ALDO) [5] optimized specifically for analog circuits have been recently reported.",
      "article_number":"8662343",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662343",
      "html_url":"https://ieeexplore.ieee.org/document/8662343/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662343/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"234",
      "end_page":"236",
      "citing_paper_count":7,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Clamps",
            "Voltage control",
            "Transient analysis",
            "Analog circuits",
            "Hybrid power systems",
            "Bandwidth",
            "Threshold voltage"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662344",
      "cat_title":"Circuits Enabling Security",
      "cat_num": 25,
      "title":"25.3 A 128b AES Engine with Higher Resistance to Power and Electromagnetic Side-Channel Attacks Enabled by a Security-Aware Integrated All-Digital Low-Dropout Regulator",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":59,
      "authors":{
        "authors":[
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085663901",
            "id":37085663901,
            "full_name":"Arvind Singh",
            "author_order":1
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/38667724400",
            "id":38667724400,
            "full_name":"Monodeep Kar",
            "author_order":2
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37272627100",
            "id":37272627100,
            "full_name":"Sanu Mathew",
            "author_order":3
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37861959500",
            "id":37861959500,
            "full_name":"Anand Rajan",
            "author_order":4
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37268283400",
            "id":37268283400,
            "full_name":"Vivek De",
            "author_order":5
          },
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37278557500",
            "id":37278557500,
            "full_name":"Saibal Mukhopadhyay",
            "author_order":6
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Side channel attacks (SCA) exploit data-dependent information leakage through power consumption and electromagnetic (EM) emissions from cryptographic engines to uncover secret keys. Integrated inductive voltage regulators (IVR) with a randomized control loop [1] or switching frequency [2], and random voltage dithering [3] have demonstrated improved power side-channel analysis (PSCA) resistance. Simulation studies have shown PSCA resistance via shunt linear regulators [4]. This paper demonstrates improved power and EM SCA resistance of standard (unprotected) 128b AES engines with parallel (P-AES, 128b) and serial (S-AES, 8b) datapaths via an on-die security-aware all-digital series low-dropout (DLDO) regulator, commonly used for fine-grain SoC power management. The security-aware DLDO improves SCA resistance using control-loop induced perturbations in a baseline DLDO, enhanced by a random switching noise injector (SNI) via power stage control and a randomized reference voltage (R-VREF) generator coupled with all-digital clock modulation (ADCM).",
      "article_number":"8662344",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662344",
      "html_url":"https://ieeexplore.ieee.org/document/8662344/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662344/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"404",
      "end_page":"406",
      "citing_paper_count":14,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Clocks",
            "Correlation",
            "Resistance",
            "Regulators",
            "Engines",
            "Power measurement",
            "Frequency-domain analysis"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662345",
      "cat_title":"Noise-Shaped & VCO-Based ADCs",
      "cat_num": 20,
      "title":"ISSCC 2019 Session 20 Overview: Noise-Shaped and VCO-Based ADCs",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":60,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662345",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662345",
      "html_url":"https://ieeexplore.ieee.org/document/8662345/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"326",
      "end_page":"327",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662346",
      "cat_title":"Processors",
      "cat_num": 2,
      "title":"2.2 A 978GOPS/W Flexible Streaming Processor for Real-Time Image Processing Applications in 22nm FDSOI",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":61,
      "authors":{
        "authors":[
          {
            "affiliation":"KU Leuven, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085996390",
            "id":37085996390,
            "full_name":"Sander Smets",
            "author_order":1
          },
          {
            "affiliation":"KU Leuven, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37282628500",
            "id":37282628500,
            "full_name":"Toon Goedemé",
            "author_order":2
          },
          {
            "affiliation":"San Jose, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698378",
            "id":37086698378,
            "full_name":"Anurag Mittal",
            "author_order":3
          },
          {
            "affiliation":"KU Leuven, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37267304800",
            "id":37267304800,
            "full_name":"Marian Verhelst",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The recent trend towards high frame rate, high resolution image processing necessitates a solution for the growing Von Neumann bottleneck. Bandwidth pressure is relieved in traditional image processors by tiling the image and storing pixel patches in a local scratchpad memory [1]. Yet, this only partially alleviates the memory bottleneck, due to repeated fetches for overlapping patches and the scratchpad access becoming the main bottleneck (Fig. 2.2.1). Streaming architectures [2] eliminate this overhead by streaming the image pixels into an array of processing elements and transferring intermediate data results to a next processing element instead of sending them back to memory. Crucial in the efficiency of such streaming image processing architectures is the line buffering strategy, required to merge intermediate results in the stream with previously computed results. Existing state-of-the-art architectures either have dedicated, application-specific line buffer instances which are inflexible towards various image processing workloads [1], or achieve flexibility by routing streams back to centralized scratchpad memories, again resulting in a memory bottleneck around the centralized buffers, and introducing the need for inefficient on-chip-networks between the processing elements [3]. This paper introduces the concept of flexible, instruction-programmable streaming processing with embedded configurable-delay FIFOs to enable line buffering for a wide range of computer vision algorithms on a single platform. Providing a deep reconfigurable pipeline, this design facilitates the mapping and execution of complex vision tasks, like dense optic flow in real-time (30fps VGA) at low power (10.7mW), marking A 5.8× improvement over the state-of-the-art.",
      "article_number":"8662346",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662346",
      "html_url":"https://ieeexplore.ieee.org/document/8662346/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662346/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"44",
      "end_page":"46",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Streaming media",
            "Computer architecture",
            "Optical buffering",
            "Kernel",
            "Image processing",
            "Pipelines",
            "Fabrics"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662347",
      "cat_title":"Machine Learning & Digital LDO Circuits",
      "cat_num": 14,
      "title":"ISSCC 2019 Session 14 Overview: Machine Learning and Digital LDO Circuits",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":62,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662347",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662347",
      "html_url":"https://ieeexplore.ieee.org/document/8662347/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"220",
      "end_page":"221",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662348",
      "cat_title":"Frequency Generation & Interference Mitigation",
      "cat_num": 26,
      "title":"26.1 A Self-Calibrated 16GHz Subsampling-PLL-Based 30s Fast Chirp FMCW Modulator with 1.5GHz Bandwidth and 100kHz rms Error",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":63,
      "authors":{
        "authors":[
          {
            "affiliation":"imec, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085444297",
            "id":37085444297,
            "full_name":"Qixian Shi",
            "author_order":1
          },
          {
            "affiliation":"Sony Semiconductor Solutions, Atsugi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37594569500",
            "id":37594569500,
            "full_name":"Keigo Bunsen",
            "author_order":2
          },
          {
            "affiliation":"imec, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085453872",
            "id":37085453872,
            "full_name":"Nereo Markulic",
            "author_order":3
          },
          {
            "affiliation":"imec, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37268745200",
            "id":37268745200,
            "full_name":"Jan Craninckx",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Frequency-modulated continuous-wave (FMCW) radars are critical for autonomous-driving applications. Sawtooth waveforms with short chirp time (<;50μs) are desired to eliminate the speed-range ambiguity. The chirp signal needs to be linear to avoid spurious tones in the receiver baseband, which result in false detections. Furthermore, a wide chirping bandwidth (BWchirp > 4GHz) improves the range resolution to 3.75cm. To meet these requirements, fractionalN PLLs with two-point-modulation (TPM) scheme are presented in [1-3] with a relative rms FM error of 0.05% when normalized to the chirping bandwidth. In conventional FMCW PLLs, the lowpass signal injection is implemented through division ratio modulation in the PLL feedback path. However, the divider power consumption and noise are not negligible. In [4], a subsampling GMSK modulator improves the EVM. By using a high-resolution DTC, the divider quantization noise contribution to the PM/FM error is eliminated. In this work, the frequency modulation bandwidth is extended to GHz range and a 16GHz subsampling PLL (SS-PLL) is used for fast-chirp generation. Thanks to the TPM technique and selfcalibration, this PLL takes 30μs to chirp a sawtooth waveform with a 1.5GHz BW (~9.5% of the carrier frequency). The rms FM error is 100kHz, which is 0.007% of BWchirp.",
      "article_number":"8662348",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662348",
      "html_url":"https://ieeexplore.ieee.org/document/8662348/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662348/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"408",
      "end_page":"410",
      "citing_paper_count":5,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Chirp",
            "Frequency modulation",
            "Phase locked loops",
            "Voltage-controlled oscillators",
            "Calibration",
            "Bandwidth"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662349",
      "cat_title":"Power for 5G, Wireless Power, and GaN Converters",
      "cat_num":"15",
      "title":"15.5 An 800mW Fully Integrated Galvanic Isolated Power Transfer System Meeting CISPR 22 Class-B Emission Levels with 6dB Margin",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":64,
      "authors":{
        "authors":[
          {
            "affiliation":"Analog Devices, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702202",
            "id":37086702202,
            "full_name":"Wenhui Qin",
            "author_order":1
          },
          {
            "affiliation":"Analog Devices, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700749",
            "id":37086700749,
            "full_name":"Xin Yang",
            "author_order":2
          },
          {
            "affiliation":"Analog Devices, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086373760",
            "id":37086373760,
            "full_name":"Shaoyu Ma",
            "author_order":3
          },
          {
            "affiliation":"Analog Devices, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700343",
            "id":37086700343,
            "full_name":"Fang Liu",
            "author_order":4
          },
          {
            "affiliation":"Analog Devices, Wilmington, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700060",
            "id":37086700060,
            "full_name":"Yuanyuan Zhao",
            "author_order":5
          },
          {
            "affiliation":"Analog Devices, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086375404",
            "id":37086375404,
            "full_name":"Tianting Zhao",
            "author_order":6
          },
          {
            "affiliation":"Analog Devices, Wilmington, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38090243700",
            "id":38090243700,
            "full_name":"Baoxing Chen",
            "author_order":7
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Industrial field networks play a key role in industrial automation systems. Employing galvanic isolation in the transceivers of such networks has become an essential requisite to guarantee safety and better reliability in harsh industrial environment. For industrial transceivers, isolated power levels between 100mW and 1W are required. Transciever size and cost are also constrained in many industrial applications. However, delivering 100s of mW is challenging for fully integrated solutions without bulky external transformers, and it is also important to control radiated emissions at such power levels. In [1], [2], different ways of implementing fully integrated isolated power links have been proposed. However, they can only deliver 10s of mW, which limits them to low-power applications, e.g., sensor interfaces. Some of the state-of-the-art commercial devices use on-chip transformers made from thick gold traces to deliver 500mW at 33% efficiency [3], but a 4-layer PCB is required to implement a stitching capacitor across the isolation barrier to meet CISPR 22 Class B Electromagnetic Interference (EMI) standards [4]. ln this work, a fully integrated galvanic isolated power transfer system is proposed. By adopting various circuit techniques, 800mW output capability and 34% efficiency is achieved, and component-level emissions are kept low, eliminating the need for costly EMI-mitigation techniques and simplifying the EMI-certification process.",
      "article_number":"8662349",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662349",
      "html_url":"https://ieeexplore.ieee.org/document/8662349/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662349/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"246",
      "end_page":"248",
      "citing_paper_count":5,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Oscillators",
            "Harmonic analysis",
            "Electromagnetic interference",
            "Power generation",
            "Coils",
            "Capacitors",
            "Resonant frequency"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662350",
      "cat_title":"Nyquist-Rate ADCs",
      "cat_num": 3,
      "title":"3.5 A 0.6V 13b 20MS/s Two-Step TDC-Assisted SAR ADC with PVT Tracking and Speed-Enhanced Techniques",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":65,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085491330",
            "id":37085491330,
            "full_name":"Minglei Zhang",
            "author_order":1
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37406799000",
            "id":37406799000,
            "full_name":"Chi-Hang Chan",
            "author_order":2
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37406127300",
            "id":37406127300,
            "full_name":"Yan Zhu",
            "author_order":3
          },
          {
            "affiliation":"Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal",
            "authorUrl":"https://ieeexplore.ieee.org/author/37272711500",
            "id":37272711500,
            "full_name":"Rui P. Martins",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The two-step SAR ADC is an energy-efficient architecture for high-resolution applications, which faces headroom challenges from the voltage-domain residue amplification under a low power supply. A TDC-assisted SAR ADC [1] uses a voltage-to-time converter (VTC) and a TDC as the back-end to quantize the residue voltage of the SAR ADC, which is attractive to the low power supply scenarios by moving the voltage domain quantization of a two-step SAR ADC into the time domain. However, the TDC-assisted SAR ADC encounters several design challenges. For example, it is sensitive to PVT variations due to partial time-domain operation, and its conversion speed is limited significantly by the long VTC latency when there is a small residue input voltage. This paper presents both PVT tracking and speed enhancement techniques for a 13b two-step TDC-assisted SAR ADC with 0.6V supply. The VTC and the back-end TDC are designed to have a common operation characteristic; thereby, their variations over PVT are inherently tracked without the need of any extra power or circuit overheads. The prototype ADC achieves less than 0.8dB SNDR drop across - 50°C to 90°C and ±5% power supply variation at 20MS/s. The Walden FoM is 1.4fJ/conversion-step.",
      "article_number":"8662350",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662350",
      "html_url":"https://ieeexplore.ieee.org/document/8662350/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662350/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"66",
      "end_page":"68",
      "citing_paper_count":7,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Power supplies",
            "MOS devices",
            "Delays",
            "Temperature measurement",
            "Prototypes",
            "Quantization (signal)"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662351",
      "cat_title":"Quantum & Photonics Technologies",
      "cat_num": 29,
      "title":"29.3 A 48GHz 5.6mW Gate-Level-Pipelined Multiplier Using Single-Flux Quantum Logic",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":66,
      "authors":{
        "authors":[
          {
            "affiliation":"Nagoya University, Nagoya, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699455",
            "id":37086699455,
            "full_name":"Ikki Nagaoka",
            "author_order":1
          },
          {
            "affiliation":"Nagoya University, Nagoya, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37309851000",
            "id":37309851000,
            "full_name":"Masamitsu Tanaka",
            "author_order":2
          },
          {
            "affiliation":"Kyushu University, Fukuoka, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37293596600",
            "id":37293596600,
            "full_name":"Koji Inoue",
            "author_order":3
          },
          {
            "affiliation":"Nagoya University, Nagoya, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37282899900",
            "id":37282899900,
            "full_name":"Akira Fujimaki",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"A multiplier based on superconductor single-flux-quantum (SFQ) logic is demonstrated up to 48GHz with the measured power consumption of 5.6 mW. The multiplier performs 8 × 8-bit signed multiplication every clock cycle. The design is based on a bit-parallel, gate-level-pipelined structure that exploits ultimately high-throughput performance of SFQ logic. The test chip fabricated using a 1.0-μm, 9-layer process consists of 20,251 Nb/AlOx/Nb Josephson junctions (JJs). The correctness of operation is verified by on-chip high-speed testing.",
      "article_number":"8662351",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662351",
      "html_url":"https://ieeexplore.ieee.org/document/8662351/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662351/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"460",
      "end_page":"462",
      "citing_paper_count":8,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Logic gates",
            "Clocks",
            "SQUIDs",
            "Pipeline processing",
            "Superconducting logic circuits",
            "System-on-chip",
            "Adders"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662352",
      "cat_title":"Physiological Monitoring",
      "cat_num": 22,
      "title":"22.6 A 13-Channel 1.53-mW 11.28-mm2 Electrical Impedance Tomography SoC Based on Frequency Division Multiplexing with 10× Throughput Reduction",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":67,
      "authors":{
        "authors":[
          {
            "affiliation":"Shanghai Jiao Tong University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085880093",
            "id":37085880093,
            "full_name":"Boxiao Liu",
            "author_order":1
          },
          {
            "affiliation":"Shanghai Jiao Tong University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37278826800",
            "id":37278826800,
            "full_name":"Guoxing Wang",
            "author_order":2
          },
          {
            "affiliation":"Shanghai Jiao Tong University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37676359400",
            "id":37676359400,
            "full_name":"Yongfu Li",
            "author_order":3
          },
          {
            "affiliation":"Shanghai Jiao Tong University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086586591",
            "id":37086586591,
            "full_name":"Hui Li",
            "author_order":4
          },
          {
            "affiliation":"Shanghai Jiao Tong University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086882854",
            "id":37086882854,
            "full_name":"Yue Gao",
            "author_order":5
          },
          {
            "affiliation":"National University of Singapore, Singapore",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086355238",
            "id":37086355238,
            "full_name":"Lei Zeng",
            "author_order":6
          },
          {
            "affiliation":"Shanghai Jiao Tong University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085518153",
            "id":37085518153,
            "full_name":"Yixin Ma",
            "author_order":7
          },
          {
            "affiliation":"Shanghai Jiao Tong University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085343628",
            "id":37085343628,
            "full_name":"Yong Lian",
            "author_order":8
          },
          {
            "affiliation":"National University of Singapore, Singapore",
            "authorUrl":"https://ieeexplore.ieee.org/author/37273015300",
            "id":37273015300,
            "full_name":"Chun Huat Heng",
            "author_order":9
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Electrical-impedance tomography (EIT) has been reported as the only viable wearable real-time method for lung imaging [1]. Previous EIT chips generally employ Time-Division Multiplexing (TDM) or as active electrode to facilitate multichannel read-out [2-4], and support a large number of electrodes by sharing a maximum of 6 parallel readout channels per chip. In this paper, we present an EIT-SoC with the following features: 1) early demodulation to relax the bandwidth requirement of the analog front-end, and minimize the impact of motion artifact and DC offset generated at the skin-electrode interface; 2) Frequency-Division Multiplexing (FDM) to combine 13 pairs of I/O signals into 2 data streams for quantization by 2 ΔΣ Modulators (DSMs); 3) throughput reduction at a compression ratio of 9.75:1; 4) an inverted `V-shape' gain configuration to minimize voltage variations across all channels; and 5) batch spectrum processing for data from all channels with no digital filtering.",
      "article_number":"8662352",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662352",
      "html_url":"https://ieeexplore.ieee.org/document/8662352/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662352/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"370",
      "end_page":"372",
      "citing_paper_count":3,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Tomography",
            "Electrodes",
            "Frequency division multiplexing",
            "Lung",
            "Demodulation",
            "Impedance",
            "Current measurement"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662353",
      "cat_title":"4G/5G Transceivers",
      "cat_num": 21,
      "title":"21.6 A Sub-6GHz 5G New Radio RF Transceiver Supporting EN-DC with 3.15Gb/s DL and 1.27Gb/s UL in 14nm FinFET CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":68,
      "authors":{
        "authors":[
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085575701",
            "id":37085575701,
            "full_name":"Jongwoo Lee",
            "author_order":1
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37335525300",
            "id":37335525300,
            "full_name":"Sangwook Han",
            "author_order":2
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089124841",
            "id":37089124841,
            "full_name":"Joonhee Lee",
            "author_order":3
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37278940400",
            "id":37278940400,
            "full_name":"Byoungjoong Kang",
            "author_order":4
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37535723600",
            "id":37535723600,
            "full_name":"Jeongyeol Bae",
            "author_order":5
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702260",
            "id":37086702260,
            "full_name":"Jaehyuk Jang",
            "author_order":6
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086138703",
            "id":37086138703,
            "full_name":"Seunghyun Oh",
            "author_order":7
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085785235",
            "id":37085785235,
            "full_name":"Suseob Ahn",
            "author_order":8
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37334351100",
            "id":37334351100,
            "full_name":"Sanghoon Kang",
            "author_order":9
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37316443400",
            "id":37316443400,
            "full_name":"Quang-Diep Bui",
            "author_order":10
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086506389",
            "id":37086506389,
            "full_name":"Kiyong Son",
            "author_order":11
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38305744900",
            "id":38305744900,
            "full_name":"Hyungsun Lim",
            "author_order":12
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38237206300",
            "id":38237206300,
            "full_name":"Daechul Jeong",
            "author_order":13
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086096309",
            "id":37086096309,
            "full_name":"Ronghua Ni",
            "author_order":14
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085647791",
            "id":37085647791,
            "full_name":"Yongrong Zuo",
            "author_order":15
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698912",
            "id":37086698912,
            "full_name":"Ilyong Jong",
            "author_order":16
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37953439600",
            "id":37953439600,
            "full_name":"Chih-Wei Yao",
            "author_order":17
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085786736",
            "id":37085786736,
            "full_name":"Seungchan Heo",
            "author_order":18
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085579195",
            "id":37085579195,
            "full_name":"Thomas Byunghak Cho",
            "author_order":19
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38238522400",
            "id":38238522400,
            "full_name":"Inyup Kang",
            "author_order":20
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"To carry on the explosion of mobile data traffic, cellular networks have evolved to enhance air capacity with emerging 5G New Radio (NR) technologies. Thanks to carrier aggregation (CA) and advanced-MIMO techniques, the NR devices can attain up to several Gb/s peak data-rate. The demand of high bandwidth has created a need for exploring high-frequency spectrum over 3GHz, while sustaining legacy LTE bands for LTE-NR dual connectivity (EN-DC). Since User Equipment (UE) requires small form-factor and low power consumption, a single-chip RF transceiver is essential to cover both NR and legacy protocols, simultaneously. This paper demonstrates an integrated CMOS RFIC that supports multimode and multiband applications including all the legacy 2G, 3G, 4G and stand-alone/non-stand-alone sub-6GHz 5G NR features.",
      "article_number":"8662353",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662353",
      "html_url":"https://ieeexplore.ieee.org/document/8662353/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662353/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"354",
      "end_page":"356",
      "citing_paper_count":10,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Radio frequency",
            "Transceivers",
            "5G mobile communication",
            "Bandwidth",
            "Long Term Evolution",
            "Calibration",
            "Radiofrequency integrated circuits"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662354",
      "cat_title":"Energy Harvesting & DC/DC Control Techniques",
      "cat_num": 27,
      "title":"ISSCC 2019 Session 27 Overview: Energy Harvesting & DC/DC Control Techniques",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":69,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662354",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662354",
      "html_url":"https://ieeexplore.ieee.org/document/8662354/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"418",
      "end_page":"419",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662355",
      "cat_title":"Image Sensors",
      "cat_num": 5,
      "title":"5.7 A 256×256 40nm/90nm CMOS 3D-Stacked 120dB Dynamic-Range Reconfigurable Time-Resolved SPAD Imager",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":70,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Edinburgh, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37294086900",
            "id":37294086900,
            "full_name":"Robert K. Henderson",
            "author_order":1
          },
          {
            "affiliation":"University of Edinburgh, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085764248",
            "id":37085764248,
            "full_name":"Nick Johnston",
            "author_order":2
          },
          {
            "affiliation":"University of Edinburgh, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698250",
            "id":37086698250,
            "full_name":"Sam W. Hutchings",
            "author_order":3
          },
          {
            "affiliation":"University of Edinburgh, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085649005",
            "id":37085649005,
            "full_name":"Istvan Gyongy",
            "author_order":4
          },
          {
            "affiliation":"University of Edinburgh, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085658432",
            "id":37085658432,
            "full_name":"Tarek Al Abbas",
            "author_order":5
          },
          {
            "affiliation":"STMicroelectronics, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085348973",
            "id":37085348973,
            "full_name":"Neale Dutton",
            "author_order":6
          },
          {
            "affiliation":"Heriot-Watt University, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698768",
            "id":37086698768,
            "full_name":"Max Tyler",
            "author_order":7
          },
          {
            "affiliation":"Heriot-Watt University, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698994",
            "id":37086698994,
            "full_name":"Susan Chan",
            "author_order":8
          },
          {
            "affiliation":"Heriot-Watt University, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37720290600",
            "id":37720290600,
            "full_name":"Jonathan Leach",
            "author_order":9
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Light Detection and Ranging (LIDAR) applications pose extremely challenging dynamic range (DR) requirements on optical time-of-flight (ToF) receivers due to laser returns affected by the inverse square law over 2-3 decades of distance, diverse target reflectivity, and high solar background [1]. Integrated CMOS SPADs have a native DR exceeding 140dB, typically extending from the noise floor of few cps to 100's Mcps peak rate. To deliver this DR to downstream DSP, large SPAD time-resolved imaging arrays must count and time billions of single photon events per second demanding massively parallel on-chip pixel processing to achieve practical I/O power consumption and data rates. Hybrid Cu-Cu bonding offers a mass-manufacturable platform to implement these sensors by providing high-fill-factor SPADs optimised for NIR stacked on dense nanoscale digital processors [2]. Stacked sensor architectures involving pixel-level histogramming, on-chip peak detection and TDC/processor resource sharing are now being investigated [3-5].",
      "article_number":"8662355",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662355",
      "html_url":"https://ieeexplore.ieee.org/document/8662355/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662355/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"106",
      "end_page":"108",
      "citing_paper_count":13,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Photonics",
            "Sensors",
            "Laser modes",
            "Image sensors",
            "Timing"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662356",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"F3: The Complete Advanced Driver-Assistance System (ADAS) Sensing Network",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":71,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Provides an abstract of the tutorial presentation and may include a brief professional biography of the presenter. The complete presentation was not made available for publication as part of the conference proceedings.",
      "article_number":"8662356",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662356",
      "html_url":"https://ieeexplore.ieee.org/document/8662356/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662356/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"501",
      "end_page":"503",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Automotive engineering",
            "Micromechanical devices",
            "Sensors",
            "Computer architecture",
            "Safety",
            "Laser radar"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662357",
      "cat_title":"High-Frequency Transceivers for Radar and Communications",
      "cat_num": 9,
      "title":"9.4 A 145GHz FMCW-Radar Transceiver in 28nm CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":72,
      "authors":{
        "authors":[
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37568196900",
            "id":37568196900,
            "full_name":"Akshay Visweswaran",
            "author_order":1
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37293737700",
            "id":37293737700,
            "full_name":"Kristof Vaesen",
            "author_order":2
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085353699",
            "id":37085353699,
            "full_name":"Siddhartha Sinha",
            "author_order":3
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37303047100",
            "id":37303047100,
            "full_name":"Ilja Ocket",
            "author_order":4
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37695989800",
            "id":37695989800,
            "full_name":"Miguel Glassee",
            "author_order":5
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37266662400",
            "id":37266662400,
            "full_name":"Claude Desset",
            "author_order":6
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37296640900",
            "id":37296640900,
            "full_name":"Andre Bourdoux",
            "author_order":7
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274342300",
            "id":37274342300,
            "full_name":"Piet Wambacq",
            "author_order":8
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Indoor radar applications detecting people, vital signs and minute gestures require a high range resolution. This paper presents a 145GHz FMCW radar transceiver with on-chip antennas in 28nm bulk CMOS. An RF bandwidth of 13GHz yields an 11mm range resolution, and the high RF carrier permits greater velocity and MIMO-angular resolution. An external chirp signal at 16.1GHz is upconverted to 145GHz via a cascade of two frequency triplers in the RX and TX. For MIMO operation, a central chirp signal from a sub-sampling PLL integrated in 28nm CMOS [1] is distributed to multiple TRX chips on a PCB, eliminating mm-wave signal routing. The radar operates over a 0.15-to-10m range using fast sawtooth chirps of 5-to-50μs duration. The beat frequency at IF fits between 400kHz and 15MHz. The on-chip TX leakage produces a strong beat near DC, suppressed via active highpass filtering. However, group delays of the PA and LNA can shift the beat into the RX passband. This is overcome by delaying the 16.1GHz RX chirp on chip. The chip dissipates 500mW in continuous mode, with the option of a low-power, duty-cycled FM transmission mode (for close ranges) enabled via fast powering built into the transceiver.",
      "article_number":"8662357",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662357",
      "html_url":"https://ieeexplore.ieee.org/document/8662357/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662357/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"168",
      "end_page":"170",
      "citing_paper_count":24,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Radar",
            "Chirp",
            "MIMO communication",
            "Transceivers",
            "Radar antennas",
            "Bandwidth",
            "System-on-chip"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662358",
      "cat_title":"Technologies for Human Interaction & Health",
      "cat_num": 17,
      "title":"17.1 AI x Robotics: Technology Challenges and Opportunities in Sensors, Actuators, and Integrated Circuits",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":73,
      "authors":{
        "authors":[
          {
            "affiliation":"Sony, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276710500",
            "id":37276710500,
            "full_name":"Masahiro Fujita",
            "author_order":1
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"In 1956 at the Dartmouth conference, the terminology of artificial intelligence (AI) was first used. In those days it was also called as symbolic AI (Symbolic-AI) [1]. For example, let us assume a block world problem in Fig 17.1.1 (right), where a block is represented as a symbol, “Block1”, and it can be operated by operators such as “PICKUP(Block1). In order to apply the operator “PICKUP” to the target object, “Block1”, the AI system has to check the pre-condition such as “CLEAR Block1”, which means there is no object on “Block1”. The Fig. 17.1.1 (right) shows an example of a task from State-A to State-B. The system has to search the possible operators and the pre-conditions so that State-B is achieved. There are many basic algorithms developed in Symbolic-AI era, which are often used today including the A*-search algorithm. Shakey is the representative example of intelligent robots based on Symbolic-AI. It was a wheel-based movable robot equipped with a TV-camera, Laser-Range-Finder, etc. It can move blocks in the real world using Symbolic-AI technologies. Its behavior control architecture is shown in Fig 17.1.1 (left). It has three steps, SENSE, PLAN, and ACT. Therefore, it is known as the SENSE-PLAN-ACT architecture. It is computationally intensive especially in the PLAN computation, therefore it is difficult if the environment is dynamically changing.",
      "article_number":"8662358",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662358",
      "html_url":"https://ieeexplore.ieee.org/document/8662358/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662358/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"276",
      "end_page":"278",
      "citing_paper_count":1,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Computer architecture",
            "Artificial intelligence",
            "Robot sensing systems",
            "Actuators",
            "Cloud computing"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662359",
      "cat_title":"Analog Techniques",
      "cat_num": 18,
      "title":"18.2 A 16fJ/Conversion-Step Time-Domain Two-Step Capacitance-to-Digital Converter",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":74,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085611577",
            "id":37085611577,
            "full_name":"Xiyuan Tang",
            "author_order":1
          },
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085892910",
            "id":37085892910,
            "full_name":"Shaolan Li",
            "author_order":2
          },
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086054732",
            "id":37086054732,
            "full_name":"Linxiao Shen",
            "author_order":3
          },
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698017",
            "id":37086698017,
            "full_name":"Wenda Zhao",
            "author_order":4
          },
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700747",
            "id":37086700747,
            "full_name":"Xiangxing Yang",
            "author_order":5
          },
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702616",
            "id":37086702616,
            "full_name":"Randy Williams",
            "author_order":6
          },
          {
            "affiliation":"University of Electronic Science and Technology of China, Chengdu, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/38269673100",
            "id":38269673100,
            "full_name":"Jiaxin Liu",
            "author_order":7
          },
          {
            "affiliation":"Analog Devices, Boston, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085644888",
            "id":37085644888,
            "full_name":"Zhichao Tan",
            "author_order":8
          },
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274648800",
            "id":37274648800,
            "full_name":"Neal Hall",
            "author_order":9
          },
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37590237800",
            "id":37590237800,
            "full_name":"Nan Sun",
            "author_order":10
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Capacitive sensors are widely used to measure various physical quantities, including pressure, humidity [1], and displacement [2]. Ultra-low-power capacitance-to-digital converters (CDCs) are required for sensors with limited battery capacity or powered by energy harvesters. A SAR CDC is simple to design and well-suited for low-to-medium resolution applications. However, to reach high resolution, it requires a low-noise comparator [3] or OTA-based active charge transfer [4], resulting in degraded power efficiency. The ΔΣ CDC [1] is suitable for high-resolution applications, but it requires OTAs and repeated charging of the sensing capacitor, leading to high power consumption. The Zoom CDC in [5] achieves high resolution with only one-time charging, but its energy efficiency is still limited by power-hungry OTAs. The open-loop SAR-VCO CDC in [6] achieves low power consumption by eliminating the OTA; however, the VCO gain variation causes inter-stage gain error and requires background calibration, which increases the design complexity and makes it unsuitable for single-shot measurement in sensor node applications due to the long convergence time.",
      "article_number":"8662359",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662359",
      "html_url":"https://ieeexplore.ieee.org/document/8662359/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662359/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"296",
      "end_page":"297",
      "citing_paper_count":15,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Voltage-controlled oscillators",
            "Capacitors",
            "Capacitance",
            "Capacitive sensors",
            "Phase frequency detector",
            "Energy resolution"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662360",
      "cat_title":"Machine Learning",
      "cat_num": 7,
      "title":"7.5 A 65nm 0.39-to-140.3TOPS/W 1-to-12b Unified Neural Network Processor Using Block-Circulant-Enabled Transpose-Domain Acceleration with 8.1 × Higher TOPS/mm2and 6T HBST-TRAM-Based 2D Data-Reuse Architecture",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":75,
      "authors":{
        "authors":[
          {
            "affiliation":"Tsinghua University, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085863395",
            "id":37085863395,
            "full_name":"Jinshan Yue",
            "author_order":1
          },
          {
            "affiliation":"Tsinghua University, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087683139",
            "id":37087683139,
            "full_name":"Ruoyang Liu",
            "author_order":2
          },
          {
            "affiliation":"Tsinghua University, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085867092",
            "id":37085867092,
            "full_name":"Wenyu Sun",
            "author_order":3
          },
          {
            "affiliation":"Tsinghua University, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085742848",
            "id":37085742848,
            "full_name":"Zhe Yuan",
            "author_order":4
          },
          {
            "affiliation":"Tsinghua University, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085556260",
            "id":37085556260,
            "full_name":"Zhibo Wang",
            "author_order":5
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086592660",
            "id":37086592660,
            "full_name":"Yung-Ning Tu",
            "author_order":6
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37061585000",
            "id":37061585000,
            "full_name":"Yi-Ju Chen",
            "author_order":7
          },
          {
            "affiliation":"Northeastern University, Boston, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085862156",
            "id":37085862156,
            "full_name":"Ao Ren",
            "author_order":8
          },
          {
            "affiliation":"Northeastern University, Boston, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37966617700",
            "id":37966617700,
            "full_name":"Yanzhi Wang",
            "author_order":9
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37420875800",
            "id":37420875800,
            "full_name":"Meng-Fan Chang",
            "author_order":10
          },
          {
            "affiliation":"Tsinghua University, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085343534",
            "id":37085343534,
            "full_name":"Xueqing Li",
            "author_order":11
          },
          {
            "affiliation":"Tsinghua University, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37291236500",
            "id":37291236500,
            "full_name":"Huazhong Yang",
            "author_order":12
          },
          {
            "affiliation":"Tsinghua University, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37292036600",
            "id":37292036600,
            "full_name":"Yongpan Liu",
            "author_order":13
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Energy-efficient neural-network (NN) processors have been proposed for battery-powered deep-learning applications, where convolutional (CNN), fully-connected (FC) and recurrent NNs (RNN) are three major workloads. To support all of them, previous solutions [1-3] use either area-inefficient heterogeneous architectures, including CNN and RNN cores, or an energy-inefficient reconfigurable architecture. A block-circulant algorithm [4] can unify CNN/FC/RNN workloads with transpose-domain acceleration, as shown in Fig. 7.5.1. Once NN weights are trained using the block-circulant pattern, all workloads are transformed into consistent matrix-vector multiplications (MVM), which can potentially achieve 8 to-128× storage savings and a O(n2)-to-O(nlog(n)) computation complexity reduction.",
      "article_number":"8662360",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662360",
      "html_url":"https://ieeexplore.ieee.org/document/8662360/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662360/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"138",
      "end_page":"140",
      "citing_paper_count":14,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Acceleration",
            "Artificial neural networks",
            "Random access memory",
            "Two dimensional displays",
            "Biological neural networks",
            "Arrays"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662361",
      "cat_title":"Ultra-High-Speed Wireline",
      "cat_num": 6,
      "title":"6.7 A 112Gb/s PAM-4 Voltage-Mode Transmitter with 4-Tap Two-Step FFE and Automatic Phase Alignment Techniques in 40nm CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":76,
      "authors":{
        "authors":[
          {
            "affiliation":"Yuan Ze University, Taoyuan City, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38022176000",
            "id":38022176000,
            "full_name":"Pen-Jui Peng",
            "author_order":1
          },
          {
            "affiliation":"Yuan Ze University, Taoyuan City, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702876",
            "id":37086702876,
            "full_name":"Yan-Ting Chen",
            "author_order":2
          },
          {
            "affiliation":"Yuan Ze University, Taoyuan City, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086482662",
            "id":37086482662,
            "full_name":"Sheng-Tsung Lai",
            "author_order":3
          },
          {
            "affiliation":"Yuan Ze University, Taoyuan City, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086483943",
            "id":37086483943,
            "full_name":"Chao-Hsuan Chen",
            "author_order":4
          },
          {
            "affiliation":"Yuan Ze University, Taoyuan City, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086486276",
            "id":37086486276,
            "full_name":"Hsiang-En Huang",
            "author_order":5
          },
          {
            "affiliation":"Teletrx, Taipei, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700563",
            "id":37086700563,
            "full_name":"Ted Shih",
            "author_order":6
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The continuous development of wireline communication encourages transmitters to operate at higher speeds. The applications of 400GbE also push the transmitter to be designed at 112Gb/s for a single lane [1-2]. However, the use of advanced processes (<;16nm) hardly reduces the costs. This paper presents a 112Gb/s PAM-4 voltage-mode transmitter fabricated in 40nm CMOS by using the proposed two-step FFE and the automatic phase alignment techniques, improving the output bandwidth as well as the power dissipation. It delivers high-quality eye diagrams under 5.5dB loss at 28GHz with 3.89pJ/b efficiency.",
      "article_number":"8662361",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662361",
      "html_url":"https://ieeexplore.ieee.org/document/8662361/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662361/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"124",
      "end_page":"126",
      "citing_paper_count":11,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Transmitters",
            "Clocks",
            "Timing",
            "Bandwidth",
            "Generators",
            "Latches",
            "Resistors"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662362",
      "cat_title":"4G/5G Transceivers",
      "cat_num": 21,
      "title":"21.4 An LTE-A Multimode Multiband RF Transceiver with 4RX/2TX Inter-Band Carrier Aggregation, 2-Carrier 4×4 MIMO with 256QAM and HPUE Capability in 28nm CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":77,
      "authors":{
        "authors":[
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702498",
            "id":37086702498,
            "full_name":"Chih-Chun Tang",
            "author_order":1
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37579192700",
            "id":37579192700,
            "full_name":"Yi-Bin Lee",
            "author_order":2
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37066120500",
            "id":37066120500,
            "full_name":"Chih-Hao Eric Sun",
            "author_order":3
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088730662",
            "id":37088730662,
            "full_name":"Cheng-Chieh Lin",
            "author_order":4
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37400465300",
            "id":37400465300,
            "full_name":"Jin-Siang Syu",
            "author_order":5
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087396080",
            "id":37087396080,
            "full_name":"Min-Hua Wu",
            "author_order":6
          },
          {
            "affiliation":"MediaTek, San Diego, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088745969",
            "id":37088745969,
            "full_name":"YangChuan Chen",
            "author_order":7
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37573116800",
            "id":37573116800,
            "full_name":"Tzu-Chan Chueh",
            "author_order":8
          },
          {
            "affiliation":"MediaTek, Kent, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37602716200",
            "id":37602716200,
            "full_name":"Carl Bryant",
            "author_order":9
          },
          {
            "affiliation":"MediaTek, Kent, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37271867000",
            "id":37271867000,
            "full_name":"Manel Collados",
            "author_order":10
          },
          {
            "affiliation":"MediaTek, Kent, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086424910",
            "id":37086424910,
            "full_name":"Mohammed Hassan",
            "author_order":11
          },
          {
            "affiliation":"MediaTek, Kent, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088723335",
            "id":37088723335,
            "full_name":"Joao Ramos",
            "author_order":12
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088724571",
            "id":37088724571,
            "full_name":"Yu-Lin Hsieh",
            "author_order":13
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37066821100",
            "id":37066821100,
            "full_name":"Hsin-Hung Chen",
            "author_order":14
          },
          {
            "affiliation":"MediaTek, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086188275",
            "id":37086188275,
            "full_name":"Xiaochuan Guo",
            "author_order":15
          },
          {
            "affiliation":"MediaTek, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087681389",
            "id":37087681389,
            "full_name":"Hsinhua Chen",
            "author_order":16
          },
          {
            "affiliation":"MediaTek, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37287632400",
            "id":37287632400,
            "full_name":"Changhua Cao",
            "author_order":17
          },
          {
            "affiliation":"MediaTek, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088269811",
            "id":37088269811,
            "full_name":"Daniel Li",
            "author_order":18
          },
          {
            "affiliation":"MediaTek, Kent, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37275703400",
            "id":37275703400,
            "full_name":"Jon Strange",
            "author_order":19
          },
          {
            "affiliation":"MediaTek, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/38466363600",
            "id":38466363600,
            "full_name":"Caiyi Wang",
            "author_order":20
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37283088000",
            "id":37283088000,
            "full_name":"Guang-Kaai Dehng",
            "author_order":21
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"With the increasing popularity of social media, artificial intelligence (AI) and mobile computing, higher data-rate wireless communication is required. In the existing limited 4G spectrum, 3GPP standards have defined several methods to increase the data-rate, e.g., carrier aggregation (CA), high-order modulation (HOM) and MIMO technique; however this comes at the cost of extra power consumption and potential sensitivity degradation due to the spurious components generated by CA. In addition, high-power user equipment (HPUE) extends the coverage range and uplink throughput, but introduces more stringent linearity requirements for transmitter design. In this work, we present a 28nm CMOS LTE-A transceiver, capable of supporting up to 4 inter-band downlink (or 2-carrier 4×4 downlink MIMO) and 2 inter-band uplink CA concurrently while adopting ADPLLs for RX and TX with 256-QAM capability. The techniques adopted to achieve these features are described in this paper.",
      "article_number":"8662362",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662362",
      "html_url":"https://ieeexplore.ieee.org/document/8662362/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662362/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"350",
      "end_page":"352",
      "citing_paper_count":6,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Mixers",
            "Radio frequency",
            "MIMO communication",
            "Baseband",
            "Transceivers",
            "Linearity",
            "Receivers"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662363",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"ISSCC 2019 F5: 56Gb/s to 112Gb/s and Beyond – Design Challenges and Solutions in Wireline Communications",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":78,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Provides an abstract of the tutorial presentation and may include a brief professional biography of the presenter. The complete presentation was not made available for publication as part of the conference proceedings.",
      "article_number":"8662363",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662363",
      "html_url":"https://ieeexplore.ieee.org/document/8662363/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662363/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"507",
      "end_page":"509",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Next generation networking",
            "Transmitters",
            "Analog-digital conversion"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662364",
      "cat_title":"Frequency Synthesizers",
      "cat_num":"16",
      "title":"16.8 A 25.4-to-29.5GHz 10.2mW Isolated Sub-Sampling PLL Achieving -252.9dB Jitter-Power FoM and -63dBc Reference Spur",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":79,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086703326",
            "id":37086703326,
            "full_name":"Zunsong Yang",
            "author_order":1
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086049173",
            "id":37086049173,
            "full_name":"Yong Chen",
            "author_order":2
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085466257",
            "id":37085466257,
            "full_name":"Shiheng Yang",
            "author_order":3
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37270203500",
            "id":37270203500,
            "full_name":"Pui-In Mak",
            "author_order":4
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37272711500",
            "id":37272711500,
            "full_name":"Rui P. Martins",
            "author_order":5
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Recent mm-wave PLLs have explored different architectures to enhance their jitter performance at low power. Without noisy loop components, the injection-locked PLL in [1] using a GHz reference (REF=2.25GHz) can effectively suppress the integrated jitter (86fsrms), resulting in a better jitter-power FoM (-247.2dB). Yet, high-frequency REF injection leads to large spur (-32dBc), entailing continuous frequency tracking to withstand the PVT variations. Also, at the system level, the GHz REF has to be generated on-chip (i.e. cascaded PLLs). The power overhead, e.g., additional 20mW in [2], and unwanted coupling between the two VCOs become inevitable. To this end, direct-synthesis mm-wave PLLs using a MHz REF are of higher interest, despite the challenge of a large division ratio (N). An example is a Type-II mm-wave PLL reported in [3] that achieves 115fsrms integrated jitter, but the involved divider, charge pump (CP), and VCO totally draw 31mW to suppress the in-band and out-of-band phase noise (PN).",
      "article_number":"8662364",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662364",
      "html_url":"https://ieeexplore.ieee.org/document/8662364/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662364/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"270",
      "end_page":"272",
      "citing_paper_count":12,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Voltage-controlled oscillators",
            "Phase locked loops",
            "Jitter",
            "Frequency synthesizers",
            "Semiconductor device measurement",
            "System-on-chip",
            "Sensors"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662365",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"[Copyright notice]",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":80,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Presents the copyright information for the conference. May include reprint permission information.",
      "article_number":"8662365",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662365",
      "html_url":"https://ieeexplore.ieee.org/document/8662365/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"2",
      "end_page":"2",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662366",
      "cat_title":"Advanced Wireline Techniques",
      "cat_num": 30,
      "title":"30.4 A 32Gb/s 2.9pJ/b Transceiver for Sequence-Coded PAM-4 Signalling with 4-to-6dB SNR Gain in 28nm FDSOI CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":81,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Alberta, Edmonton, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085681815",
            "id":37085681815,
            "full_name":"Aurangozeb",
            "author_order":1
          },
          {
            "affiliation":"University of Alberta, Edmonton, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698221",
            "id":37086698221,
            "full_name":"Carson Dick",
            "author_order":2
          },
          {
            "affiliation":"Intel, Santa Clara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37296532600",
            "id":37296532600,
            "full_name":"Maruf Mohammad",
            "author_order":3
          },
          {
            "affiliation":"University of Alberta, Edmonton, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085816267",
            "id":37085816267,
            "full_name":"Masum Hossain",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Multilevel signaling such as PAM-4 makes more efficient use of the better part of the channel response by mapping multiple bits in the same time interval (i.e. UI). At the same time, to achieve lower power consumption simple equalization techniques such as TX-FIR and RX peaking equalization are often preferred. For example, in Fig. 30.4.1, a channel with 30dB of loss is equalized using these linear equalization techniques. However, the increased spectrum efficiency comes at the cost of SNR that is captured in the single bit response (SBR). Here, the equalized symbol response can be decomposed into MSB and LSB SBRs. In PAM-4 signaling, individual eye heights are set by the LSB SBR, whereas, the total signal amplitude is set by the MSB and LSB combined SBR. This 1/3 ratio suggests a 9dB SNR penalty, but in reality, crosstalk and residual ISI noise also get enhanced. Since the residual ISI is proportional to the pulse amplitude, the LSB will experience both MSB and LSB residual ISI that is also 3× worse compared to NRZ, and the same is also true for crosstalk. Obviously, this reduction in signalto-noise-and-crosstalk ratio is compensated by improved channel characteristics to make PAM-4 signaling justified and advantageous over NRZ. However, as the channel loss increases beyond 20dB, the peak power constraint of the transmitter causes further SNR loss. Even with high frequency boost and gain provided by the linear equalizer, eye opening is less than 30mV at the sampler input and this limits the achievable symbol error rate in the link [1].",
      "article_number":"8662366",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662366",
      "html_url":"https://ieeexplore.ieee.org/document/8662366/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662366/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"480",
      "end_page":"482",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Signal to noise ratio",
            "Encoding",
            "Decoding",
            "Transceivers",
            "Silicon-on-insulator",
            "Optical signal processing",
            "Transmitters"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662367",
      "cat_title":"DRAM",
      "cat_num": 23,
      "title":"23.4 A 512GB 1.1V Managed DRAM Solution with 16GB ODP and Media Controller",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":82,
      "authors":{
        "authors":[
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088715852",
            "id":37088715852,
            "full_name":"Seongju Lee",
            "author_order":1
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086038662",
            "id":37086038662,
            "full_name":"Byungdeuk Jeon",
            "author_order":2
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085751173",
            "id":37085751173,
            "full_name":"Kyeongpil Kang",
            "author_order":3
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085746356",
            "id":37085746356,
            "full_name":"Dongyoon Ka",
            "author_order":4
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085752356",
            "id":37085752356,
            "full_name":"Nayeon Kim",
            "author_order":5
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088731822",
            "id":37088731822,
            "full_name":"Yongseop Kim",
            "author_order":6
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085747690",
            "id":37085747690,
            "full_name":"Yunseok Hong",
            "author_order":7
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088729179",
            "id":37088729179,
            "full_name":"Mankeun Kang",
            "author_order":8
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088736883",
            "id":37088736883,
            "full_name":"Jinyong Min",
            "author_order":9
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088737107",
            "id":37088737107,
            "full_name":"Mingyu Lee",
            "author_order":10
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37268288000",
            "id":37268288000,
            "full_name":"Chunseok Jeong",
            "author_order":11
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088729410",
            "id":37088729410,
            "full_name":"Kwandong Kim",
            "author_order":12
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086921670",
            "id":37086921670,
            "full_name":"Doobock Lee",
            "author_order":13
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085462892",
            "id":37085462892,
            "full_name":"Junghyun Shin",
            "author_order":14
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088741945",
            "id":37088741945,
            "full_name":"Yuntack Han",
            "author_order":15
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085932980",
            "id":37085932980,
            "full_name":"Youngbo Shim",
            "author_order":16
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088731801",
            "id":37088731801,
            "full_name":"Youngjoo Kim",
            "author_order":17
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085753210",
            "id":37085753210,
            "full_name":"Yongsun Kim",
            "author_order":18
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088742560",
            "id":37088742560,
            "full_name":"Hyunseok Kim",
            "author_order":19
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085497414",
            "id":37085497414,
            "full_name":"Jaewoong Yun",
            "author_order":20
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085751298",
            "id":37085751298,
            "full_name":"Byungsoo Kim",
            "author_order":21
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089093333",
            "id":37089093333,
            "full_name":"Seokhwan Han",
            "author_order":22
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088725283",
            "id":37088725283,
            "full_name":"Changwoo Lee",
            "author_order":23
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088307055",
            "id":37088307055,
            "full_name":"Junyong Song",
            "author_order":24
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085752995",
            "id":37085752995,
            "full_name":"Houk Song",
            "author_order":25
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37073001400",
            "id":37073001400,
            "full_name":"II Park",
            "author_order":26
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37337054800",
            "id":37337054800,
            "full_name":"Yongju Kim",
            "author_order":27
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37547029700",
            "id":37547029700,
            "full_name":"Junhyun Chun",
            "author_order":28
          },
          {
            "affiliation":"SK hynix, Icheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085717429",
            "id":37085717429,
            "full_name":"Jonghoon Oh",
            "author_order":29
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"While the fast-growing big-data and cloud-computing markets are driving demand for server-oriented high-capacity memory, the high costs and high-power consumption due these high capacities can be major problems when building a server. In this situation, a high-capacity 512GB managed DRAM solution (MDS), bigger than any DIMM currently available, can be a good alternative. Despite such a large capacity, MDS has a price competitiveness due to 26% higher dies per wafer than a conventional dram, and uses 12W of power, which is similar to existing LRDIMM solutions that have a smaller density.",
      "article_number":"8662367",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662367",
      "html_url":"https://ieeexplore.ieee.org/document/8662367/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662367/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"384",
      "end_page":"386",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Media",
            "Error correction codes",
            "Through-silicon vias",
            "Timing",
            "SDRAM",
            "Voltage control"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662368",
      "cat_title":"Energy Harvesting & DC/DC Control Techniques",
      "cat_num": 27,
      "title":"27.1 An 84% Peak Efficiency Bipolar-Input Boost/Flyback Hybrid Converter With MPPT and on-Chip Cold Starter for Thermoelectric Energy Harvesting",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":83,
      "authors":{
        "authors":[
          {
            "affiliation":"Fudan University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/38542174600",
            "id":38542174600,
            "full_name":"Peng Cao",
            "author_order":1
          },
          {
            "affiliation":"Fudan University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085434947",
            "id":37085434947,
            "full_name":"Yao Qian",
            "author_order":2
          },
          {
            "affiliation":"Fudan University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085651423",
            "id":37085651423,
            "full_name":"Pan Xue",
            "author_order":3
          },
          {
            "affiliation":"Analog Devices, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086195032",
            "id":37086195032,
            "full_name":"Danzhu Lu",
            "author_order":4
          },
          {
            "affiliation":"Analog Devices, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086492063",
            "id":37086492063,
            "full_name":"Jie He",
            "author_order":5
          },
          {
            "affiliation":"Fudan University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276342300",
            "id":37276342300,
            "full_name":"Zhiliang Hong",
            "author_order":6
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Recent advances in energy-harvesting techniques have allowed wearable and IoT devices to operate without batteries. A thermoelectric generator (TEG) is one energy source that can provide a bipolar voltage that is proportional to the temperature difference between its two sides. Most of the prior TEG-harvesting systems could handle the positive input voltage [1-3]; however, the TEG's input voltage polarity may reverse due to environmental changes. Only a few prior publications provide a method to deal with the bipolar input voltage [4-6]. To harvest bipolar input energy, a switch-matrix-based boost converter is proposed in [4], but it cannot self-start and dynamically track the maximum power point. [5] and [6] provide methods for bipolar self-startup with an ultra-low input voltage, but both of them suffer from a low conversion efficiency. Hence, there is no complete system suitable for bipolar-input TEG energy harvesting. A solution must address three challenges: (1) the transfer of energy from a bipolar input voltage via a high-efficiency converter; (2) system self-start-up with a reasonably low bipolar input voltage; (3) a maximum power point tracking (MPPT) method for bipolar input voltage. This paper proposes a bipolar-input boost/flyback hybrid converter (BFHC) with an on-chip cold start-up for TEG energy harvesters.",
      "article_number":"8662368",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662368",
      "html_url":"https://ieeexplore.ieee.org/document/8662368/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662368/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"420",
      "end_page":"422",
      "citing_paper_count":8,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Energy harvesting",
            "Clocks",
            "Switches",
            "Maximum power point trackers",
            "Charge pumps",
            "System-on-chip",
            "Generators"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662369",
      "cat_title":"Frequency Generation & Interference Mitigation",
      "cat_num": 26,
      "title":"ISSCC 2019 Session 26 Overview: Frequency Generation & Interference Mitigation",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":84,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662369",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662369",
      "html_url":"https://ieeexplore.ieee.org/document/8662369/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"406",
      "end_page":"407",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662370",
      "cat_title":"Processors",
      "cat_num": 2,
      "title":"ISSCC 2019 Session 2 Overview: Processors",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":85,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662370",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662370",
      "html_url":"https://ieeexplore.ieee.org/document/8662370/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"40",
      "end_page":"41",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662371",
      "cat_title":"Noise-Shaped & VCO-Based ADCs",
      "cat_num": 20,
      "title":"20.4 An 8 × - OSR 25MHz-BW 79.4dB/74dB DR/SNDR CT Δ σ Modulator Using 7b Linearized Segmented DACs with Digital Noise-Coupling-Compensation Filter in 7nm FinFET CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":86,
      "authors":{
        "authors":[
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37287670300",
            "id":37287670300,
            "full_name":"Tien-Yu Lo",
            "author_order":1
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38238704000",
            "id":38238704000,
            "full_name":"Chan-Hsiang Weng",
            "author_order":2
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086697912",
            "id":37086697912,
            "full_name":"Hung-Yi Hsieh",
            "author_order":3
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38466271600",
            "id":38466271600,
            "full_name":"Yun-Shiang Shu",
            "author_order":4
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38062602200",
            "id":38062602200,
            "full_name":"Pao-Cheng Chiu",
            "author_order":5
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"A low-power and high-dynamic-range downlink ADC is the most critical building block in a cellular receiver design. A continuous-time delta-sigma modulator (CTDSM), which gets the benefit of inherent anti-alias filtering, is a common architecture choice for the ADC. However, low power dissipation dictates a low over-sampling ratio (OSR) since the bandwidth of the loop filter, DAC switching rate, and the clock frequency of the subsequent digital front-end are all proportional to the sampling frequency. Due to the desire for low OSR, a higher quantization level is required to maintain dynamic range, and the successive approximation register (SAR) quantizer, which gets the benefits of power and area efficiency compared to a flash quantizer, becomes more attractive in nanometer processes. However, the issue with a SAR quantizer in a high-speed CTDSM is the limited signal processing time available to achieve lower quantization noise and feedback DAC linearization. In this work, a 12 cycle, 400MHz passive noise-shaping SAR (NS-SAR) is embedded in a low-OSR CTDSM to fulfill the link budget requirement. Two techniques to satisfy the requirement of shorter signal processing time to DAC feedback path are introduced: segmented mismatch error shaping (S-MES) to achieve linear segmented DACs and digital noise coupling compensation filtering (DNCCF) to achieve low quantization noise.",
      "article_number":"8662371",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662371",
      "html_url":"https://ieeexplore.ieee.org/document/8662371/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662371/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"334",
      "end_page":"336",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Modulation",
            "Quantization (signal)",
            "Switches",
            "Couplings",
            "Signal to noise ratio",
            "FinFETs"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662372",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"ISSCC 2019 Conference Layout",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":87,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Presents information on the conference venue.",
      "article_number":"8662372",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662372",
      "html_url":"https://ieeexplore.ieee.org/document/8662372/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662372/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"534",
      "end_page":"534",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662373",
      "cat_title":"Physiological Monitoring",
      "cat_num": 22,
      "title":"22.4 A 27.8μW Biopotential Amplifier Tolerant to 30Vpp Common-Mode Interference for Two-Electrode ECG Recording in 0.18μm CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":88,
      "authors":{
        "authors":[
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699013",
            "id":37086699013,
            "full_name":"Nahmil Koo",
            "author_order":1
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37281326300",
            "id":37281326300,
            "full_name":"SeongHwan Cho",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Two-electrode ECG devices have gained popularity in the recent past to enable comfortable and long-term monitoring of cardiovascular health. As a ground or bias electrode is not used in a two-electrode ECG device, common-mode interference (CMI) caused by powerline coupling to the human body can be as large as a few tens of volts. Such a large CMI ruins the ECG recording, and thus the analog front-end of the ECG device must be immune to large CMI.",
      "article_number":"8662373",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662373",
      "html_url":"https://ieeexplore.ieee.org/document/8662373/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662373/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"366",
      "end_page":"368",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Electrocardiography",
            "Electrodes",
            "Interference",
            "Biomedical measurement",
            "Monitoring",
            "Charge pumps",
            "Biological system modeling"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662374",
      "cat_title":"Frequency Synthesizers",
      "cat_num":"16",
      "title":"16.1 A 265μW Fractional-N Digital PLL with Seamless Automatic Switching Subsampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65nm CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":89,
      "authors":{
        "authors":[
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085734252",
            "id":37085734252,
            "full_name":"Hanli Liu",
            "author_order":1
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086345699",
            "id":37086345699,
            "full_name":"Zheng Sun",
            "author_order":2
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089054956",
            "id":37089054956,
            "full_name":"Hongye Huang",
            "author_order":3
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37714500300",
            "id":37714500300,
            "full_name":"Wei Deng",
            "author_order":4
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37973770300",
            "id":37973770300,
            "full_name":"Teerachot Siriburanon",
            "author_order":5
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085666696",
            "id":37085666696,
            "full_name":"Jian Pang",
            "author_order":6
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086051849",
            "id":37086051849,
            "full_name":"Yun Wang",
            "author_order":7
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37061009300",
            "id":37061009300,
            "full_name":"Rui Wu",
            "author_order":8
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085427193",
            "id":37085427193,
            "full_name":"Teruki Someya",
            "author_order":9
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38234957500",
            "id":38234957500,
            "full_name":"Atsushi Shirane",
            "author_order":10
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37280639100",
            "id":37280639100,
            "full_name":"Kenichi Okada",
            "author_order":11
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The demand for highly energy-efficient circuits and systems has exponentially increased for Systems on Chip (SoC). A fractional-N phase-locked loop (PLL) is one of the most important building blocks in SoCs for a variety of applications, such as frequency synthesis for wireless transceivers and system clock generation for processors, memories, and I/O interfaces. Recent developments in fractional-N digital PLLs (DPLLs) [1]-[3] have shown great potential for achieving low-power operation and small chip area. However, none of these works have achieved power consumption below 500 μW due to the number of building blocks operating at the oscillator frequency. Furthermore, the digitally controlled oscillators (DCOs) in [1]-[3] consume more than 250 μW of power to achieve a good phase noise and a high-enough amplitude for DPLL locking. A digital sub-sampling architecture [1], [2], [4] can potentially reduce the overall power consumption by bypassing these high-frequency building blocks. Unfortunately, the absence of frequency acquisition makes such architecture vulnerable to sudden or large frequency disturbances. Even though a background frequency-locked loop (FLL) [1], [4] can be applied, it consumes large power due to the counter working at the DCO frequency. The typical solution to save power consumption is to turn off the FLL [2] after the PLL has been stabilized. Despite the benefit of the power reduction, a sub-sampling PLL has multiple frequency lock-in ranges near the integer multiple of the reference frequency, which could cause false locking if the frequency disturbances are within those ranges. To address the above issues, this work presents a fractional-N DPLL achieving a 265 μW power consumption with robust phase and frequency acquisition with negligible power overhead in a 65nm CMOS technology. It also achieves an rms jitter of 2.8ps, which corresponds to an FoM of-236.8dB.",
      "article_number":"8662374",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662374",
      "html_url":"https://ieeexplore.ieee.org/document/8662374/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662374/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"256",
      "end_page":"258",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Power demand",
            "Phase locked loops",
            "Frequency locked loops",
            "Oscillators",
            "Delays",
            "Switches",
            "Frequency synthesizers"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662375",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"ISSCC 2019 Tutorial",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":90,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Provides an abstract of the tutorial presentation and may include a brief professional biography of the presenter. The complete presentation was not made available for publication as part of the conference proceedings.",
      "article_number":"8662375",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662375",
      "html_url":"https://ieeexplore.ieee.org/document/8662375/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662375/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"493",
      "end_page":"495",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Tutorials",
            "Sensors",
            "Computer architecture",
            "Security",
            "Radar",
            "Wireless communication",
            "Electrical engineering"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662376",
      "cat_title":"Ultra-High-Speed Wireline",
      "cat_num": 6,
      "title":"ISSCC 2019 Session 6 Overview: Ultra-High-Speed Wireline",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":91,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662376",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662376",
      "html_url":"https://ieeexplore.ieee.org/document/8662376/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"110",
      "end_page":"111",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662377",
      "cat_title":"Quantum & Photonics Technologies",
      "cat_num": 29,
      "title":"29.8 SHARC: Self-Healing Analog with RRAM and CNFETs",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":92,
      "authors":{
        "authors":[
          {
            "affiliation":"Massachusetts Institute of Technology, Cambridge, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086703115",
            "id":37086703115,
            "full_name":"Aya G. Amer",
            "author_order":1
          },
          {
            "affiliation":"Massachusetts Institute of Technology, Cambridge, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702319",
            "id":37086702319,
            "full_name":"Rebecca Ho",
            "author_order":2
          },
          {
            "affiliation":"Massachusetts Institute of Technology, Cambridge, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38580516500",
            "id":38580516500,
            "full_name":"Gage Hills",
            "author_order":3
          },
          {
            "affiliation":"Massachusetts Institute of Technology, Cambridge, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37269179400",
            "id":37269179400,
            "full_name":"Anantha P. Chandrakasan",
            "author_order":4
          },
          {
            "affiliation":"Massachusetts Institute of Technology, Cambridge, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37945113600",
            "id":37945113600,
            "full_name":"Max M. Shulaker",
            "author_order":5
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Carbon nanotube (CNT) field-effect transistors (CNFETs) are a promising emerging technology for energy-efficient electronics (Fig. 29.8.1). Despite this promise, CNTs are subject to substantial inherent imperfections; every ensemble of CNTs includes some percentage of metallic CNTs (m-CNTs). m-CNTs result in conductive shorts between CNFET source and drain, resulting in excessive leakage and degraded (potentially incorrect) circuit functionality (Fig. 29.8.1). Several techniques have been developed to remove the majority of m-CNTs (no technique today removes 100% of m-CNTs). While these techniques enabled the first digital CNFET circuits, it is still not possible to realize large-scale CNFET analog or mixed-signal CNFET circuits due to m-CNTs. As shown in Fig. 29.8.1, while a digital logic gate can still function correctly in the presence of a small fraction of m-CNTs (but with degraded resilience to noise) [1], a single m-CNT in an analog circuit can result in catastrophic failure (e.g., degrading amplifier gain resulting in functional failure of circuit blocks such as ADCs and DACs)1. This paper presents a circuit design technique, Self-Healing Analog with RRAM and CNFETs (SHARC), that leverages the programmability of non-volatile resistive RAM (RRAM) to automatically “self-heal” analog circuits in the presence of m-CNTs. Using SHARC, we experimentally demonstrate analog CNFET circuits robust to m-CNTs as well as the first mixed-signals CNFET sub-system (4-bit DAC and SAR ADC; these are the largest reported complementary (CMOS) CNFET circuit demonstrations to-date).",
      "article_number":"8662377",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662377",
      "html_url":"https://ieeexplore.ieee.org/document/8662377/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662377/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"470",
      "end_page":"472",
      "citing_paper_count":6,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "CNTFETs",
            "Logic gates",
            "Metals",
            "Carbon nanotubes",
            "Analog circuits",
            "Resistance",
            "MOS devices"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662378",
      "cat_title":"Advanced Wireline Techniques",
      "cat_num": 30,
      "title":"30.8 A 0.65V 12-to-16GHz Sub-Sampling PLL with 56.4fsrms Integrated Jitter and -256.4dB FoM",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":93,
      "authors":{
        "authors":[
          {
            "affiliation":"Hong Kong University of Science and Technology, Hong Kong, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085545463",
            "id":37085545463,
            "full_name":"Zhao Zhang",
            "author_order":1
          },
          {
            "affiliation":"Hong Kong University of Science and Technology, Hong Kong, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085727350",
            "id":37085727350,
            "full_name":"Guang Zhu",
            "author_order":2
          },
          {
            "affiliation":"Hong Kong University of Science and Technology, Hong Kong, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37273278700",
            "id":37273278700,
            "full_name":"C. Patrick Yue",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Lowering supply voltage is an effective way to reduce circuit power consumption, especially in digital-centric system-on-chips (SoC). For low-jitter phase-locked loops (PLL) required in high-speed serial links and data converters, operation under low voltage is highly desirable such that the PLL can be readily integrated in a low-voltage (LV) SoC without a dedicated high-voltage supply. Among the various PLL architectures, the sub-sampling PLL (SSPLL) [1]-[3] offers low jitter with a superior jitter-power product figure-of-merit (FoM) because of its inherent rejection of N2 amplification of in-band phase noise induced by the charge pump (CP) and phase detector (PD), as reported in [1]. However, the design of an LV SSPLL (LVSSPLL) must overcome several daunting issues. First, the CP design suffers from limited voltage headroom, degraded current noise, and limited output voltage range. Although the type-I SSPLL [3] can avoid this issue by eliminating the CP, it suffers from limited phase-noise suppression of the voltage-controlled oscillator (VCO). Second, the high on-resistance of the sub-sampling PD (SSPD) under low voltage causes attenuation of the sampled clock swing and thus degrades the in-band phase noise of the SSPLL induced by the SSPD.",
      "article_number":"8662378",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662378",
      "html_url":"https://ieeexplore.ieee.org/document/8662378/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662378/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"488",
      "end_page":"490",
      "citing_paper_count":2,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Phase locked loops",
            "Voltage-controlled oscillators",
            "Phase noise",
            "Clocks",
            "Jitter",
            "Voltage control",
            "Tuning"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662379",
      "cat_title":"Ultra-High-Speed Wireline",
      "cat_num": 6,
      "title":"6.8 A 36Gb/s Adaptive Baud-Rate CDR with CTLE and 1-Tap DFE in 28nm CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":94,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Toronto, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086138485",
            "id":37086138485,
            "full_name":"Danny Yoo",
            "author_order":1
          },
          {
            "affiliation":"University of Toronto, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698135",
            "id":37086698135,
            "full_name":"Mohammad Bagherbeik",
            "author_order":2
          },
          {
            "affiliation":"University of Toronto, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086136424",
            "id":37086136424,
            "full_name":"Wahid Rahman",
            "author_order":3
          },
          {
            "affiliation":"University of Toronto, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274725900",
            "id":37274725900,
            "full_name":"Ali Sheikholeslami",
            "author_order":4
          },
          {
            "affiliation":"Fujitsu Laboratories, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276936400",
            "id":37276936400,
            "full_name":"Hirotaka Tamura",
            "author_order":5
          },
          {
            "affiliation":"Fujitsu Laboratories, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37601951500",
            "id":37601951500,
            "full_name":"Takayuki Shibasaki",
            "author_order":6
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Baud-rate clock-and-data recovery circuits (CDR) are ubiquitous in recent receiver designs as a means of lowering power consumption by sampling the data only once per UI. To further reduce power, prior works in pattern-based baud-rate PD [1] and FD [2] combine clock & data recovery by sharing comparators between the DFE and the PD. However, both CDRs [1, 2] were manually tuned by sweeping the equalization settings of the CTLE and the comparator levels in order to achieve lock. Since the two settings are correlated, it is time-consuming and tedious to sweep the entire solution space. In this paper, we propose an adaptive engine where the CDR system searches and converges to an optimal lock and sampling point. The proposed scheme, implemented in 28nm CMOS and operating at 36Gb/s, relies on the data eye to autonomously adapt the parameters of a CTLE, a 1-tap DFE, and the PD locking point.",
      "article_number":"8662379",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662379",
      "html_url":"https://ieeexplore.ieee.org/document/8662379/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662379/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"126",
      "end_page":"128",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Decision feedback equalizers",
            "Clocks",
            "Jitter",
            "Engines",
            "Receivers",
            "Timing",
            "Voltage-controlled oscillators"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662380",
      "cat_title":"Power for 5G, Wireless Power, and GaN Converters",
      "cat_num":"15",
      "title":"15.7 An 8.3MHz GaN Power Converter Using Markov Continuous RSSM for 35dBμV Conducted EMI Attenuation and One-Cycle TON Rebalancing for 27.6dB VO Jittering Suppression",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":95,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Texas at Dallas, TX, Richardson",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086009643",
            "id":37086009643,
            "full_name":"Yingping Chen",
            "author_order":1
          },
          {
            "affiliation":"University of Texas at Dallas, TX, Richardson",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276762800",
            "id":37276762800,
            "full_name":"D. Brian Ma",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"GaN power switches have gained fast-growing popularity in power electronics. With a similar RDS_ON resistance, they boast 2-to-3-order lower gate capacitance than silicon counterparts, making them highly desirable in high-frequency (fSW), high-performance power converters. However, at high fSW, switching transitions have to be completed in much shorter times, creating much larger di/dtand dv/dt changes in power stage, which directly link to electromagnetic-interference (EMI) emissions [1]. To suppress EMI, spread-spectrum-modulation (SSM) techniques [2-5] have been proposed. As depicted in Fig. 15.7.1, a periodic SSM (PSSM) is straightforward and easy to implement. However, its EMI suppression is not effective [2]. A randomized SSM (RSSM) can outperform the PSSM, with lower peak EMI and near-uniform noise spreading, but its performance highly relies on the random clock design. In [3], an N-bit digital random clock was reported to achieve a discrete RSSM (D-RSSM). However, the bit number N has to be large in order to achieve satisfying EMI attenuation, significantly increasing circuit complexity, chip area, and power consumption. To overcome this, a thermalnoise-based random clock was proposed [4]. Unfortunately, thermal noise is very sensitive to temperature and is hard to predict. To apply this approach to a practical implementation requires additional signal processing with periodic signals to confine its range of randomization, which, in turn, reduces the benefits of the RSSM. To achieve a near ideal RSSM, a continuous RSSM (C-RSSM) with a cost-effective implementation is highly preferable. Meanwhile, another challenge of applying SSM schemes lies in the fact that the schemes deteriorate VO voltage regulation. As shown in Fig. 15.7.1, as an SSM scheme continuously or periodically modulates fSW, a converter switching period fluctuates cycle by cycle, causing random errors on the duty ratio and thus jittering effect on VO. This is difficult to correct by a feedback control loop, as the duty-ratio error changes randomly between switching cycles. Due to a limited loop-gain bandwidth, the loop response usually lags far behind. Although a ramp compensation scheme was reported to resolve this [5], the improvement is very limited, and the scheme only works for voltage-mode converters.",
      "article_number":"8662380",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662380",
      "html_url":"https://ieeexplore.ieee.org/document/8662380/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662380/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"250",
      "end_page":"252",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Electromagnetic interference",
            "Markov processes",
            "Clocks",
            "Gallium nitride",
            "Attenuation",
            "Switches",
            "Modulation"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662381",
      "cat_title":"Adaptive Digital & Clocking Techniques",
      "cat_num": 19,
      "title":"19.3 A 7nm All-Digital Unified Voltage and Frequency Regulator Based on a High-Bandwidth 2-Phase Buck Converter with Package Inductors",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":96,
      "authors":{
        "authors":[
          {
            "affiliation":"Qualcomm, Raleigh, NC",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085353008",
            "id":37085353008,
            "full_name":"Francois Atallah",
            "author_order":1
          },
          {
            "affiliation":"Qualcomm, Raleigh, NC",
            "authorUrl":"https://ieeexplore.ieee.org/author/37268211100",
            "id":37268211100,
            "full_name":"Keith Bowman",
            "author_order":2
          },
          {
            "affiliation":"Qualcomm, Raleigh, NC",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085538257",
            "id":37085538257,
            "full_name":"Hoan Nguyen",
            "author_order":3
          },
          {
            "affiliation":"Qualcomm, Raleigh, NC",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085532458",
            "id":37085532458,
            "full_name":"Jihoon Jeong",
            "author_order":4
          },
          {
            "affiliation":"Qualcomm, Raleigh, NC",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085542851",
            "id":37085542851,
            "full_name":"Daniel Yingling",
            "author_order":5
          },
          {
            "affiliation":"Qualcomm, Raleigh, NC",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088727453",
            "id":37088727453,
            "full_name":"Yu Sun",
            "author_order":6
          },
          {
            "affiliation":"Qualcomm, Raleigh, NC",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085533109",
            "id":37085533109,
            "full_name":"Brad Appel",
            "author_order":7
          },
          {
            "affiliation":"Qualcomm, Raleigh, NC",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086490857",
            "id":37086490857,
            "full_name":"Anthony Polomik",
            "author_order":8
          },
          {
            "affiliation":"Qualcomm, Raleigh, NC",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700944",
            "id":37086700944,
            "full_name":"Mahesh Harinath",
            "author_order":9
          },
          {
            "affiliation":"Qualcomm, Raleigh, NC",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088736185",
            "id":37088736185,
            "full_name":"Joshua Morelli",
            "author_order":10
          },
          {
            "affiliation":"Qualcomm, Raleigh, NC",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088745859",
            "id":37088745859,
            "full_name":"Thomas Moore",
            "author_order":11
          },
          {
            "affiliation":"Qualcomm, San Diego, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699255",
            "id":37086699255,
            "full_name":"Nathaniel Reeves",
            "author_order":12
          },
          {
            "affiliation":"Qualcomm, San Diego, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38277726400",
            "id":38277726400,
            "full_name":"Amer Cassier",
            "author_order":13
          },
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37273985900",
            "id":37273985900,
            "full_name":"Arijit Raychowdhury",
            "author_order":14
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Conventional processors regulate the supply voltage (VDD) and clock frequency (FCLK) in two separate and independent control loops. A buck converter, switched-capacitor, or low-dropout (LDO) voltage regulator are example control loops for regulating VDD based on a reference voltage (VREF). Processors commonly integrate a phase-locked loop (PLL) to separately regulate FCLK based on a reference clock frequency (FREF), where the FCLK control loop is unaware of the impact of dynamic parameter variations such as VDD droops or temperature changes on the path-timing margin because the PLL voltage-controlled oscillator (VCO) operates on a separate analog voltage. For this reason, conventional processors require either VDD or FCLK guardbands or adaptive and resilient circuits to ensure correct functionality while in the presence of worstcase dynamic parameter variations [1].",
      "article_number":"8662381",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662381",
      "html_url":"https://ieeexplore.ieee.org/document/8662381/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662381/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"316",
      "end_page":"318",
      "citing_paper_count":2,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Inductors",
            "Voltage control",
            "Program processors",
            "Regulators",
            "Oscillators",
            "Temperature measurement",
            "Clocks"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662382",
      "cat_title":"Analog Techniques",
      "cat_num": 18,
      "title":"ISSCC 2019 Session 18 Overview: Analog Techniques",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":97,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662382",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662382",
      "html_url":"https://ieeexplore.ieee.org/document/8662382/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"292",
      "end_page":"293",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662383",
      "cat_title":"Analog Techniques",
      "cat_num": 18,
      "title":"18.4 A 0.55nW/0.5V 32kHz Crystal Oscillator Based on a DC-Only Sustaining Amplifier for IoT",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":98,
      "authors":{
        "authors":[
          {
            "affiliation":"University of California, Los Angeles, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086138054",
            "id":37086138054,
            "full_name":"Hani Esmaeelzadeh",
            "author_order":1
          },
          {
            "affiliation":"University of California, Los Angeles, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37297591300",
            "id":37297591300,
            "full_name":"Sudhakar Pamarti",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"An always-ON, stable, 32kHz crystal oscillator (XO) provides key time-keeping, synchronization, and sleep-timer functions in most electronic systems. Ultra-low power (ULP) consumption of the XO is critical in highly duty-cycled, energyconstrained systems such as Internet-of-things (IoT). Conventional XOs, typically implemented in the Pierce configuration, consume 10 to 100nW: a large enough transconductance, gm > ωO2·CL2·Rm, is needed to compensate for loss in the crystal's motional resistance, Rm, and sustain oscillations at frequency ωO, across load capacitors (CL > 15pF in Fig. 18.4.1) that are inevitably large to ensure frequency stability over process, voltage, and temperature (PVT) variations. Recent 32kHz XO designs report sub-10nW power consumption [1-4] by either duty-cycling the sustaining amplifier [4] or by providing energy to compensate the crystal losses only via narrow pulses at the peaks of the XO waveform [1-3]. However, they require high-power components [2], complicated designs with multiple power domains [1-2] to properly time the pulses, or significant calibration and off-chip components [4] to reduce PVT sensitivity.",
      "article_number":"8662383",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662383",
      "html_url":"https://ieeexplore.ieee.org/document/8662383/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662383/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"300",
      "end_page":"301",
      "citing_paper_count":5,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Crystals",
            "Oscillators",
            "Frequency measurement",
            "Temperature measurement",
            "Semiconductor device measurement",
            "Power demand",
            "Resonant frequency"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662384",
      "cat_title":"DC-DC Converters",
      "cat_num": 8,
      "title":"8.2 A Continuous-Input-Current Passive-Stacked Third-Order Buck Converter Achieving 0.7W/mm2 Power Density and 94% Peak Efficiency",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":99,
      "authors":{
        "authors":[
          {
            "affiliation":"University of California, San Diego, La Jolla, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085655287",
            "id":37085655287,
            "full_name":"Abdullah Abdulslam",
            "author_order":1
          },
          {
            "affiliation":"University of California, San Diego, La Jolla, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37584886400",
            "id":37584886400,
            "full_name":"Patrick P. Mercier",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The power density and efficiency of power-management integrated circuits (PMICs) is playing an increasingly important role in the miniaturization of modern computing platforms. Small inductors can be used to help miniaturize buck DCDC converters, however as noted in Fig. 8.2.1 (lower left), small inductors tend to have high DC resistance (DCR) - greater than a comparably-sized CMOS switch - such that they ultimately limit the achievable power density of miniaturized buck converters to <;0.4 mm2 when including the area of both the passives and the PMIC [1, 2]. While recent work in switched-capacitor (SC) converters has shown that high power density is achievable, it is only possible when employing exotic ultra-high-density capacitors and when operating over a small number of conversion ratios; increasing the number of ratios to support the needs of dynamic voltage scaling loads (e.g., 0.4 to 1.2V) alongside use of conventional capacitor technologies degrades power density to <;<;0.1 W/mm2 [3]. Hybrid converters, which process power with both capacitors and inductors, offer an attractive means to potentially increase power density and/or efficiency. Resonating an SC circuit with an inductor can, for example, dramatically increase power density to 0.9W/mm2 in [4], however with limited, though improved in [4], ability to regulate beyond the nominal SC ratio at high efficiency. Hybrid multilevel converters can regulate to arbitrary output voltages, though still achieve power density <;0.3 W/mm2, [5], in part due to the increased number of passives and associated higher routing complexity, and in part due to the large conversion ratio in the design in [5].",
      "article_number":"8662384",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662384",
      "html_url":"https://ieeexplore.ieee.org/document/8662384/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662384/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"148",
      "end_page":"150",
      "citing_paper_count":9,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Density measurement",
            "Power system measurements",
            "Capacitors",
            "Inductors",
            "Buck converters",
            "Switches",
            "Voltage measurement"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662385",
      "cat_title":"Physiological Monitoring",
      "cat_num": 22,
      "title":"22.7 A Programmable Wireless EEG Monitoring SoC with Open/Closed-Loop Optogenetic and Electrical Stimulation for Epilepsy Control",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":100,
      "authors":{
        "authors":[
          {
            "affiliation":"National Cheng Kung University, Tainan, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37293419600",
            "id":37293419600,
            "full_name":"Shuenn-Yuh Lee",
            "author_order":1
          },
          {
            "affiliation":"National Cheng Kung University, Tainan, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085608014",
            "id":37085608014,
            "full_name":"Chieh Tsou",
            "author_order":2
          },
          {
            "affiliation":"National Cheng Kung University, Tainan, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085607654",
            "id":37085607654,
            "full_name":"Peng-Wei Huang",
            "author_order":3
          },
          {
            "affiliation":"National Cheng Kung University, Tainan, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702823",
            "id":37086702823,
            "full_name":"Po-Hao Cheng",
            "author_order":4
          },
          {
            "affiliation":"National Cheng Kung University, Tainan, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698122",
            "id":37086698122,
            "full_name":"Chi-Chung Liao",
            "author_order":5
          },
          {
            "affiliation":"National Cheng Kung University, Tainan, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086917674",
            "id":37086917674,
            "full_name":"Zhan-Xien Liao",
            "author_order":6
          },
          {
            "affiliation":"National Cheng Kung University, Tainan, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699599",
            "id":37086699599,
            "full_name":"Hao-Yun Lee",
            "author_order":7
          },
          {
            "affiliation":"National Cheng Kung University, Tainan, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701472",
            "id":37086701472,
            "full_name":"Chou-Ching Lin",
            "author_order":8
          },
          {
            "affiliation":"National Cheng Kung University, Tainan, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700489",
            "id":37086700489,
            "full_name":"Chia-Hsiang Hsieh",
            "author_order":9
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The number of studies on closed-loop detection and electrical stimulation systems [1]-[2] for efficient control of neurological disorders is increasing, because recent clinical studies have shown their efficiency and usefulness in symptom suppression. Electrical stimulation can produce enough stimulation to affect a large range of nerves. However, all nerves near the stimulus are excited and hurt, and over time, currents start to exceed acceptable limits. Therefore, optogenetic stimulation [3]-[4] has become compelling in recent years due to several advantages: (1) no artificial noise on the EEG; (2) ability to stimulate specific nerves; and (3) no injurious effects on nerves. In this study, a wireless programmable stimulating system-on-chip (WPSSoC) is reported that provides wireless open/closed-loop optogenetic and electrical stimulation to improve treatment for epilepsy suppression. The system is demonstrated on programmable stimulation parameters wirelessly controlled by a software Graphical User Interface (GUI) on a computer. Moreover, an animal experiment conducted on optogenetic tissue was successful, thereby demonstrating that the nerve injury on optogenetic stimulation is lower than that of electrical stimulation.",
      "article_number":"8662385",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662385",
      "html_url":"https://ieeexplore.ieee.org/document/8662385/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662385/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"372",
      "end_page":"374",
      "citing_paper_count":8,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Electrical stimulation",
            "Mice",
            "Wireless communication",
            "Electroencephalography",
            "Epilepsy",
            "Wireless sensor networks"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662386",
      "cat_title":"High-Frequency Transceivers for Radar and Communications",
      "cat_num": 9,
      "title":"9.2 A 192-Virtual-Receiver 77/79GHz GMSK Code-Domain MIMO Radar System-on-Chip",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":101,
      "authors":{
        "authors":[
          {
            "affiliation":"Uhnder, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37277059200",
            "id":37277059200,
            "full_name":"Vito Giannini",
            "author_order":1
          },
          {
            "affiliation":"Uhnder, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088255974",
            "id":37088255974,
            "full_name":"Marius Goldenberg",
            "author_order":2
          },
          {
            "affiliation":"Uhnder, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088739687",
            "id":37088739687,
            "full_name":"Aria Eshraghi",
            "author_order":3
          },
          {
            "affiliation":"Uhnder, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088734053",
            "id":37088734053,
            "full_name":"James Maligeorgos",
            "author_order":4
          },
          {
            "affiliation":"Uhnder, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088726040",
            "id":37088726040,
            "full_name":"Lysander Lim",
            "author_order":5
          },
          {
            "affiliation":"Uhnder, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085567597",
            "id":37085567597,
            "full_name":"Ryan Lobo",
            "author_order":6
          },
          {
            "affiliation":"Uhnder, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088741739",
            "id":37088741739,
            "full_name":"Dave Welland",
            "author_order":7
          },
          {
            "affiliation":"Uhnder, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088746178",
            "id":37088746178,
            "full_name":"Chung-Kai Chow",
            "author_order":8
          },
          {
            "affiliation":"Uhnder, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088724947",
            "id":37088724947,
            "full_name":"Andrew Dornbusch",
            "author_order":9
          },
          {
            "affiliation":"Uhnder, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088744644",
            "id":37088744644,
            "full_name":"Tim Dupuis",
            "author_order":10
          },
          {
            "affiliation":"Uhnder, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088726759",
            "id":37088726759,
            "full_name":"Struan Vaz",
            "author_order":11
          },
          {
            "affiliation":"Uhnder, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088742727",
            "id":37088742727,
            "full_name":"Fred Rush",
            "author_order":12
          },
          {
            "affiliation":"Uhnder, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37570337000",
            "id":37570337000,
            "full_name":"Paul Bassett",
            "author_order":13
          },
          {
            "affiliation":"Uhnder, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088742152",
            "id":37088742152,
            "full_name":"Hong Kim",
            "author_order":14
          },
          {
            "affiliation":"Uhnder, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088744368",
            "id":37088744368,
            "full_name":"Monier Maher",
            "author_order":15
          },
          {
            "affiliation":"Uhnder, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089108507",
            "id":37089108507,
            "full_name":"Otto Schmid",
            "author_order":16
          },
          {
            "affiliation":"Uhnder, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086516598",
            "id":37086516598,
            "full_name":"Curtis Davis",
            "author_order":17
          },
          {
            "affiliation":"Uhnder, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701562",
            "id":37086701562,
            "full_name":"Manju Hegde",
            "author_order":18
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"MIMO radars transmit selected waveforms on N TX physical antennas: when they receive them back on M RX physical antennas, they are able to reconstruct an array with (N × M) virtual receive elements, thereby obtaining a finer spatial/angular resolution. Fully integrated mm-wave radar transceivers such as [1-3] implement up to 12 Virtual Receivers (VRX) and can be expanded to larger time-domain MIMO arrays only by relying on costly PCB-based implementations.",
      "article_number":"8662386",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662386",
      "html_url":"https://ieeexplore.ieee.org/document/8662386/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662386/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"164",
      "end_page":"166",
      "citing_paper_count":21,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "MIMO communication",
            "Transceivers",
            "Radar antennas",
            "Computer architecture",
            "Array signal processing",
            "MIMO radar"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662387",
      "cat_title":"Technologies for Human Interaction & Health",
      "cat_num": 17,
      "title":"17.6 A Sub-40μW 5Mb/s Magnetic Human Body Communication Transceiver Demonstrating Trans-Body Delivery of High-Fidelity Audio to a Wearable In-Ear Headphone",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":102,
      "authors":{
        "authors":[
          {
            "affiliation":"University of California, San Diego, La Jolla, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085469912",
            "id":37085469912,
            "full_name":"Jiwoong Park",
            "author_order":1
          },
          {
            "affiliation":"University of California, San Diego, La Jolla, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37584886400",
            "id":37584886400,
            "full_name":"Patrick P. Mercier",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Emerging wearable devices such as wireless headphones, smart glasses, and medical monitors require increasingly high-throughput wireless communications at ultra-low-power. Since far-field RF has significant path loss around the human body (e.g., up to 70dB at 2.4GHz), most RF body-area-network (BAN) systems such as Bluetooth Low Energy (BLE) have significant energy-expensive amplification requirements consuming milliwatts of power, and thus do not meet the energy demands of emerging small devices. Popular wireless earbuds, for example, only achieve a battery life of a few hours. Exasperatingly, emerging high-fidelity streaming audio and video content requires higher data rates than what BLE can currently accommodate. Human body communication (HBC) systems, for example ones based on electric fields (eHBC), in theory have lower path loss and can thus potentially offer more efficient links [1], [2]. However, measurements from form-factor-accurate prototypes reveal path loss that is still rather large (e.g., 30-to-45dB across 20cm [3]), with unfortunately severe variation with posture and environments that requires energy-expensive compensation. Since the human body is magnetically inert, magnetic HBC (mHBC) systems, illustrated in Fig. 17.6.1, offer much lower path loss (e.g., 5-to-30dB over 1m [4]) without severe variation, and can thus theoretically achieve lower communication energy. However, to date there has not been any mHBC transceiver (TRX) developed to exploit this inherently efficient communication channel, and if there were, the high Q of employed coils would limit data rate of a straightforward approach to <;800 kb/s.",
      "article_number":"8662387",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662387",
      "html_url":"https://ieeexplore.ieee.org/document/8662387/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662387/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"286",
      "end_page":"287",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Coils",
            "Resonant frequency",
            "Transceivers",
            "Oscillators",
            "Headphones",
            "Wireless communication",
            "Prototypes"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662388",
      "cat_title":"Image Sensors",
      "cat_num": 5,
      "title":"5.4 A 76mW 500fps VGA CMOS Image Sensor with Time-Stretched Single-Slope ADCs Achieving 1.95e- Random Noise",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":103,
      "authors":{
        "authors":[
          {
            "affiliation":"Yonsei University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701137",
            "id":37086701137,
            "full_name":"Injun Park",
            "author_order":1
          },
          {
            "affiliation":"Yonsei University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702700",
            "id":37086702700,
            "full_name":"Chanmin Park",
            "author_order":2
          },
          {
            "affiliation":"Kumoh National Institute of Technology, Gyeongbuk, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37579920800",
            "id":37579920800,
            "full_name":"Jimin Cheon",
            "author_order":3
          },
          {
            "affiliation":"Yonsei University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274797400",
            "id":37274797400,
            "full_name":"Youngcheol Chae",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The demand for high-frame-rate CMOS image sensors is steadily increasing. Column-parallel single-slope (SS) ADCs are widely used in CMOS image sensors, because they can be implemented with small area, low noise, and high energy efficiency. To achieve high frame rate and low noise simultaneously, several techniques using SS ADCs, such as parallel multiple sampling [1], [2], dual-gain slopes [3], and dual-gain amplifiers [4], have been investigated. However, since the clock frequency of the SS ADC is already in the GHz range, it is very challenging to maintain energy efficiency as the frame rate increases further.",
      "article_number":"8662388",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662388",
      "html_url":"https://ieeexplore.ieee.org/document/8662388/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662388/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"100",
      "end_page":"102",
      "citing_paper_count":6,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "CMOS image sensors",
            "Clocks",
            "Capacitors",
            "Generators",
            "Prototypes",
            "Timing",
            "Redundancy"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662389",
      "cat_title":"Adaptive Digital & Clocking Techniques",
      "cat_num": 19,
      "title":"19.4 An Adaptive Clock Management Scheme Exploiting Instruction-Based Dynamic Timing Slack for a General-Purpose Graphics Processor Unit with Deep Pipeline and Out-of-Order Execution",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":104,
      "authors":{
        "authors":[
          {
            "affiliation":"Northwestern University, Evanston, IL",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085855149",
            "id":37085855149,
            "full_name":"Tianyu Jia",
            "author_order":1
          },
          {
            "affiliation":"Northwestern University, Evanston, IL",
            "authorUrl":"https://ieeexplore.ieee.org/author/37413368000",
            "id":37413368000,
            "full_name":"Russ Joseph",
            "author_order":2
          },
          {
            "affiliation":"Northwestern University, Evanston, IL",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085592395",
            "id":37085592395,
            "full_name":"Jie Gu",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Cycle-by-cycle dynamic timing slack (DTS), which represents extra timing margin from the critical-path timing slack reported by the static timing analysis (STA), has been observed at both program level and instruction level. Conventional dynamic voltage and frequency scaling (DVFS) works at the program level and does not provide adequate frequency-scaling granularity for instruction-level timing management [1]. Razor-based techniques leverage error detection to exploit the DTS on a cycle-by-cycle basis [2]. However, it requires additional error-detection circuits and architecture-level co-design for error recovery [3]. Supply droop-based adaptive clocking was used to reduce timing margin under PVT variation, but does not address the instruction-level timing variation [4]. Recently, instruction-based adaptive clock schemes have been introduced to enhance a CPU's operation [5-6]. For example, instruction types at the execution stage were used to provide timing control for a simple pipeline structure. However, this scheme lacks adequate consideration for other pipeline stages whose timing may not be opcode dependent [5]. In [6], the instruction-execution sequence was evaluated at the compiler level with the timing encoded into the instruction code. The scheme considers all pipeline stages but relies on in-order execution of instructions for proper timing encoding from the compiler.",
      "article_number":"8662389",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662389",
      "html_url":"https://ieeexplore.ieee.org/document/8662389/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662389/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"318",
      "end_page":"320",
      "citing_paper_count":3,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Timing",
            "Clocks",
            "Pipelines",
            "Multicore processing",
            "Graphics processing units",
            "Phase locked loops"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662390",
      "cat_title":"Physiological Monitoring",
      "cat_num": 22,
      "title":"ISSCC 2019 Session 22 Overview: Physiological Monitoring",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":105,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662390",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662390",
      "html_url":"https://ieeexplore.ieee.org/document/8662390/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"358",
      "end_page":"359",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662391",
      "cat_title":"Technologies for Human Interaction & Health",
      "cat_num": 17,
      "title":"17.4 16MHz FRAM Micro-Controller with a Low-Cost Sub-1μA Embedded Piezo-Electric Strain Sensor for ULP Motion Detection",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":106,
      "authors":{
        "authors":[
          {
            "affiliation":"Texas Instruments, Dallas, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/38581085400",
            "id":38581085400,
            "full_name":"Sudhanshu Khanna",
            "author_order":1
          },
          {
            "affiliation":"Texas Instruments, Dallas, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/38072741300",
            "id":38072741300,
            "full_name":"Michael Zwerg",
            "author_order":2
          },
          {
            "affiliation":"Texas Instruments, Dallas, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/38466640300",
            "id":38466640300,
            "full_name":"Brian Elies",
            "author_order":3
          },
          {
            "affiliation":"Texas Instruments, Dallas, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088727309",
            "id":37088727309,
            "full_name":"Juergen Luebbe",
            "author_order":4
          },
          {
            "affiliation":"Texas Instruments, Dallas, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088726702",
            "id":37088726702,
            "full_name":"Nagaraj Krishnasawamy",
            "author_order":5
          },
          {
            "affiliation":"Texas Instruments, Santa Clara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37681134400",
            "id":37681134400,
            "full_name":"Hadi Najar",
            "author_order":6
          },
          {
            "affiliation":"Texas Instruments, Santa Clara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088742825",
            "id":37088742825,
            "full_name":"Suman Bellary",
            "author_order":7
          },
          {
            "affiliation":"Texas Instruments, Dallas, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088746414",
            "id":37088746414,
            "full_name":"Wei-Yan Shih",
            "author_order":8
          },
          {
            "affiliation":"Texas Instruments, Dallas, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37284693100",
            "id":37284693100,
            "full_name":"Scott Summerfelt",
            "author_order":9
          },
          {
            "affiliation":"Texas Instruments, Dallas, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/38072703000",
            "id":38072703000,
            "full_name":"Steven Bartling",
            "author_order":10
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Ultra-low Power Microcontrollers (MCUs) [1]-[4] have played a central role in embedded IoT systems providing programmability, analog and digital processing and control, A/D interfaces, and power management. As IoT applications expand, efficient sensing is increasingly becoming part of MCUs. In this paper we present a 130nm 16MHz Ferro-electric RAM (FRAM) based MCU with a sub-1uA embedded piezo-electric strain sensor and AFE for ULP motion detection (Fig. 17.4.1). To our knowledge, this is the first reported MCU with an embedded motion detection strain sensor. Existing applications that would benefit from such a MCU are applications like toys and remote controls that can turn off while not in use. Motion detection in a key fob improves security by preventing a “man in the middle” attack while the key fob lies stationary at home. Tamper detection and strain gauges are other potential applications. When used in “wake-on-motion” applications, the sensor IP is powered-on at all times waiting for a motion event. Hence minimizing its power consumption is crucial. Also, considering ULP MCUs have many cost-sensitive applications, the sensor must be small in area, and not require any additional masks or special processing steps. A single-chip solution allows reuse of power management, programmability and control circuits already existing in the MCU for use in the strain sensor IP, reducing the system level cost vs a 2-chip solution.",
      "article_number":"8662391",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662391",
      "html_url":"https://ieeexplore.ieee.org/document/8662391/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662391/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"282",
      "end_page":"284",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "IP networks",
            "Capacitive sensors",
            "Motion detection",
            "Random access memory",
            "Capacitors",
            "Strain",
            "Nonvolatile memory"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662392",
      "cat_title":"SRAM & Computation-in-Memory",
      "cat_num": 24,
      "title":"24.5 A Twin-8T SRAM Computation-In-Memory Macro for Multiple-Bit CNN-Based Machine Learning",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":107,
      "authors":{
        "authors":[
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086351200",
            "id":37086351200,
            "full_name":"Xin Si",
            "author_order":1
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086350414",
            "id":37086350414,
            "full_name":"Jia-Jing Chen",
            "author_order":2
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086592660",
            "id":37086592660,
            "full_name":"Yung-Ning Tu",
            "author_order":3
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699439",
            "id":37086699439,
            "full_name":"Wei-Hsing Huang",
            "author_order":4
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37934990900",
            "id":37934990900,
            "full_name":"Jing-Hong Wang",
            "author_order":5
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702850",
            "id":37086702850,
            "full_name":"Yen-Cheng Chiu",
            "author_order":6
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086558824",
            "id":37086558824,
            "full_name":"Wei-Chen Wei",
            "author_order":7
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701293",
            "id":37086701293,
            "full_name":"Ssu-Yen Wu",
            "author_order":8
          },
          {
            "affiliation":"Arizona State University, Tempe, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086082018",
            "id":37086082018,
            "full_name":"Xiaoyu Sun",
            "author_order":9
          },
          {
            "affiliation":"Arizona State University, Tempe, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/38469480300",
            "id":38469480300,
            "full_name":"Rui Liu",
            "author_order":10
          },
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085352683",
            "id":37085352683,
            "full_name":"Shimeng Yu",
            "author_order":11
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086262728",
            "id":37086262728,
            "full_name":"Ren-Shuo Liu",
            "author_order":12
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37365236900",
            "id":37365236900,
            "full_name":"Chih-Cheng Hsieh",
            "author_order":13
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37290163100",
            "id":37290163100,
            "full_name":"Kea-Tiong Tang",
            "author_order":14
          },
          {
            "affiliation":"University of Electronic Science and Technology of China, Chengdu, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37291114800",
            "id":37291114800,
            "full_name":"Qiang Li",
            "author_order":15
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37420875800",
            "id":37420875800,
            "full_name":"Meng-Fan Chang",
            "author_order":16
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Computation-in-memory (CIM) is a promising avenue to improve the energy efficiency of multiply-and-accumulate (MAC) operations in AI chips. Multi-bit CNNs are required for high-inference accuracy in many applications [1-5]. There are challenges and tradeoffs for SRAM-based CIM: (1) tradeoffs between signal margin, cell stability and area overhead; (2) the high-weighted bit process variation dominates the end-result error rate; (3) trade-off between input bandwidth, speed and area. Previous SRAM CIM macros were limited to binary MAC operations for fully connected networks [1], or they used CIM for multiplication [2] or weight-combination operations [3] with additional large-area near-memory computing (NMC) logic for summation or MAC operations.",
      "article_number":"8662392",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662392",
      "html_url":"https://ieeexplore.ieee.org/document/8662392/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662392/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"396",
      "end_page":"398",
      "citing_paper_count":104,
      "citing_patent_count":1,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Common Information Model (computing)",
            "Machine learning",
            "Bandwidth",
            "Transistors",
            "SRAM cells",
            "Standards"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662393",
      "cat_title":"Non-Volatile Memories",
      "cat_num": 13,
      "title":"13.2 A 3.6Mb 10.1Mb/mm2 Embedded Non-Volatile ReRAM Macro in 22nm FinFET Technology with Adaptive Forming/Set/Reset Schemes Yielding Down to 0.5V with Sensing Time of 5ns at 0.7V",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":108,
      "authors":{
        "authors":[
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37533768900",
            "id":37533768900,
            "full_name":"Pulkit Jain",
            "author_order":1
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37428034400",
            "id":37428034400,
            "full_name":"Umut Arslan",
            "author_order":2
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086594469",
            "id":37086594469,
            "full_name":"Meenakshi Sekhar",
            "author_order":3
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086592509",
            "id":37086592509,
            "full_name":"Blake C. Lin",
            "author_order":4
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37331878300",
            "id":37331878300,
            "full_name":"Liqiong Wei",
            "author_order":5
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088729836",
            "id":37088729836,
            "full_name":"Tanaya Sahu",
            "author_order":6
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088735217",
            "id":37088735217,
            "full_name":"Juan Alzate-vinasco",
            "author_order":7
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088723989",
            "id":37088723989,
            "full_name":"Ajay Vangapaty",
            "author_order":8
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37295046700",
            "id":37295046700,
            "full_name":"Mesut Meterelliyoz",
            "author_order":9
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698971",
            "id":37086698971,
            "full_name":"Nathan Strutt",
            "author_order":10
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37733735100",
            "id":37733735100,
            "full_name":"Albert B. Chen",
            "author_order":11
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37938255500",
            "id":37938255500,
            "full_name":"Patrick Hentges",
            "author_order":12
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086594650",
            "id":37086594650,
            "full_name":"Pedro A. Quintero",
            "author_order":13
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/38014132500",
            "id":38014132500,
            "full_name":"Chris Connor",
            "author_order":14
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37393192000",
            "id":37393192000,
            "full_name":"Oleg Golonzka",
            "author_order":15
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37272910500",
            "id":37272910500,
            "full_name":"Kevin Fischer",
            "author_order":16
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37265275600",
            "id":37265275600,
            "full_name":"Fatih Hamzaoglu",
            "author_order":17
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"A resistive RAM (ReRAM) macro is developed as a low-cost, magnetic-disturb-immune option for embedded, non-volatile memory for SoCs used in IoT and automotive applications. We demonstrate the smallest ReRAM subarray density of 10.1Mb/mm2 in a 22nm low-power process. The subarray uses nominal-gate FINFET logic devices, with material innovations to allow low-voltage switching without impacting transistor reliability. Prior art features larger bit cell size or array density, and uses 28 or 40nm technology nodes [1]-[4]. The smallest read-sense time (tSENSE=5ns@0.7V) is demonstrated, compared to previous works [2]. An optimized pulse-width (PW) voltage-current write-verify-write (PVC-WVW) sequence helps in mitigating endurance and variability. A flexible and low-area TFR (thin-film resistor) based reference scheme enables optimization of forming, write yield, retention and endurance tradeoffs by skewing different verify and read resistances. A temperature-constant current source and a reference resistance help in the precise control of the forming/set current and the verify/read operations. Compared to area-inefficient bandgap circuits and temperature sensors, the in-situ TFR was used due to its low area, flexibility and seamless integration into the SoC. The memory bank uses a single supply coming from an in-situ charge pump (CP) that is shared across the macro.",
      "article_number":"8662393",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662393",
      "html_url":"https://ieeexplore.ieee.org/document/8662393/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662393/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"212",
      "end_page":"214",
      "citing_paper_count":32,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Resistance",
            "Switches",
            "Temperature sensors",
            "Nonvolatile memory",
            "Resistive RAM",
            "FinFETs"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662394",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"Table of contents",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":109,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Presents the table of contents/splash page of the proceedings record.",
      "article_number":"8662394",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662394",
      "html_url":"https://ieeexplore.ieee.org/document/8662394/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"3",
      "end_page":"3",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662395",
      "cat_title":"SRAM & Computation-in-Memory",
      "cat_num": 24,
      "title":"24.1 A 1Mb Multibit ReRAM Computing-In-Memory Macro with 14.6ns Parallel MAC Computing Time for CNN Based AI Edge Processors",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":110,
      "authors":{
        "authors":[
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086349655",
            "id":37086349655,
            "full_name":"Cheng-Xin Xue",
            "author_order":1
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085743938",
            "id":37085743938,
            "full_name":"Wei-Hao Chen",
            "author_order":2
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37065651900",
            "id":37065651900,
            "full_name":"Je-Syu Liu",
            "author_order":3
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088727146",
            "id":37088727146,
            "full_name":"Jia-Fang Li",
            "author_order":4
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086108117",
            "id":37086108117,
            "full_name":"Wei-Yu Lin",
            "author_order":5
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086028436",
            "id":37086028436,
            "full_name":"Wei-En Lin",
            "author_order":6
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37934990900",
            "id":37934990900,
            "full_name":"Jing-Hong Wang",
            "author_order":7
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086558824",
            "id":37086558824,
            "full_name":"Wei-Chen Wei",
            "author_order":8
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698266",
            "id":37086698266,
            "full_name":"Ting-Wei Chang",
            "author_order":9
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698265",
            "id":37086698265,
            "full_name":"Tung-Cheng Chang",
            "author_order":10
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701984",
            "id":37086701984,
            "full_name":"Tsung-Yuan Huang",
            "author_order":11
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699914",
            "id":37086699914,
            "full_name":"Hui-Yao Kao",
            "author_order":12
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088131518",
            "id":37088131518,
            "full_name":"Shih-Ying Wei",
            "author_order":13
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702850",
            "id":37086702850,
            "full_name":"Yen-Cheng Chiu",
            "author_order":14
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086595412",
            "id":37086595412,
            "full_name":"Chun-Ying Lee",
            "author_order":15
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37728954000",
            "id":37728954000,
            "full_name":"Chung-Chuan Lo",
            "author_order":16
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37267116800",
            "id":37267116800,
            "full_name":"Ya-Chin King",
            "author_order":17
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38065294600",
            "id":38065294600,
            "full_name":"Chorng-Jung Lin",
            "author_order":18
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086262728",
            "id":37086262728,
            "full_name":"Ren-Shuo Liu",
            "author_order":19
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37365236900",
            "id":37365236900,
            "full_name":"Chih-Cheng Hsieh",
            "author_order":20
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37290163100",
            "id":37290163100,
            "full_name":"Kea-Tiong Tang",
            "author_order":21
          },
          {
            "affiliation":"National Tsing Hua University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37420875800",
            "id":37420875800,
            "full_name":"Meng-Fan Chang",
            "author_order":22
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Embedded nonvolatile memory (NVM) and computing-in-memory (CIM) are significantly reducing the latency (tMAC) and energy consumption (EMAC) of multiply- and-accumulate (MAC) operations in artificial intelligence (AI) edge devices [1, 2]. Previous ReRAM CIM macros demonstrated MAC operations for lb-input, ternary- weighted, 3b-output CNNs [1] or lb-input, 8b-weighted, 1b-output fully-connected networks with limited accuracy [2]. To support higher-accuracy convolution neural network heavy applications NVM-CIM should support multibit inputs/weights and multi-bit output (MAC-OUT) for CNN operations. One way to achieve multibit weights is to use a multi-level ReRAM cell to store the weight. However, as shown in Fig. 24.1.1, multibit ReRAM CIM faces several challenges. (1) a tradeoff between area and speed for multibit input/weight/MAC-OUT MAC operations; (2) sense amplifier's high input offset, large area, and high parasitic load on the read-path due to large BL currents (IBL) from multibit MAC; (3) limited accuracy due to a small read/sensing margin (ISM) across MAC-OUT or variation in cell resistance (particularly MLC cells). To overcome these challenges, this work proposes, (1) a serial-input non-weighted product (SINWP) structure to optimize the tradeoff between area, tMAC and EMAC, (2) a down-scaling weighted current translator (DSWCT) and positive-negative current- subtractor (PN-ISUB) for short delay, a small offset and a compact read-path area; and (3) a triple-margin small-offset current-mode sense amplifier (TMCSA) to tolerate a small ISM. A fabricated 55nm 1Mb ReRAM-CIM macro is the first ReRAM CIM macro to support CNN operations using multibit input/weight MAC-OUT. This device achieves the shortest CIM-MAC-access time (tAC) among existing ReRAM-CIMs (tMAC=14.6ns with 2b-input, 3b-weight with 4b-MAC-OUT) and the best peak EMAC of 53.17 TOPS/W (in binary mode).",
      "article_number":"8662395",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662395",
      "html_url":"https://ieeexplore.ieee.org/document/8662395/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662395/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"388",
      "end_page":"390",
      "citing_paper_count":87,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Nonvolatile memory",
            "Kernel",
            "Artificial intelligence",
            "Program processors",
            "Transistors",
            "Periodic structures",
            "Sensors"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662396",
      "cat_title":"Plenary Session — Invited Papers",
      "cat_num": 1,
      "title":"1.1 Deep Learning Hardware: Past, Present, and Future",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":111,
      "authors":{
        "authors":[
          {
            "affiliation":"Facebook AI Research and New York University, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37282875900",
            "id":37282875900,
            "full_name":"Yann LeCun",
            "author_order":1
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Historically, progress in neural networks and deep learning research has been greatly influenced by the available hardware and software tools. This paper identifies trends in deep learning research that will influence hardware architectures and software platforms of the future.",
      "article_number":"8662396",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662396",
      "html_url":"https://ieeexplore.ieee.org/document/8662396/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662396/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"12",
      "end_page":"19",
      "citing_paper_count":36,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Hardware",
            "Convolution",
            "Software",
            "Biological neural networks",
            "Neurons",
            "Deep learning"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662397",
      "cat_title":"Technologies for Human Interaction & Health",
      "cat_num": 17,
      "title":"An 879GOPS 243mW 80fps VGA Fully Visual CNN-SLAM Processor for Wide-Range Autonomous Exploration",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":112,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085559730",
            "id":37085559730,
            "full_name":"Ziyun Li",
            "author_order":1
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37069012200",
            "id":37069012200,
            "full_name":"Yu Chen",
            "author_order":2
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086326828",
            "id":37086326828,
            "full_name":"Luyao Gong",
            "author_order":3
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37600222200",
            "id":37600222200,
            "full_name":"Lu Liu",
            "author_order":4
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274874600",
            "id":37274874600,
            "full_name":"Dennis Sylvester",
            "author_order":5
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276099100",
            "id":37276099100,
            "full_name":"David Blaauw",
            "author_order":6
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085665370",
            "id":37085665370,
            "full_name":"Hun-Seok Kim",
            "author_order":7
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Simultaneous localization and mapping (SLAM) estimates an agent's trajectory for all six degrees of freedom (6 DoF) and constructs a 3D map of an unknown surrounding. It is a fundamental kernel that enables head-mounted augmented/virtual reality devices and autonomous navigation of micro aerial vehicles. A noticeable recent trend in visual SLAM is to apply computationand memory-intensive convolutional neural networks (CNNs) that outperform traditional hand-designed feature-based methods [1]. For each video frame, CNN-extracted features are matched with stored keypoints to estimate the agent's 6-DoF pose by solving a perspective-n-points (PnP) non-linear optimization problem (Fig. 7.3.1, left). The agent's long-term trajectory over multiple frames is refined by a bundle adjustment process (BA, Fig. 7.3.1 right), which involves a large-scale (~120 variables) non-linear optimization. Visual SLAM requires massive computation (>250GOP/s) in the CNN-based feature extraction and matching, as well as datadependent dynamic memory access and control flow with high-precision operations, creating significant low-power design challenges. Software implementations are impractical, resulting in 0.2s runtime with a ~3GHz CPU+ GPU system with >100MB memory footprint and >100W power consumption. Prior ASICs have implemented either an incomplete SLAM system [2,3] that lacks estimation of ego-motion or employed a simplified (non-CNN) feature extraction and tracking [2,4,5] that limits SLAM quality and range. A recent ASIC [5] augments visual SLAM with an off-chip high-precision inertial measurement unit (IMU), simplifying the computational complexity, but incurring additional power and cost overhead.",
      "article_number":"8662397",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662397",
      "html_url":"https://ieeexplore.ieee.org/document/8662397/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662397/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"134",
      "end_page":"136",
      "citing_paper_count":10,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Simultaneous localization and mapping",
            "Engines",
            "Three-dimensional displays",
            "Two dimensional displays",
            "Feature extraction",
            "Visualization",
            "Trajectory"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662398",
      "cat_title":"Machine Learning",
      "cat_num": 7,
      "title":"7.6 A 65nm 236.5nJ/Classification Neuromorphic Processor with 7.5% Energy Overhead On-Chip Learning Using Direct Spike-Only Feedback",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":113,
      "authors":{
        "authors":[
          {
            "affiliation":"Seoul National University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700173",
            "id":37086700173,
            "full_name":"Jeongwoo Park",
            "author_order":1
          },
          {
            "affiliation":"Seoul National University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085576018",
            "id":37085576018,
            "full_name":"Juyun Lee",
            "author_order":2
          },
          {
            "affiliation":"Seoul National University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37720969000",
            "id":37720969000,
            "full_name":"Dongsuk Jeon",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Advances in neural network and machine learning algorithms have sparked a wide array of research in specialized hardware, ranging from high-performance convolutional neural network (CNN) accelerators to energy-efficient deep-neural network (DNN) edge computing systems [1]. While most studies have focused on designing inference engines, recent works have shown that on-chip training could serve practical purposes such as compensating for process variations of in-memory computing [2] or adapting to changing environments in real time [3]. However, these successes were limited to relatively simple tasks mainly due to the large energy overhead of the training process. These problems arise primarily from the high-precision arithmetic and memory required for error propagation and weight updates, in contrast to error-tolerant inference operation; the capacity requirements of a learning system are significantly higher than those of an inference system [4].",
      "article_number":"8662398",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662398",
      "html_url":"https://ieeexplore.ieee.org/document/8662398/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662398/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"140",
      "end_page":"142",
      "citing_paper_count":17,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Training",
            "Neurons",
            "Hardware",
            "System-on-chip",
            "Neuromorphics",
            "Out of order",
            "Computer architecture"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662399",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"ISSCC 2019 Technical Program Committee",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":114,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Provides a listing of current committee members and society officers.",
      "article_number":"8662399",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662399",
      "html_url":"https://ieeexplore.ieee.org/document/8662399/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662399/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"531",
      "end_page":"533",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662400",
      "cat_title":"Nyquist-Rate ADCs",
      "cat_num": 3,
      "title":"3.7 A 10mW 16b 15MS/s Two-Step SAR ADC with 95dB DR Using Dual-Deadzone Ring-Amplifier",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":115,
      "authors":{
        "authors":[
          {
            "affiliation":"Oregon State University, Corvallis, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086132376",
            "id":37086132376,
            "full_name":"Ahmed ElShater",
            "author_order":1
          },
          {
            "affiliation":"Oregon State University, Corvallis, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086497801",
            "id":37086497801,
            "full_name":"Calvin Yoji Lee",
            "author_order":2
          },
          {
            "affiliation":"Oregon State University, Corvallis, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085817160",
            "id":37085817160,
            "full_name":"Praveen Kumar Venkatachala",
            "author_order":3
          },
          {
            "affiliation":"Oregon State University, Corvallis, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085567114",
            "id":37085567114,
            "full_name":"Jason Muhlestein",
            "author_order":4
          },
          {
            "affiliation":"Oregon State University, Corvallis, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085484036",
            "id":37085484036,
            "full_name":"Spencer Leuenberger",
            "author_order":5
          },
          {
            "affiliation":"Asahi Kasei Microdevices, Atsugi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38235294400",
            "id":38235294400,
            "full_name":"Kazuki Sobue",
            "author_order":6
          },
          {
            "affiliation":"Asahi Kasei Microdevices, Atsugi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37393279200",
            "id":37393279200,
            "full_name":"Koichi Hamashita",
            "author_order":7
          },
          {
            "affiliation":"Oregon State University, Corvallis, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276672400",
            "id":37276672400,
            "full_name":"Un-Ku Moon",
            "author_order":8
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The two-step SAR architecture has been a popular choice for power-efficient ADCs used in applications such as medical imaging. The simple and scalable architecture of the SAR ADC enables efficient multi-bit conversion per stage [1, 2] however, the maximum performance of the two-step SAR is limited by the residue amplifier. The ring amplifier (RAMP) has enabled efficient two-step SAR ADCs [3]. Despite this, RAMP-based high-precision ADCs (>16b) remain unexplored. This paper presents a two-step SAR ADC utilizing a fully differential RAMP achieving 95dB DR. Two techniques that contribute to the energy-efficiency of the ADC are also presented: dynamic digital supply and DAC impedance-matching.",
      "article_number":"8662400",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662400",
      "html_url":"https://ieeexplore.ieee.org/document/8662400/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662400/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"70",
      "end_page":"72",
      "citing_paper_count":5,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Switches",
            "Capacitors",
            "Redundancy",
            "Steady-state",
            "Timing",
            "Threshold voltage",
            "Performance evaluation"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662401",
      "cat_title":"4G/5G Transceivers",
      "cat_num": 21,
      "title":"21.7 A Mixed-Signal Circuit Technique for Cancellation of Multiple Modulated Spurs in 4G/5G Carrier-Aggregation Transceivers",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":116,
      "authors":{
        "authors":[
          {
            "affiliation":"Intel DMCE, Linz, Austria",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086236401",
            "id":37086236401,
            "full_name":"Silvester Sadjina",
            "author_order":1
          },
          {
            "affiliation":"Intel DMCE, Linz, Austria",
            "authorUrl":"https://ieeexplore.ieee.org/author/37547734300",
            "id":37547734300,
            "full_name":"Krzysztof Dufrêne",
            "author_order":2
          },
          {
            "affiliation":"Intel DMCE, Linz, Austria",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085817376",
            "id":37085817376,
            "full_name":"Ram Sunil Kanumalli",
            "author_order":3
          },
          {
            "affiliation":"Johannes Kepler University, Linz, Austria",
            "authorUrl":"https://ieeexplore.ieee.org/author/37332452100",
            "id":37332452100,
            "full_name":"Mario Huemer",
            "author_order":4
          },
          {
            "affiliation":"Intel DMCE, Linz, Austria",
            "authorUrl":"https://ieeexplore.ieee.org/author/37329569300",
            "id":37329569300,
            "full_name":"Harald Pretl",
            "author_order":5
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"To enable high data-rates in mobile communications the LTE standard has implemented carrier aggregation (CA) to increase channel bandwidth. Several local oscillator (LO) signals are needed to drive a multitude of mixers to receive from a number of LTE bands in the different CA scenarios. Due to device nonlinearities in the LO signal distribution and cross-talk between LO paths spurs are generated inside the transceiver chip which may downconvert interfering signals located at the spurious frequencies into the receiver baseband (Fig. 21.7.1). These unwanted signals could either be the transceiver's own transmit signal when operating in frequency-division duplex (FDD), or external signals received by the antenna. An interferer downconverted by an RX LO-LO spur is referred to as a modulated spur and causes severe degradation of the signal-to-noise-and-distortion ratio (SNDR) of the desired signal.",
      "article_number":"8662401",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662401",
      "html_url":"https://ieeexplore.ieee.org/document/8662401/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662401/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"356",
      "end_page":"358",
      "citing_paper_count":5,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Mixers",
            "Transceivers",
            "Receivers",
            "Baseband",
            "Radio frequency",
            "Long Term Evolution",
            "Frequency modulation"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662402",
      "cat_title":"Machine Learning & Digital LDO Circuits",
      "cat_num": 14,
      "title":"14.3 A 43pJ/Cycle Non-Volatile Microcontroller with 4.7μs Shutdown/Wake-up Integrating 2.3-bit/Cell Resistive RAM and Resilience Techniques",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":117,
      "authors":{
        "authors":[
          {
            "affiliation":"Stanford University, Stanford, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085347328",
            "id":37085347328,
            "full_name":"Tony F. Wu",
            "author_order":1
          },
          {
            "affiliation":"Stanford University, Stanford, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086553864",
            "id":37086553864,
            "full_name":"Binh Q. Le",
            "author_order":2
          },
          {
            "affiliation":"Stanford University, Stanford, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088726443",
            "id":37088726443,
            "full_name":"Robert Radway",
            "author_order":3
          },
          {
            "affiliation":"Stanford University, Stanford, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088734551",
            "id":37088734551,
            "full_name":"Andrew Bartolo",
            "author_order":4
          },
          {
            "affiliation":"Stanford University, Stanford, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086236303",
            "id":37086236303,
            "full_name":"William Hwang",
            "author_order":5
          },
          {
            "affiliation":"Stanford University, Stanford, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088747161",
            "id":37088747161,
            "full_name":"Seungbin Jeong",
            "author_order":6
          },
          {
            "affiliation":"Stanford University, Stanford, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085344311",
            "id":37085344311,
            "full_name":"Haitong Li",
            "author_order":7
          },
          {
            "affiliation":"Stanford University, Stanford, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085836812",
            "id":37085836812,
            "full_name":"Pulkit Tandon",
            "author_order":8
          },
          {
            "affiliation":"CEA-LETI-MINATEC, Grenoble, France",
            "authorUrl":"https://ieeexplore.ieee.org/author/37296942800",
            "id":37296942800,
            "full_name":"Elisa Vianello",
            "author_order":9
          },
          {
            "affiliation":"CEA-LETI-MINATEC, Grenoble, France",
            "authorUrl":"https://ieeexplore.ieee.org/author/37298711200",
            "id":37298711200,
            "full_name":"Pascal Vivet",
            "author_order":10
          },
          {
            "affiliation":"CEA-LETI-MINATEC, Grenoble, France",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085784799",
            "id":37085784799,
            "full_name":"Etienne Nowak",
            "author_order":11
          },
          {
            "affiliation":"Stanford University, Stanford, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38234505400",
            "id":38234505400,
            "full_name":"Mary K. Wootters",
            "author_order":12
          },
          {
            "affiliation":"Stanford University, Stanford, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37292823100",
            "id":37292823100,
            "full_name":"H. -S. Philip Wong",
            "author_order":13
          },
          {
            "affiliation":"Nanyang Technological University, Singapore, Singapore",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088731226",
            "id":37088731226,
            "full_name":"Mohamed M. Sabry Aly",
            "author_order":14
          },
          {
            "affiliation":"CEA-LETI-MINATEC, Grenoble, France",
            "authorUrl":"https://ieeexplore.ieee.org/author/37316772200",
            "id":37316772200,
            "full_name":"Edith Beigne",
            "author_order":15
          },
          {
            "affiliation":"Stanford University, Stanford, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276204700",
            "id":37276204700,
            "full_name":"Subhasish Mitra",
            "author_order":16
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Non-volatility is emerging as an essential on-chip memory characteristic across a wide range of application domains, from edge nodes for the Internet of Things (IoT) to large computing clusters. On-chip non-volatile memory (NVM) is critical for low-energy operation, real-time responses, privacy and security, operation in unpredictable environments, and fault-tolerance [1]. Existing on-chip NVMs (e.g., Flash, FRAM, EEPROM) suffer from high read/write energy/latency, density, and integration challenges [1]. For example, an ideal IoT edge system would employ fine-grained temporal power gating (i.e., shutdown) between active modes. However, existing on-chip Flash can have long latencies (> 23 ms latency for erase followed by write), while inter-sample arrival times can be short (e.g., 2ms in [2]).",
      "article_number":"8662402",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662402",
      "html_url":"https://ieeexplore.ieee.org/document/8662402/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662402/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"226",
      "end_page":"228",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "System-on-chip",
            "Nonvolatile memory",
            "Random access memory",
            "Neural networks",
            "Table lookup",
            "Resistance",
            "Resilience"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662403",
      "cat_title":"Analog Techniques",
      "cat_num": 18,
      "title":"18.5 A 54MHz Crystal Oscillator With 30× Start-Up Time Reduction Using 2-Step Injection in 65nm CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":118,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Illinois, Urbana-Champaign, IL",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086592779",
            "id":37086592779,
            "full_name":"Karim M. Megawer",
            "author_order":1
          },
          {
            "affiliation":"University of Illinois, Urbana-Champaign, IL",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699729",
            "id":37086699729,
            "full_name":"Nilanjan Pal",
            "author_order":2
          },
          {
            "affiliation":"University of Illinois, Urbana-Champaign, IL",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085380757",
            "id":37085380757,
            "full_name":"Ahmed Elkholy",
            "author_order":3
          },
          {
            "affiliation":"University of Illinois, Urbana-Champaign, IL",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086300840",
            "id":37086300840,
            "full_name":"Mostafa G. Ahmed",
            "author_order":4
          },
          {
            "affiliation":"University of Illinois, Urbana-Champaign, IL",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085817777",
            "id":37085817777,
            "full_name":"Amr Khashaba",
            "author_order":5
          },
          {
            "affiliation":"Texas Instruments, Dallas, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37572954600",
            "id":37572954600,
            "full_name":"Danielle Griffith",
            "author_order":6
          },
          {
            "affiliation":"University of Illinois, Urbana-Champaign, IL",
            "authorUrl":"https://ieeexplore.ieee.org/author/37277129200",
            "id":37277129200,
            "full_name":"Pavan Kumar Hanumolu",
            "author_order":7
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The start-up time of crystal oscillators (TSTART) is a major bottleneck in reducing the average power of heavily duty-cycled wireless /wireline communication systems [1]. Among all the reported schemes to reduce TSTART, techniques that increase initial noise amplitude by injecting a surge of energy into the crystal resonator are shown to be most effective [1-3]. These approaches are proven to be robust if the frequency of the injection signal is equal to the crystal oscillator (XO) frequency (FINJ = FX0), which is difficult to achieve across PVT with on-chip oscillators. Any mismatch (ΔF = FINJ - FX0) even as small as a few 100 ppm can greatly increase TSTART. Sweeping the injection frequency using a chirp oscillator [2] or dithering the injection frequency between two values [1]can partially alleviate this issue but because ΔF ≠ 0, this only reduces TSTART to about 14× the theoretical minimum in [2]. On the other hand, it was shown in [3] that the use of a precise injection period TINJ,OPT can help reduce TSTART even in the presence of large ΔF. TINJ,OPT must be chosen such that current in the motional branch of the resonator, im(t), reaches its steady-state value, Im,SS (im(TINJ, OPT) = Im,SS) as shown in Fig. 18.5.1 [3]. However, small TSTART and large tolerance to ΔF can be achieved only when Im,SS is very small, which translates to small XO output amplitude (VXO <; 200mV) and degraded phase noise. For example, as illustrated in Fig. 18.5.1, TSTART ≈ TINJ,OPT because im(TINJ, OPT) = Im,SS1 even when ΔF is as large as 1000ppm. However, for Im,SS2 > Im,SS1, no TINJ can ensure im(TINJ) = Im,SS2 if ΔF > 1000ppm, thus greatly increasing TSTART. Therefore, ΔF must be small (<;500ppm) to achieve a large VXO even with precisely-timed injection, a condition that is difficult to meet in practice even with the best-reported temperature-compensated on-chip oscillators [4]. In view of these drawbacks, we present a robust 2-step injection technique that can tolerate large ΔF and achieves close to theoretical minimum TSTART, large output swing and excellent phase noise. Fabricated in a 65nm CMOS process, the prototype XO achieves TSTART of less than 20 μs across the - 40°C to 85°C temperature range, which is within 1.5× of the theoretical minimum and represents an over-30× reduction in TSTART compared to that of a normal/uninjected XO.",
      "article_number":"8662403",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662403",
      "html_url":"https://ieeexplore.ieee.org/document/8662403/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662403/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"302",
      "end_page":"304",
      "citing_paper_count":2,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Temperature measurement",
            "Oscillators",
            "Phase locked loops",
            "Crystals",
            "Resonant frequency",
            "Delays",
            "Temperature sensors"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662404",
      "cat_title":"Technologies for Human Interaction & Health",
      "cat_num": 17,
      "title":"17.8 A 2.6μW Monolithic CMOS Photoplethysmographic Sensor Operating with 2μW LED Power",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":119,
      "authors":{
        "authors":[
          {
            "affiliation":"EPFL, Neuchâtel, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086171917",
            "id":37086171917,
            "full_name":"Antonino Caizzone",
            "author_order":1
          },
          {
            "affiliation":"EPFL, Neuchâtel, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085418249",
            "id":37085418249,
            "full_name":"Assim Boukhayma",
            "author_order":2
          },
          {
            "affiliation":"EPFL, Neuchâtel, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37269686200",
            "id":37269686200,
            "full_name":"Christian Enz",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Photoplethysmography (PPG) is a key technology allowing non-invasive monitoring of vital indicators such as heart rate (HR) and oxygen saturation (SpO2). Today, the total PPG sensor power consumption is dominated by the few tens of mA of the LEDs driving current. Different solutions have been proposed to solve this bottle-neck, either by reducing the LED duty cycle [1], [2] or by nonuniform sub-sampling [3]. A heart-beat-locked loop system that significantly reduces the LED power has been recently demonstrated [4]. However, this power reduction comes at the cost of more complexity since it requires a non-trivial heart beat prediction scheme and intrinsically hinders the full PPG wave representation.",
      "article_number":"8662404",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662404",
      "html_url":"https://ieeexplore.ieee.org/document/8662404/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662404/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"290",
      "end_page":"291",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Light emitting diodes",
            "Heart rate",
            "Power demand",
            "Noise measurement",
            "Capacitors",
            "Semiconductor device measurement",
            "Switches"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662405",
      "cat_title":"Image Sensors",
      "cat_num": 5,
      "title":"5.6 A 400×400-Pixel 6μm-Pitch Vertical Avalanche Photodiodes CMOS Image Sensor Based on 150ps-Fast Capacitive Relaxation Quenching in Geiger Mode for Synthesis of Arbitrary Gain Images",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":120,
      "authors":{
        "authors":[
          {
            "affiliation":"Panasonic, Nagaokakyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37424981900",
            "id":37424981900,
            "full_name":"Yutaka Hirose",
            "author_order":1
          },
          {
            "affiliation":"Panasonic, Nagaokakyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086489315",
            "id":37086489315,
            "full_name":"Shinzo Koyama",
            "author_order":2
          },
          {
            "affiliation":"Panasonic, Nagaokakyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37073118100",
            "id":37073118100,
            "full_name":"Toru Okino",
            "author_order":3
          },
          {
            "affiliation":"Panasonic, Nagaokakyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088739515",
            "id":37088739515,
            "full_name":"Akito Inoue",
            "author_order":4
          },
          {
            "affiliation":"Panasonic, Nagaokakyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086491003",
            "id":37086491003,
            "full_name":"Shigeru Saito",
            "author_order":5
          },
          {
            "affiliation":"Panasonic, Nagaokakyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37681193800",
            "id":37681193800,
            "full_name":"Yugo Nose",
            "author_order":6
          },
          {
            "affiliation":"Panasonic, Nagaokakyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37065260900",
            "id":37065260900,
            "full_name":"Motonori Ishii",
            "author_order":7
          },
          {
            "affiliation":"Panasonic, Nagaokakyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088728786",
            "id":37088728786,
            "full_name":"Seiji Yamahira",
            "author_order":8
          },
          {
            "affiliation":"Panasonic, Nagaokakyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37275281100",
            "id":37275281100,
            "full_name":"Shigetaka Kasuga",
            "author_order":9
          },
          {
            "affiliation":"Panasonic, Nagaokakyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37275299900",
            "id":37275299900,
            "full_name":"Mitsuyoshi Mori",
            "author_order":10
          },
          {
            "affiliation":"Panasonic, Nagaokakyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088738620",
            "id":37088738620,
            "full_name":"Tatsuya Kabe",
            "author_order":11
          },
          {
            "affiliation":"Panasonic, Nagaokakyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088735225",
            "id":37088735225,
            "full_name":"Kentaro Nakanishi",
            "author_order":12
          },
          {
            "affiliation":"Panasonic, Nagaokakyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37293803100",
            "id":37293803100,
            "full_name":"Manabu Usuda",
            "author_order":13
          },
          {
            "affiliation":"Panasonic, Nagaokakyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086091085",
            "id":37086091085,
            "full_name":"Akihiro Odagawa",
            "author_order":14
          },
          {
            "affiliation":"Panasonic, Nagaokakyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37290915000",
            "id":37290915000,
            "full_name":"Tsuyoshi Tanaka",
            "author_order":15
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The intensive development of Single-photon avalanche photodiode (SPAD) based CMOS image sensors (CIS) continues, with rapid progress [1-6]. Yet, due to unestablished quenching operation [5,6], realization of SPADs onto a CIS alongside conventional pixel circuitry has been a fundamental challenge.",
      "article_number":"8662405",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662405",
      "html_url":"https://ieeexplore.ieee.org/document/8662405/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662405/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"104",
      "end_page":"106",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Photonics",
            "CMOS image sensors",
            "Capacitance",
            "Substrates",
            "Avalanche photodiodes"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662406",
      "cat_title":"Nyquist-Rate ADCs",
      "cat_num": 3,
      "title":"3.4 A 0.01mm2 25µW 2MS/s 74dB-SNDR Continuous-Time Pipelined-SAR ADC with 120fF Input Capacitor",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":121,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086054732",
            "id":37086054732,
            "full_name":"Linxiao Shen",
            "author_order":1
          },
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085857735",
            "id":37085857735,
            "full_name":"Yi Shen",
            "author_order":2
          },
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085611577",
            "id":37085611577,
            "full_name":"Xiyuan Tang",
            "author_order":3
          },
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700825",
            "id":37086700825,
            "full_name":"Chen-Kai Hsu",
            "author_order":4
          },
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698083",
            "id":37086698083,
            "full_name":"Wei Shi",
            "author_order":5
          },
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085892910",
            "id":37085892910,
            "full_name":"Shaolan Li",
            "author_order":6
          },
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698017",
            "id":37086698017,
            "full_name":"Wenda Zhao",
            "author_order":7
          },
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086183214",
            "id":37086183214,
            "full_name":"Abhishek Mukherjee",
            "author_order":8
          },
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37590237800",
            "id":37590237800,
            "full_name":"Nan Sun",
            "author_order":9
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The kT/C noise poses a fundamental SNR limit for discrete-time (DT) ADCs with front-end sampling operations. To achieve a high resolution, the sampling capacitor needs to be sufficiently large (e.g., 3pF for 80dB SNR assuming 2Vpp swing) and it has to be quadrupled for every 1b increase in the resolution. A large sampling capacitor poses critical challenges for both the ADC input buffer and the reference buffer (Fig. 3.4.1). To meet the stringent linearity requirement of high-resolution ADCs, these buffers consume a significant amount of power, which can be comparable or even higher than the ADC itself. In addition, a large capacitor makes it difficult to design the ADC front-end S/H circuit, leading to considerable power/area costs and increased design complexity.",
      "article_number":"8662406",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662406",
      "html_url":"https://ieeexplore.ieee.org/document/8662406/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662406/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"64",
      "end_page":"66",
      "citing_paper_count":1,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Capacitors",
            "Timing",
            "Frequency measurement",
            "Prototypes",
            "Couplings",
            "Pipelines",
            "Signal to noise ratio"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662407",
      "cat_title":"Physiological Monitoring",
      "cat_num": 22,
      "title":"22.2 A Rugged Wearable Modular ExG Platform Employing a Distributed Scalable Multi-Channel FM-ADC Achieving 101dB Input Dynamic Range and Motion-Artifact Resilience",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":122,
      "authors":{
        "authors":[
          {
            "affiliation":"University of California, San Diego, La Jolla, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085862723",
            "id":37085862723,
            "full_name":"Julian Warchall",
            "author_order":1
          },
          {
            "affiliation":"MaXentric Technologies, La Jolla, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37392947000",
            "id":37392947000,
            "full_name":"Paul Theilmann",
            "author_order":2
          },
          {
            "affiliation":"MaXentric Technologies, La Jolla, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699492",
            "id":37086699492,
            "full_name":"Yuxuan Ouyang",
            "author_order":3
          },
          {
            "affiliation":"University of California, San Diego, La Jolla, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37421376800",
            "id":37421376800,
            "full_name":"Harinath Garudadri",
            "author_order":4
          },
          {
            "affiliation":"University of California, San Diego, La Jolla, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37584886400",
            "id":37584886400,
            "full_name":"Patrick P. Mercier",
            "author_order":5
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Wearable ExG biopotential acquisition systems can potentially capture a wealth of clinically useful diagnostic information during activities of daily life. In practice, however, motions from common activities introduce large artifacts that can easily saturate traditional analog front-ends (AFEs) designed to sense biopotentials on the micro- to milli-volt scale. In addition, the wires that connect each electrode to an array of high-impedance AFEs can easily pick up interference and large, potentially saturating artifacts. For these reasons, many-channel monolithic biopotential sensing systems are often fragile and difficult to use in ambulatory environments. While active electrodes can be used to combat interference picked up by high-impedance wires, they require power-hungry drivers to deliver high-fidelity signals across relevant anatomy to an array of ADCs. Placing an ADC on each active electrode followed by a digital bus driver can eliminate analog driver power, resulting in a per-channel power consumption of 104μW in [1]. However, the 12b SAR ADC in [1] could not tolerate significant motion artifacts, and further increasing the ADC resolution to accommodate a larger dynamic range (DR) would require a quadratic increase in per-channel ADC power consumption.",
      "article_number":"8662407",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662407",
      "html_url":"https://ieeexplore.ieee.org/document/8662407/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662407/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"362",
      "end_page":"364",
      "citing_paper_count":2,
      "citing_patent_count":1,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Electrodes",
            "Frequency modulation",
            "Integrated circuits",
            "Voltage-controlled oscillators",
            "Frequency division multiplexing",
            "Signal to noise ratio",
            "Wires"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662408",
      "cat_title":"Diagnostics",
      "cat_num": 11,
      "title":"11.5 A 512-Pixel 3kHz-Frame-Rate Dual-Shank Lensless Filterless Single-Photon-Avalanche-Diode CMOS Neural Imaging Probe",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":123,
      "authors":{
        "authors":[
          {
            "affiliation":"Columbia University, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701544",
            "id":37086701544,
            "full_name":"Changhyuk Lee",
            "author_order":1
          },
          {
            "affiliation":"Columbia University, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702413",
            "id":37086702413,
            "full_name":"Adriaan J. Taal",
            "author_order":2
          },
          {
            "affiliation":"Columbia University, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085543335",
            "id":37085543335,
            "full_name":"Jaebin Choi",
            "author_order":3
          },
          {
            "affiliation":"Columbia University, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701740",
            "id":37086701740,
            "full_name":"Kukjoo Kim",
            "author_order":4
          },
          {
            "affiliation":"Columbia University, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085682286",
            "id":37085682286,
            "full_name":"Kevin Tien",
            "author_order":5
          },
          {
            "affiliation":"California Institute of Technology, Pasadena",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086016778",
            "id":37086016778,
            "full_name":"Laurent Moreaux",
            "author_order":6
          },
          {
            "affiliation":"California Institute of Technology, Pasadena",
            "authorUrl":"https://ieeexplore.ieee.org/author/37315946900",
            "id":37315946900,
            "full_name":"Michael L. Roukes",
            "author_order":7
          },
          {
            "affiliation":"Columbia University, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37273513800",
            "id":37273513800,
            "full_name":"Kenneth L. Shepard",
            "author_order":8
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Optical functional neural imaging has revolutionized neuroscience with optical reporters that enable single-cell-resolved monitoring of neuronal activity in vivo. State-of-the-art microscopy methods, however, are fundamentally limited in imaging depth by absorption and scattering in tissue even with the use of the most sophisticated two-photon microscopy techniques [1]. To overcome this imaging depth problem, we develop a lens-less, optical-filter-less, shank-based image sensor array that can be inserted into the brain, allowing cellular-resolution recording at arbitrary depths with excitation provided by an external laser light source (Fig. 11.5.1). Lens-less imaging is achieved generally by giving each pixel a spatial sensitivity function, which can be introduced by near-field or far-field, phase or amplitude masking. Since probe thickness must be less than 70μm to limit tissue damage and far-field masks are characterized by distances on the order of 200μm between the mask and the detector [2], we employ a near-field amplitude mask formed by Talbot gratings in the back-end metal of the CMOS process, which gives each pixel a diffraction-grating-induced angle-sensitivity [3]. Filter-less fluorescence imaging is achieved with time-gated operation in which the excitation light source is pulsed and pixel-level time-gated circuitry collects photons only after the excitation source has been removed.",
      "article_number":"8662408",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662408",
      "html_url":"https://ieeexplore.ieee.org/document/8662408/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662408/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"198",
      "end_page":"200",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Photonics",
            "Optical filters",
            "Probes",
            "Microscopy",
            "Laser excitation"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662409",
      "cat_title":"Nyquist-Rate ADCs",
      "cat_num": 3,
      "title":"ISSCC 2019 Session 3 Overview: Nyquist Rate ADCs",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":124,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662409",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662409",
      "html_url":"https://ieeexplore.ieee.org/document/8662409/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"56",
      "end_page":"57",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662410",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"ISSCC 2019 Reflections",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":125,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Presents the introductory welcome message from the conference proceedings. May include the conference officers' congratulations to all involved with the conference event and publication of the proceedings record.",
      "article_number":"8662410",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662410",
      "html_url":"https://ieeexplore.ieee.org/document/8662410/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662410/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"4",
      "end_page":"4",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662411",
      "cat_title":"Frequency Synthesizers",
      "cat_num":"16",
      "title":"16.7 A 30GHz Digital Sub-Sampling Fractional-N PLL with 198fsrms Jitter in 65nm LP CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":126,
      "authors":{
        "authors":[
          {
            "affiliation":"Politecnico di Milano, Milan, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085804576",
            "id":37085804576,
            "full_name":"Luigi Grimaldi",
            "author_order":1
          },
          {
            "affiliation":"Politecnico di Milano, Milan, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085810702",
            "id":37085810702,
            "full_name":"Luca Bertulessi",
            "author_order":2
          },
          {
            "affiliation":"Politecnico di Milano, Milan, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086371987",
            "id":37086371987,
            "full_name":"Saleh Karman",
            "author_order":3
          },
          {
            "affiliation":"Politecnico di Milano, Milan, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/38580359400",
            "id":38580359400,
            "full_name":"Dmytro Cherniak",
            "author_order":4
          },
          {
            "affiliation":"Politecnico di Milano, Milan, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086497443",
            "id":37086497443,
            "full_name":"Alessandro Garghetti",
            "author_order":5
          },
          {
            "affiliation":"Politecnico di Milano, Milan, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37271398700",
            "id":37271398700,
            "full_name":"Carlo Samori",
            "author_order":6
          },
          {
            "affiliation":"Politecnico di Milano, Milan, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37275688200",
            "id":37275688200,
            "full_name":"Andrea L. Lacaita",
            "author_order":7
          },
          {
            "affiliation":"Politecnico di Milano, Milan, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37271401200",
            "id":37271401200,
            "full_name":"Salvatore Levantino",
            "author_order":8
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Digital phase-locked loops (DPLLs) have been demonstrated to achieve excellent performance as fractional-N frequency synthesizers in the sub-6GHz range, but, when used in the mm-wave range, at 30GHz and above, they typically feature poor jitter-power trade-off. This paper presents a 30GHz fractional-N DPLL in 65nm low-power (LP) CMOS achieving 198fs integrated jitter at 35mW power. The DPLL based on a digital-to-time converter (DTC) combines: (i) sub-sampling bang-bang phase detection to reduce power consumption, (ii) a digital error correction to reduce DTC noise contribution, and (iii) a low-power wide-lock-range divide-by-six circuit to allow operation up to 34GHz.",
      "article_number":"8662411",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662411",
      "html_url":"https://ieeexplore.ieee.org/document/8662411/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662411/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"268",
      "end_page":"270",
      "citing_paper_count":4,
      "citing_patent_count":1,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Phase locked loops",
            "Detectors",
            "Frequency synthesizers",
            "Frequency conversion",
            "Jitter",
            "Phase noise",
            "Quantization (signal)"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662412",
      "cat_title":"Noise-Shaped & VCO-Based ADCs",
      "cat_num": 20,
      "title":"20.1 A 5GS/s 7.2 ENOB Time-Interleaved VCO-Based ADC Achieving 30.5fJ/conv-step",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":127,
      "authors":{
        "authors":[
          {
            "affiliation":"KU Leuven, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086107953",
            "id":37086107953,
            "full_name":"Maarten Baert",
            "author_order":1
          },
          {
            "affiliation":"KU Leuven, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37271994200",
            "id":37271994200,
            "full_name":"Wim Dehaene",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Technology scaling has been very beneficial for digital circuits both in terms of speed and power. Traditional analog techniques however are challenged by the ever-decreasing supply voltages. Highly digital VCO-based ADCs are able to benefit directly from improved digital performance [1]; however, the resolution and sampling rate of state-of-the-art VCO-based designs are insufficient for most applications. This paper presents a faster and more efficient VCO-based ADC architecture based on an improved high-speed, low-power ring oscillator and an asynchronous counting strategy. The architecture is 8× time-interleaved and combined with on-chip calibration. The design is implemented in 28nm CMOS and achieves 45.2dB SNDR (7.2 ENOB) near Nyquist at 5GS/s while consuming only 22.7mW, resulting in a Walden FOM of 30.5fJ/conv-step. The core area is only 0.023mm2. These results demonstrate that VCO-based ADCs are a viable choice for next-generation Ethernet and high-speed wireless communication.",
      "article_number":"8662412",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662412",
      "html_url":"https://ieeexplore.ieee.org/document/8662412/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662412/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"328",
      "end_page":"330",
      "citing_paper_count":16,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Clocks",
            "Transistors",
            "Ring oscillators",
            "Calibration",
            "Power demand",
            "Tuning"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662413",
      "cat_title":"Adaptive Digital & Clocking Techniques",
      "cat_num": 19,
      "title":"ISSCC 2019 Session 19 Overview: Adaptive Digital and Clocking Techniques",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":128,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662413",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662413",
      "html_url":"https://ieeexplore.ieee.org/document/8662413/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"310",
      "end_page":"311",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662414",
      "cat_title":"Energy Harvesting & DC/DC Control Techniques",
      "cat_num": 27,
      "title":"27.4 Multi-Beam Shared-Inductor Reconfigurable Voltage/SECE-Mode Piezoelectric Energy Harvesting of Multi-Axial Human Motion",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":129,
      "authors":{
        "authors":[
          {
            "affiliation":"Pennsylvania State University, University Park, PA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085759474",
            "id":37085759474,
            "full_name":"Miao Meng",
            "author_order":1
          },
          {
            "affiliation":"Pennsylvania State University, University Park, PA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085712879",
            "id":37085712879,
            "full_name":"Ahmed Ibrahim",
            "author_order":2
          },
          {
            "affiliation":"University of Utah, Salt Lake City, UT",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086136227",
            "id":37086136227,
            "full_name":"Tiancheng Xue",
            "author_order":3
          },
          {
            "affiliation":"Daegu- Gyeongbuk Institute of Science and Technology, Daegu, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086137136",
            "id":37086137136,
            "full_name":"Hong Goo Yeo",
            "author_order":4
          },
          {
            "affiliation":"Pennsylvania State University, University Park, PA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700762",
            "id":37086700762,
            "full_name":"Dixiong Wang",
            "author_order":5
          },
          {
            "affiliation":"University of Utah, Salt Lake City, UT",
            "authorUrl":"https://ieeexplore.ieee.org/author/37421409400",
            "id":37421409400,
            "full_name":"Shad Roundy",
            "author_order":6
          },
          {
            "affiliation":"Pennsylvania State University, University Park, PA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37298028600",
            "id":37298028600,
            "full_name":"Susan Trolier-McKinstry",
            "author_order":7
          },
          {
            "affiliation":"Pennsylvania State University, University Park, PA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37397488400",
            "id":37397488400,
            "full_name":"Mehdi Kiani",
            "author_order":8
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The past few years have witnessed a growing demand for self-powered wearables that can enable vigilant health monitoring, with 24/7 operation. Energy harvesting from human-body motion is attractive for wearables; however, conventional unidirectional single-cantilever-beam piezoelectric energy harvesters (PEHs) [1]-[4] suffer from several body-motion harvesting challenges: such as multi-axial motion, irregular frequencies, and unpredictable amplitudes with frequent low-power levels [5]. To address these challenges, an eccentric rotor-based inertial PEH has been developed, which utilizes multiple magnetically plucked flexible thin-film (60 μm) PZT-nickel-PZT beams to significantly increase the harvested energy within a small volume [5]; compared to bulk-PZT beams that are more feasible in direct-force-driven PEHs. The wrist-worn multi-beam PEH, shown in Fig. 27.4.1, converts multi-axial body motion into AC voltages with different phases and decaying amplitudes (up to several volts) within the frequency range of 90-160Hz for each beam.",
      "article_number":"8662414",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662414",
      "html_url":"https://ieeexplore.ieee.org/document/8662414/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662414/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"426",
      "end_page":"428",
      "citing_paper_count":11,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Electric shock",
            "Energy harvesting",
            "Inductors",
            "Semiconductor device measurement",
            "Capacitors",
            "Switches"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662415",
      "cat_title":"SRAM & Computation-in-Memory",
      "cat_num": 24,
      "title":"24.2 A 7nm 2.1GHz Dual-Port SRAM with WL-RC Optimization and Dummy-Read-Recovery Circuitry to Mitigate Read- Disturb-Write Issue",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":130,
      "authors":{
        "authors":[
          {
            "affiliation":"TSMC, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37532906000",
            "id":37532906000,
            "full_name":"Hidehiro Fujiwara",
            "author_order":1
          },
          {
            "affiliation":"TSMC, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086157615",
            "id":37086157615,
            "full_name":"Chih-Yu Lin",
            "author_order":2
          },
          {
            "affiliation":"TSMC, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38085058200",
            "id":38085058200,
            "full_name":"Hsien-Yu Pan",
            "author_order":3
          },
          {
            "affiliation":"TSMC, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088730607",
            "id":37088730607,
            "full_name":"Cheng-Han Lin",
            "author_order":4
          },
          {
            "affiliation":"TSMC, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088743594",
            "id":37088743594,
            "full_name":"Po-Yi Huang",
            "author_order":5
          },
          {
            "affiliation":"TSMC, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37277926500",
            "id":37277926500,
            "full_name":"Kao-Cheng Lin",
            "author_order":6
          },
          {
            "affiliation":"TSMC, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37326761300",
            "id":37326761300,
            "full_name":"Jhon-Jhy Liaw",
            "author_order":7
          },
          {
            "affiliation":"TSMC, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38185516600",
            "id":38185516600,
            "full_name":"Yen-Huei Chen",
            "author_order":8
          },
          {
            "affiliation":"TSMC, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37533875200",
            "id":37533875200,
            "full_name":"Hung-Jen Liao",
            "author_order":9
          },
          {
            "affiliation":"TSMC, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37716411500",
            "id":37716411500,
            "full_name":"Jonathan Chang",
            "author_order":10
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Continued transistor scaling increases random Vt variation, and wire routing resistance and capacitance; it degrades SRAM performance and results in SRAM design difficulties. Although dual-port (DP) SRAM is useful, because it can offer simultaneous read and write operations with two asynchronous clocks, circuit design is more complex than for a single-port (SP) SRAM when considering worst-case operation. In particular, WL resistance and capacitance (RC) degradation caused by process scaling and read-disturb-write (RDW) problem in a DP-SRAM bitcell are major challenges for DP-SRAM design in advanced technology nodes.",
      "article_number":"8662415",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662415",
      "html_url":"https://ieeexplore.ieee.org/document/8662415/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662415/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"390",
      "end_page":"392",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Random access memory",
            "Optimization",
            "Semiconductor device measurement",
            "Crosstalk",
            "Market research",
            "FinFETs"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662416",
      "cat_title":"Noise-Shaped & VCO-Based ADCs",
      "cat_num": 20,
      "title":"20.6 An 80MHz-BW 31.9fJ/conv-step Filtering ΔΣ ADC with a Built-In DAC-Segmentation/ELD-Compensation 6b 960MS/s SAR-Quantizer in 28nm LP for 802.11ax Applications",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":131,
      "authors":{
        "authors":[
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085802707",
            "id":37085802707,
            "full_name":"Chi-Yun Wang",
            "author_order":1
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37402644000",
            "id":37402644000,
            "full_name":"Jen-Huan Tsai",
            "author_order":2
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38067468400",
            "id":38067468400,
            "full_name":"Sheng-Yuan Su",
            "author_order":3
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37653903700",
            "id":37653903700,
            "full_name":"Jen-Che Tsai",
            "author_order":4
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37068902400",
            "id":37068902400,
            "full_name":"Jhy-Rong Chen",
            "author_order":5
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085804539",
            "id":37085804539,
            "full_name":"Chih-Hong Lou",
            "author_order":6
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The demand for modern portable smart devices is growing at an unprecedented rate, which speeds up the development of the next-generation wireless-LAN (WLAN) standard. To improve spectrum efficiency and serve more users in crowded areas while increasing maximum throughput, 802.11ax supports 1024QAM modulation under MCS11 with OFDMA technology over 160MHz RF signal bandwidth (BW160). Taking channel fading margin into account, 1024QAM requires a receiver (RX) EVM better than -40dB when supporting multi-user MIMO. To satisfy the stringent RX EVM requirement, the intrinsic dynamic range (DR) of the RX analog baseband over such a wide in-band bandwidth (BW) of 80MHz must exceed 65dB to guarantee that the noise contribution is low enough, with sufficient headroom for the large peak-to-average-power-ratio of the OFDM-based 1024QAM signal. Moreover, the potential co-existence of the LTE-U TX application in the License Assisted Access band with 5G WLAN imposes extremely strict anti-aliasing requirements on the RX analog baseband. Hence, compared with discrete-time-based ADCs, which inevitably need the aid of intensive analog filtering, the continuous-time (CT) ΔΣ modulator (DSM) is a favorable RX ADC candidate due to its inherent anti-aliasing ability. The CTDSMs [1,2] achieve high DR over wide bandwidth by clocking at multi-gigahertz sampling rates to maintain a moderate oversampling ratio (OSR) with sufficient noise-shaping ability. The overhead is tens of milliwatts (mW) of power consumption per ADC, which may account for a significant portion to the total RX power and is not efficient enough for portable devices. This work presents a power-efficient 802.11ax RX analog baseband realized by a single filtering ΔΣ ADC [3] that uses a 6b 960MS/s SAR-quantizer combined with both low-latency DAC-segmentation (LLDS) functionality and excess-loop delay compensation (ELDC) [4]. While the prototype operates under an extremely low OSR of 6×, it achieves SNDR/DR of 64.9dB/68dB over an 80MHz BW with a total power consumption of 7.33mW in 28nm low-power (LP) CMOS. Meanwhile, an additionally embedded 12dB PGA gain range and a peaking-free signal transfer function (STF) make this work even more attractive for RX analog baseband applications.",
      "article_number":"8662416",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662416",
      "html_url":"https://ieeexplore.ieee.org/document/8662416/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662416/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"338",
      "end_page":"340",
      "citing_paper_count":1,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Baseband",
            "Modulation",
            "Power demand",
            "Prototypes",
            "Wireless LAN",
            "Bandwidth",
            "Delays"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662417",
      "cat_title":"4G/5G Transceivers",
      "cat_num": 21,
      "title":"21.5 A 5G Sub-6GHz Zero-IF and mm-Wave IF Transceiver with MIMO and Carrier Aggregation",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":132,
      "authors":{
        "authors":[
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37706182000",
            "id":37706182000,
            "full_name":"Benjamin Jann",
            "author_order":1
          },
          {
            "affiliation":"Intel, Chandler, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085853213",
            "id":37085853213,
            "full_name":"Greg Chance",
            "author_order":2
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701981",
            "id":37086701981,
            "full_name":"Ankur Guha Roy",
            "author_order":3
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088729018",
            "id":37088729018,
            "full_name":"Aishwarya Balakrishnan",
            "author_order":4
          },
          {
            "affiliation":"Intel, Chandler, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37541121200",
            "id":37541121200,
            "full_name":"Niranjan Karandikar",
            "author_order":5
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37290038800",
            "id":37290038800,
            "full_name":"Thomas Brown",
            "author_order":6
          },
          {
            "affiliation":"Intel, Chandler, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088730773",
            "id":37088730773,
            "full_name":"Xi Li",
            "author_order":7
          },
          {
            "affiliation":"Intel, Chandler, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088732336",
            "id":37088732336,
            "full_name":"Brandon Davis",
            "author_order":8
          },
          {
            "affiliation":"Intel, Villach, Austria",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085663896",
            "id":37085663896,
            "full_name":"Jose Luis Ceballos",
            "author_order":9
          },
          {
            "affiliation":"Intel, Chandler, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37355513600",
            "id":37355513600,
            "full_name":"Nebil Tanzi",
            "author_order":10
          },
          {
            "affiliation":"Intel, Chandler, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37973226800",
            "id":37973226800,
            "full_name":"Kurt Hausmann",
            "author_order":11
          },
          {
            "affiliation":"Intel, Chandler, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088746688",
            "id":37088746688,
            "full_name":"Hyun Yoon",
            "author_order":12
          },
          {
            "affiliation":"Intel, Chandler, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088747286",
            "id":37088747286,
            "full_name":"Yen-ling Huang",
            "author_order":13
          },
          {
            "affiliation":"Intel, Santa Clara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088742774",
            "id":37088742774,
            "full_name":"Amit Freiman",
            "author_order":14
          },
          {
            "affiliation":"Intel, Chandler, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088733003",
            "id":37088733003,
            "full_name":"Bruce Geren",
            "author_order":15
          },
          {
            "affiliation":"Intel, Chandler, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37072447000",
            "id":37072447000,
            "full_name":"Peter Pawliuk",
            "author_order":16
          },
          {
            "affiliation":"Intel, Chandler, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37885614700",
            "id":37885614700,
            "full_name":"Wayne Ballantyne",
            "author_order":17
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Now that 5G is transitioning from research to commercial products; fully functional systems are needed to detect issues with practical applications and real-life implementations. They are also needed to fine-tune the development of 3GPP standards as well as demonstrate interoperability and new-use cases in the field. 5G prototypes were demonstrated in the 2018 Winter Olympic Games in real mobile device form-factors connecting to a real network. To enable these prototypes the IC building blocks were developed including modem, transceiver and phased-array front-ends for the new sub-6GHz band, 28GHz band and 39GHz band. In this paper we will focus on the transceiver block.",
      "article_number":"8662417",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662417",
      "html_url":"https://ieeexplore.ieee.org/document/8662417/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662417/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"352",
      "end_page":"354",
      "citing_paper_count":11,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Transceivers",
            "Bandwidth",
            "Mixers",
            "5G mobile communication",
            "Radio frequency",
            "Phase locked loops",
            "Baseband"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662418",
      "cat_title":"Techniques for Low-Power & High-Performance Wireless",
      "cat_num": 28,
      "title":"28.1 A 0.42nW 434MHz -79.1dBm Wake-Up Receiver with a Time-Domain Integrator",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":133,
      "authors":{
        "authors":[
          {
            "affiliation":"Columbia University, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086039162",
            "id":37086039162,
            "full_name":"Vivek Mangal",
            "author_order":1
          },
          {
            "affiliation":"Columbia University, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37268120200",
            "id":37268120200,
            "full_name":"Peter R. Kinget",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"PicoNodes have applications in warehouse inventory, smart homes, or integrated patient monitoring and require ultra-low power consumption to eliminate battery replacement or enable batteryless systems. A small form factor is key for ubiquitous deployment. Recently, wake-up receivers [1, 2]have traded off latency for improved sensitivity for non-latency-critical applications. However, the improved sensitivity requires a high-Q front-end inductor that limits operation to below 200MHz; this stands in the way of a small antenna form factor. Higher-frequency operation makes a smaller antenna possible, but entails lower-Q inductors and higher package parasitics. A receiver with a gate-biased self-mixer [3]has demonstrated a moderate sensitivity at 550MHz with a relatively low-Q matching network, however, the self-mixer introduces extra input capacitance.",
      "article_number":"8662418",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662418",
      "html_url":"https://ieeexplore.ieee.org/document/8662418/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662418/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"438",
      "end_page":"440",
      "citing_paper_count":9,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Receivers",
            "Sensitivity",
            "Time-domain analysis",
            "Correlators",
            "Logic gates",
            "Baseband",
            "Inductors"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662419",
      "cat_title":"Machine Learning & Digital LDO Circuits",
      "cat_num": 14,
      "title":"14.2 A Compute SRAM with Bit-Serial Integer/Floating-Point Operations for Programmable In-Memory Vector Acceleration",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":134,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085537076",
            "id":37085537076,
            "full_name":"Jingcheng Wang",
            "author_order":1
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086426232",
            "id":37086426232,
            "full_name":"Xiaowei Wang",
            "author_order":2
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086047554",
            "id":37086047554,
            "full_name":"Charles Eckert",
            "author_order":3
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085763061",
            "id":37085763061,
            "full_name":"Arun Subramaniyan",
            "author_order":4
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37534767200",
            "id":37534767200,
            "full_name":"Reetuparna Das",
            "author_order":5
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276099100",
            "id":37276099100,
            "full_name":"David Blaauw",
            "author_order":6
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274874600",
            "id":37274874600,
            "full_name":"Dennis Sylvester",
            "author_order":7
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Data movement and memory bandwidth are dominant factors in the energy and performance of both general purpose CPUs and GPUs. This has led to extensive research focused on in-memory computing, which moves computation to where the data is located. With this approach, computation is often performed on the memory bit-lines in the analog domain using current summing [1]-[3], which requires expensive analog-to-digital and digital-to-analog conversions at the array boundary. In addition, such analog computation is very sensitive to PVT variations, limiting precision. More recently, full-rail (digital) binary in-memory computing was proposed to avoid this conversion overhead and improve robustness [4], [5]. However, both prior in-memory approaches suffer from the same major limitations: they accelerate only one type of algorithm and are inherently restricted to a very specific application domain due to their limited and fixed bit-width precision and non-programmable architecture. Software algorithms, on the other hand, continue to evolve rapidly, especially in novel application domains, such as neural networks, vision and graph processing, making rigid accelerators of limited use. Furthermore, most available SRAM in today's chips is located in the caches of CPUs or GPUs. These large CPU and GPU SRAM stores present an opportunity for extensive in memory computing and have, to date, remained largely untapped.",
      "article_number":"8662419",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662419",
      "html_url":"https://ieeexplore.ieee.org/document/8662419/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662419/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"224",
      "end_page":"226",
      "citing_paper_count":41,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Random access memory",
            "Latches",
            "Frequency measurement",
            "Machine learning",
            "Acceleration",
            "Arrays"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662420",
      "cat_title":"Power for 5G, Wireless Power, and GaN Converters",
      "cat_num":"15",
      "title":"15.2 A 90ns/V Fast-Transition Symbol-Power-Tracking Buck Converter for 5G mm-Wave Phased-Array Transceiver",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":135,
      "authors":{
        "authors":[
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37294619700",
            "id":37294619700,
            "full_name":"Ji-Seon Paek",
            "author_order":1
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085445128",
            "id":37085445128,
            "full_name":"Takahiro Nomiyama",
            "author_order":2
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085879740",
            "id":37085879740,
            "full_name":"Jaeyeol Han",
            "author_order":3
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087702925",
            "id":37087702925,
            "full_name":"Ik-Hwan Kim",
            "author_order":4
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37635515900",
            "id":37635515900,
            "full_name":"Yumi Lee",
            "author_order":5
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37068059400",
            "id":37068059400,
            "full_name":"Dongsu Kim",
            "author_order":6
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088737778",
            "id":37088737778,
            "full_name":"Euiyoung Park",
            "author_order":7
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37966148100",
            "id":37966148100,
            "full_name":"Sungjun Lee",
            "author_order":8
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085575701",
            "id":37085575701,
            "full_name":"Jongwoo Lee",
            "author_order":9
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085579195",
            "id":37085579195,
            "full_name":"Thomas Byunghak Cho",
            "author_order":10
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38238522400",
            "id":38238522400,
            "full_name":"Inyup Kang",
            "author_order":11
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The 5G-New-Radio (NR) standard in millimeter wave (mm-wave) bands requires a low-cost antenna module consisting of a phased-array transceiver with beamforming [1], an antenna array, and a power management IC (PMIC). Since a typical on-chip mm-wave CMOS power-amplifier (PA) arrays have poor power efficiency due to the lossy substrate and the low maximum available-gain frequency of CMOS processes, they cause serious thermal issues due to the high power density and reduce battery life in a mobile handset. Recently, supply-modulation (SM) techniques, such as an envelope tracking (ET) and an average-power tracking (APT) instead of a direct battery-connected supply, have been introduced to enhance PA efficiency [2]. However, these techniques have few challenges, such as limited ET tracking bandwidth and APT transition time, to support new requirements of the 5G NR standard. In order to manage the power effectively of a phased-array module, a special SM technique named symbol-power tracking (SPT) is proposed for the power management in this work. The SPT controls the supply voltage of mm-wave PA arrays every few micro-second (symbol to symbol), which is much faster than that of APT, which adjusts the output voltage every one millisecond (sub-frame to sub-frame).",
      "article_number":"8662420",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662420",
      "html_url":"https://ieeexplore.ieee.org/document/8662420/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662420/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"240",
      "end_page":"242",
      "citing_paper_count":2,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Capacitors",
            "Buck converters",
            "5G mobile communication",
            "Transceivers",
            "Modulation",
            "Voltage control",
            "Feedback loop"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662421",
      "cat_title":"Advanced Wireline Techniques",
      "cat_num": 30,
      "title":"30.5 A 1.41pJ/b 56Gb/s PAM-4 Wireline Receiver Employing Enhanced Pattern Utilization CDR and Genetic Adaptation Algorithms in 7nm CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":136,
      "authors":{
        "authors":[
          {
            "affiliation":"Huawei Technologies, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37270855700",
            "id":37270855700,
            "full_name":"Shayan Shahramian",
            "author_order":1
          },
          {
            "affiliation":"Huawei Technologies, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37713048000",
            "id":37713048000,
            "full_name":"Behzad Dehlaghi",
            "author_order":2
          },
          {
            "affiliation":"Huawei Technologies, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37539536300",
            "id":37539536300,
            "full_name":"Joshua Liang",
            "author_order":3
          },
          {
            "affiliation":"Huawei Technologies, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37830811400",
            "id":37830811400,
            "full_name":"Ryan Bespalko",
            "author_order":4
          },
          {
            "affiliation":"Huawei Technologies, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37273445200",
            "id":37273445200,
            "full_name":"Dustin Dunwell",
            "author_order":5
          },
          {
            "affiliation":"Huawei Technologies, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701968",
            "id":37086701968,
            "full_name":"James Bailey",
            "author_order":6
          },
          {
            "affiliation":"Huawei Technologies, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089060957",
            "id":37089060957,
            "full_name":"Bo Wang",
            "author_order":7
          },
          {
            "affiliation":"Huawei Technologies, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37070227700",
            "id":37070227700,
            "full_name":"Alireza Sharif-Bakhtiar",
            "author_order":8
          },
          {
            "affiliation":"Huawei Technologies, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37871444500",
            "id":37871444500,
            "full_name":"Michael O'Farrell",
            "author_order":9
          },
          {
            "affiliation":"Huawei Technologies, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088826722",
            "id":37088826722,
            "full_name":"Kerry Tang",
            "author_order":10
          },
          {
            "affiliation":"University of Toronto, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37296785400",
            "id":37296785400,
            "full_name":"Anthony Chan Carusone",
            "author_order":11
          },
          {
            "affiliation":"Huawei Technologies, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37327188800",
            "id":37327188800,
            "full_name":"David Cassan",
            "author_order":12
          },
          {
            "affiliation":"Huawei Technologies, Ottawa, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37355277600",
            "id":37355277600,
            "full_name":"Davide Tonietto",
            "author_order":13
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Analog mixed-signal (AMS) receivers for 50+Gb/s PAM-4 offer lower power than ADC-DSP receivers [1]-[3]. Those using DFEs [2]-[3] suffer from relatively high power consumption due to the large number of latches needed in PAM-4 speculative DFEs. Better power efficiency can be achieved using only a CTLE [1]. However, analog front-ends (AFEs) are sensitive to variations in process, supply voltage and temperature. To combat this while accommodating links with loss exceeding 20dB, an AFE with extensive programmability is combined with an efficient genetic adaptation algorithm to select a setting that minimizes BER thus equalizing a 22dB-loss channel. The lack of a DFE, combined with a novel PAM-4 clock recovery scheme greatly reduces the number of latches required compared to previous works, resulting in 1.41pJ/bit power consumption in 7nm CMOS technology.",
      "article_number":"8662421",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662421",
      "html_url":"https://ieeexplore.ieee.org/document/8662421/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662421/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"482",
      "end_page":"484",
      "citing_paper_count":9,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Receivers",
            "Latches",
            "Clocks",
            "Semiconductor device measurement",
            "Jitter",
            "Genetics",
            "Image edge detection"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662422",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"The Visuals Supplement and The Saratoga Group – Three Decades of History",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":137,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Presents the introductory welcome message from the conference proceedings. May include the conference officers' congratulations to all involved with the conference event and publication of the proceedings record.",
      "article_number":"8662422",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662422",
      "html_url":"https://ieeexplore.ieee.org/document/8662422/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662422/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"5",
      "end_page":"7",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662423",
      "cat_title":"Frequency Synthesizers",
      "cat_num":"16",
      "title":"ISSCC 2019 Session 16 Overview: Frequency Synthesizers",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":138,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662423",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662423",
      "html_url":"https://ieeexplore.ieee.org/document/8662423/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"254",
      "end_page":"255",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662424",
      "cat_title":"Power Amplifiers",
      "cat_num": 4,
      "title":"4.5 A 13.5dBm Fully Integrated 200-to-255GHz Power Amplifier with a 4-Way Power Combiner in SiGe:C BiCMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":139,
      "authors":{
        "authors":[
          {
            "affiliation":"IHP, Frankfurt (Oder), Germany",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085761754",
            "id":37085761754,
            "full_name":"Mohamed Hussein Eissa",
            "author_order":1
          },
          {
            "affiliation":"IHP, Frankfurt (Oder), Germany",
            "authorUrl":"https://ieeexplore.ieee.org/author/37400279800",
            "id":37400279800,
            "full_name":"Dietmar Kissinger",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"In order to efficiently utilize the frequency band above 200GHz for radar and communication applications, enough transmitted output power is essential to overcome the elevated path loss. For silicon-based technologies, the available output power at this frequency range is limited. The enlarging of the transistor size and so the corresponding power handling leads to a reduced output impedance. This causes the impedance transformation ratio to increase allowing only for narrow-band designs. Power combining of multiple single power amplifiers (PAs) is a common approach to achieve high output power alleviating the need to enlarge the devices size [1]. In this paper, we present a fully integrated PA that combines the power of 4 differential PA units using a 4-way zero-degree combiner and a 4-way active splitter to feed the 4 PA units.",
      "article_number":"8662424",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662424",
      "html_url":"https://ieeexplore.ieee.org/document/8662424/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662424/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"82",
      "end_page":"84",
      "citing_paper_count":13,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Power generation",
            "Frequency measurement",
            "Impedance",
            "Power measurement",
            "Power combiners",
            "Circuit stability",
            "Stability analysis"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662425",
      "cat_title":"4G/5G Transceivers",
      "cat_num": 21,
      "title":"21.2 A 27-to-41GHz MIMO Receiver with N-Input-N-Output Using Scalable Cascadable Autonomous Array-Based High-Order Spatial Filters for Instinctual Full-FoV Multi-Blocker/Signal Management",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":140,
      "authors":{
        "authors":[
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086822678",
            "id":37086822678,
            "full_name":"Min-Yu Huang",
            "author_order":1
          },
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37538488700",
            "id":37538488700,
            "full_name":"Hua Wang",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Rapidly growing deployment of mm-wave links in commercial (e.g., 5G/automotive) and defense (e.g., fast-moving drones) applications often exposes the transceiver (TX/RX) front-ends in complex EM environments with multiple fast-changing yet unknown blockers (Angle-of-Arrival AoA/frequency/modulation). To preserve full field-of-view (FoV) and multi-beam/MIMO operations, digital arrays often skip FoV-limited front-end beamforming and rely on digital backends for spatial filtering [1]. However, the RXs and ADCs need high dynamic range (DR) to handle all the aperture information and avoid array saturation by strong signals/blockers that may hinder digital beamforming [2]. Therefore, to aid digital arrays and reduce RX/ADC DR, there is a critical need for agile spectral-spatial front-end filtering for instinctual blocker suppression and “power-equalizing” of desired signals.",
      "article_number":"8662425",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662425",
      "html_url":"https://ieeexplore.ieee.org/document/8662425/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662425/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"346",
      "end_page":"348",
      "citing_paper_count":19,
      "citing_patent_count":1,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Array signal processing",
            "MIMO communication",
            "Wideband",
            "Phased arrays",
            "Receivers",
            "Mixers",
            "Feedforward systems"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662426",
      "cat_title":"Processors",
      "cat_num": 2,
      "title":"2.1 Summit and Sierra: Designing AI/HPC Supercomputers",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":141,
      "authors":{
        "authors":[
          {
            "affiliation":"IBM Research, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37352669100",
            "id":37352669100,
            "full_name":"James A. Kahle",
            "author_order":1
          },
          {
            "affiliation":"IBM Research, Yorktown Heights, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699987",
            "id":37086699987,
            "full_name":"Jaime Moreno",
            "author_order":2
          },
          {
            "affiliation":"IBM Systems and Technology, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37332025000",
            "id":37332025000,
            "full_name":"Dan Dreps",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The Summit and Sierra Supercomputer Systems, deployed in 2018 at the Department of Energy (DOE) National Laboratories, Oak Ridge (ORNL) and Lawrence Livermore (LLNL), provide a significant increase in computing capability relative to the predecessors, and represent a major step in the path to Exascale computing. Arising from the DOE CORAL program (https://asc.llnl.gov/CORAL/), Summit and Sierra were listed as #1 and #2, respectively, in the November 2018 version of the Top500 list (https://www.top500.org/lists/2018/11/).",
      "article_number":"8662426",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662426",
      "html_url":"https://ieeexplore.ieee.org/document/8662426/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662426/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"42",
      "end_page":"43",
      "citing_paper_count":9,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Supercomputers",
            "Benchmark testing",
            "Bandwidth",
            "Clocks",
            "Graphics processing units",
            "Data centers"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662427",
      "cat_title":"Quantum & Photonics Technologies",
      "cat_num": 29,
      "title":"29.7 A 500Mb/s -46.1dBm CMOS SPAD Receiver for Laser Diode Visible-Light Communications",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":142,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Edinburgh, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085864426",
            "id":37085864426,
            "full_name":"John Kosman",
            "author_order":1
          },
          {
            "affiliation":"University of Edinburgh, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37888290000",
            "id":37888290000,
            "full_name":"Oscar Almer",
            "author_order":2
          },
          {
            "affiliation":"University of Edinburgh, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085658432",
            "id":37085658432,
            "full_name":"Tarek Al Abbas",
            "author_order":3
          },
          {
            "affiliation":"STMicroelectronics, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085348973",
            "id":37085348973,
            "full_name":"Neale Dutton",
            "author_order":4
          },
          {
            "affiliation":"Photon Force, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37577235100",
            "id":37577235100,
            "full_name":"Richard Walker",
            "author_order":5
          },
          {
            "affiliation":"University of Edinburgh, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37644648400",
            "id":37644648400,
            "full_name":"Stefan Videv",
            "author_order":6
          },
          {
            "affiliation":"STMicroelectronics, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700953",
            "id":37086700953,
            "full_name":"Kevin Moore",
            "author_order":7
          },
          {
            "affiliation":"University of Edinburgh, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37269894900",
            "id":37269894900,
            "full_name":"Harald Haas",
            "author_order":8
          },
          {
            "affiliation":"University of Edinburgh, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37294086900",
            "id":37294086900,
            "full_name":"Robert Henderson",
            "author_order":9
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"III-nitride laser diodes (LDs) are promising sources for light fidelity (LiFi) networks, underwater wireless optical communications (UWOC), and plastic optical fiber (POF) communications [1] due to their high modulation bandwidths (>5GHz) compared to LEDs (<;20MHz). Their narrow linewidths also enable robust free-space Gb/s LiFi links in the presence of high intensities of sunlight through selective spectral filtering. Fully integrated CMOS visible light communications (VLC) receivers have recently been developed to enable miniaturised and low cost Gb/s LD-based links [2]. Sensitivity of these devices is constrained by electrical noise sources such as thermal, shot or excess noise related to the employment of PIN photodiodes (PDs) or linear avalanche photodiodes (APDs) and their amplification circuits. The extremely high gain of SPADs operating in Geiger mode allows quantum sensitivity limits to be approached [3, 4]. A SPAD receiver (RX) for fiber optic applications achieved 200Mb/s at 6.5×10-3 BER within 24dB of the quantum limit [3]. In this paper, we demonstrate a fully integrated CMOS SPAD RX SoC extending this data rate by 2.5× to 500Mb/s, whilst improving sensitivity to -46.1dBm, reducing the margin to the quantum limit to only 15dB. Our RX architecture permits massively parallel (4096) photon event summation to be achieved at a high fill-factor (43%) and sample rate (800MHz). Detector redundancy obviates the requirement on current RX implementations that the SPAD dead time be matched to the symbol period to achieve the maximum data rate [3, 4, 5]. Another advantage is that complex modulation schemes such as OFDM or PAM can be applied for high spectral efficiency and multipath interference mitigation. We demonstrate the RX in a practical, background insensitive VLC link at 1m in 1klx ambient conditions using a 450nm LD. The higher power consumption and dead time pile-up nonlinearity of the SPADs at high signal levels, leads us to conclude that the practical use of this device to be in assistance (rather than replacement) of existing APD or PIN RXs for LiFi, UWOC and POF applications towards extended link range or maintaining a low rate link in highly scattering environments.",
      "article_number":"8662427",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662427",
      "html_url":"https://ieeexplore.ieee.org/document/8662427/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662427/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"468",
      "end_page":"470",
      "citing_paper_count":12,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Photonics",
            "Optical receivers",
            "Avalanche photodiodes",
            "Optical sensors",
            "Optical fibers"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662428",
      "cat_title":"Ultra-High-Speed Wireline",
      "cat_num": 6,
      "title":"6.3 A Sub-250mW 1-to-56Gb/s Continuous-Range PAM-4 42.5dB IL ADC/DAC-Based Transceiver in 7nm FinFET",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":143,
      "authors":{
        "authors":[
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37871284800",
            "id":37871284800,
            "full_name":"Matteo Pisati",
            "author_order":1
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088742984",
            "id":37088742984,
            "full_name":"Fernando De Bernardinis",
            "author_order":2
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700557",
            "id":37086700557,
            "full_name":"Paolo Pascale",
            "author_order":3
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37887709400",
            "id":37887709400,
            "full_name":"Claudio Nani",
            "author_order":4
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37692568100",
            "id":37692568100,
            "full_name":"Marco Sosio",
            "author_order":5
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37296081300",
            "id":37296081300,
            "full_name":"Enrico Pozzati",
            "author_order":6
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276835300",
            "id":37276835300,
            "full_name":"Nicola Ghittori",
            "author_order":7
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088741727",
            "id":37088741727,
            "full_name":"Federico Magni",
            "author_order":8
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085427473",
            "id":37085427473,
            "full_name":"Marco Garampazzi",
            "author_order":9
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37425866500",
            "id":37425866500,
            "full_name":"Giacomino Bollati",
            "author_order":10
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/38242593000",
            "id":38242593000,
            "full_name":"Antonio Milani",
            "author_order":11
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/38232598500",
            "id":38232598500,
            "full_name":"Alberto Minuti",
            "author_order":12
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699643",
            "id":37086699643,
            "full_name":"Fabio Giunco",
            "author_order":13
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37281780600",
            "id":37281780600,
            "full_name":"Paola Uggetti",
            "author_order":14
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/38580793400",
            "id":38580793400,
            "full_name":"Ivan Fabiano",
            "author_order":15
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/38580511900",
            "id":38580511900,
            "full_name":"Nicola Codega",
            "author_order":16
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37972836700",
            "id":37972836700,
            "full_name":"Alessandro Bosi",
            "author_order":17
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/38234339200",
            "id":38234339200,
            "full_name":"Nicola Carta",
            "author_order":18
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088738440",
            "id":37088738440,
            "full_name":"Demetrio Pellicone",
            "author_order":19
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086683774",
            "id":37086683774,
            "full_name":"Giorgio Spelgatti",
            "author_order":20
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37393968000",
            "id":37393968000,
            "full_name":"Massimo Cutrupi",
            "author_order":21
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089140325",
            "id":37089140325,
            "full_name":"Andrea Rossini",
            "author_order":22
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085494186",
            "id":37085494186,
            "full_name":"Roberto Massolini",
            "author_order":23
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37378191300",
            "id":37378191300,
            "full_name":"Giovanni Cesura",
            "author_order":24
          },
          {
            "affiliation":"eSilicon Italy, Pavia, Italy",
            "authorUrl":"https://ieeexplore.ieee.org/author/37282774400",
            "id":37282774400,
            "full_name":"Ivan Bietti",
            "author_order":25
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The enormous availability of data on the internet and the increased computational power available in the cloud require a constant increase in the bandwidth needed to transport data across the network. In order to mitigate the cost of infrastructure, the industry has proposed standards for 56Gb/s PAM-4 interfaces that can support legacy channels in conjunction with forward error correction (FEC) techniques. The reduced signal to noise ratio (SNR) available with PAM-4 modulation vs. NRZ requires sophisticated signal processing, making DSP-based solutions very attractive in terms of performance but, so far, at the expense of extra power vs. classical analog solutions. This paper demonstrates that this trade-off can be broken and presents a compact ADC/DAC DSP-based long-reach transceiver in 7nm FinFET technology that operates seamlessly from 3.5-to60Gb/s in PAM-4 (from 1-to-30Gb/s in NRZ mode) and consumes less than 250mW at 56Gb/s. The presented IP extends the deployment of DSP-based transceivers from repeater/re-timer applications to big ASICs with a very large number of ports.",
      "article_number":"8662428",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662428",
      "html_url":"https://ieeexplore.ieee.org/document/8662428/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662428/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"116",
      "end_page":"118",
      "citing_paper_count":12,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Clocks",
            "Transceivers",
            "Bandwidth",
            "Decision feedback equalizers",
            "FinFETs",
            "Receivers",
            "Power demand"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662429",
      "cat_title":"Advanced Wireline Techniques",
      "cat_num": 30,
      "title":"30.3 A 25.6Gb/s Uplink-Downlink Interface Employing PAM-4-Based 4-Channel Multiplexing and Cascaded CDR Circuits in Ring Topology for High-Bandwidth and Large-Capacity Storage Systems",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":144,
      "authors":{
        "authors":[
          {
            "affiliation":"Toshiba Memory, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086489466",
            "id":37086489466,
            "full_name":"Takashi Toi",
            "author_order":1
          },
          {
            "affiliation":"Toshiba Memory, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37596197300",
            "id":37596197300,
            "full_name":"Junji Wadatsumi",
            "author_order":2
          },
          {
            "affiliation":"Toshiba Memory, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37279510100",
            "id":37279510100,
            "full_name":"Hiroyuki Kobayashi",
            "author_order":3
          },
          {
            "affiliation":"Toshiba Memory, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087662960",
            "id":37087662960,
            "full_name":"Yutaka Shimizu",
            "author_order":4
          },
          {
            "affiliation":"Toshiba Memory, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086489237",
            "id":37086489237,
            "full_name":"Yuji Satoh",
            "author_order":5
          },
          {
            "affiliation":"Toshiba Memory, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086489150",
            "id":37086489150,
            "full_name":"Makoto Morimoto",
            "author_order":6
          },
          {
            "affiliation":"Toshiba Memory, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37285327900",
            "id":37285327900,
            "full_name":"Rui Ito",
            "author_order":7
          },
          {
            "affiliation":"Toshiba Memory, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37275499000",
            "id":37275499000,
            "full_name":"Mitsuyuki Ashida",
            "author_order":8
          },
          {
            "affiliation":"Toshiba Memory, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38241198700",
            "id":38241198700,
            "full_name":"Yuta Tsubouchi",
            "author_order":9
          },
          {
            "affiliation":"Toshiba Memory, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37061002500",
            "id":37061002500,
            "full_name":"Mai Nozawa",
            "author_order":10
          },
          {
            "affiliation":"Toshiba Memory, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37831120000",
            "id":37831120000,
            "full_name":"Go Urakawa",
            "author_order":11
          },
          {
            "affiliation":"Toshiba Memory, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38127125600",
            "id":38127125600,
            "full_name":"Jun Deguchi",
            "author_order":12
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"High-bandwidth (BW) and large-capacity storage systems with NAND Flash memory (hereinafter referred to as “NAND”) have been increasingly required for big data applications, such as the field of advanced biomedical science [1]. However, a conventional NAND interface (I/F), e.g., Toggle DDR, with multi-drop bus topology has a tradeoff between BW and capacity due to the large load capacitance of NAND packages (PKGs). Although increasing the number of parallelized lanes of Toggle DDR improves both BW and capacity, it costs a large number of pins/wires on a controller/PCB. In order to overcome these problems, a daisy-chained serial I/F has been proposed [2]. In the I/F, bridge chips mask large load capacitance of NAND PKGs seen from a controller's transmitter (TX) so that a 12.8Gb/s downlink is realized. However, the multi-band multiplexing technique employed in [2] has a drawback in the difficulty in implementing an uplink because severe timing control is required for cumulatively multiplexing multiple bands (i.e., channels) in each bridge chip. In order to realize both a downlink and an uplink with lower power consumption, this paper presents a newly developed serial I/F with three key techniques: (1) PAM-4-based 4-channel (4-ch) multiplexing, (2) cascaded CDR circuits in (3) ring topology. The fabricated transceiver (TRX) for the proposed I/F achieves 3.69pJ/b with a BER lower than 10-15 at 25.Gb/s with PRBS31 through 1.84dB of channel loss at 6.4GHz. The proposed I/F can achieve a state-of-the-art FoM (defined as “# of packages × Data Rate / power consumption”) of 1.80PKG.Gb/s/mW.",
      "article_number":"8662429",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662429",
      "html_url":"https://ieeexplore.ieee.org/document/8662429/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662429/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"478",
      "end_page":"480",
      "citing_paper_count":5,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Bridge circuits",
            "Clocks",
            "Multiplexing",
            "Jitter",
            "Topology",
            "Power demand",
            "Phase locked loops"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662430",
      "cat_title":"Power Amplifiers",
      "cat_num": 4,
      "title":"4.3 A Multiphase Interpolating Digital Power Amplifier for TX Beamforming in 65nm CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":145,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Utah, Salt Lake City, UT",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085990734",
            "id":37085990734,
            "full_name":"Zhidong Bai",
            "author_order":1
          },
          {
            "affiliation":"University of Utah, Salt Lake City, UT",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085441562",
            "id":37085441562,
            "full_name":"Wen Yuan",
            "author_order":2
          },
          {
            "affiliation":"University of Utah, Salt Lake City, UT",
            "authorUrl":"https://ieeexplore.ieee.org/author/38557466800",
            "id":38557466800,
            "full_name":"Ali Azam",
            "author_order":3
          },
          {
            "affiliation":"University of Utah, Salt Lake City, UT",
            "authorUrl":"https://ieeexplore.ieee.org/author/37543724200",
            "id":37543724200,
            "full_name":"Jeffrey Sean Walling",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Future 5G communications will heavily leverage beamforming and MIMO techniques, owing to the improvement in data transmission capacity. In a transmit (TX) beamformer, the phase and amplitude of an array of TXs can be arbitrarily adjusted to spatially steer a transmitted beam toward a user or multiple users. The amplitude and direction of the beam is adjusted by controlling the gain and phase of each TX in the array. Gain is typically adjusted with a variable-gain amplifier in the driver chain. In recent beamforming TXs, four primary means to control the output beam angle have been leveraged. Passive RF phase shifting is bulky and lossy, owing to high losses in the passive elements, and is difficult to design to provide phase control through 360°. LO phase shifting often uses a single passive phase shifter or a multiphase ring oscillator, but these devices typically provide lower phase resolution. Digitally controlled delay lines provide a wider bandwidth response but suffer from reduced phase resolution as frequency is increased and can consume high power [1]. Digital phase-shifting techniques have recently shown promise in polar systems [2, 3], but the quadrature modulators, typically used for phase shifting, incur high loss if placed directly at the output stage.",
      "article_number":"8662430",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662430",
      "html_url":"https://ieeexplore.ieee.org/document/8662430/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662430/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"78",
      "end_page":"80",
      "citing_paper_count":2,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Clocks",
            "Power generation",
            "Array signal processing",
            "Phase modulation",
            "Transmitters",
            "Phased arrays",
            "Frequency modulation"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662431",
      "cat_title":"Emerging Technologies",
      "cat_num": 12,
      "title":"12.1 An FPGA-Accelerated Fully Nonvolatile Microcontroller Unit for Sensor-Node Applications in 40nm CMOS/MTJ-Hybrid Technology Achieving 47.14μW Operation at 200MHz",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":146,
      "authors":{
        "authors":[
          {
            "affiliation":"Tohoku University, Miyagi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37312353800",
            "id":37312353800,
            "full_name":"Masanori Natsui",
            "author_order":1
          },
          {
            "affiliation":"Tohoku University, Miyagi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37313956200",
            "id":37313956200,
            "full_name":"Daisuke Suzuki",
            "author_order":2
          },
          {
            "affiliation":"Tohoku University, Miyagi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085384989",
            "id":37085384989,
            "full_name":"Akira Tamakoshi",
            "author_order":3
          },
          {
            "affiliation":"Tohoku University, Miyagi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085541949",
            "id":37085541949,
            "full_name":"Toshinari Watanabe",
            "author_order":4
          },
          {
            "affiliation":"Tohoku University, Miyagi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37300124200",
            "id":37300124200,
            "full_name":"Hiroaki Honjo",
            "author_order":5
          },
          {
            "affiliation":"Tohoku University, Miyagi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38018619800",
            "id":38018619800,
            "full_name":"Hiroki Koike",
            "author_order":6
          },
          {
            "affiliation":"Tohoku University, Miyagi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085542249",
            "id":37085542249,
            "full_name":"Takashi Nasuno",
            "author_order":7
          },
          {
            "affiliation":"Tohoku University, Miyagi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38237151600",
            "id":38237151600,
            "full_name":"Yitao Ma",
            "author_order":8
          },
          {
            "affiliation":"Tohoku University, Miyagi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37287292300",
            "id":37287292300,
            "full_name":"Takaho Tanigawa",
            "author_order":9
          },
          {
            "affiliation":"Tohoku University, Miyagi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085536953",
            "id":37085536953,
            "full_name":"Yasuo Noguchi",
            "author_order":10
          },
          {
            "affiliation":"Tohoku University, Miyagi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085535660",
            "id":37085535660,
            "full_name":"Mitsuo Yasuhira",
            "author_order":11
          },
          {
            "affiliation":"Tohoku University, Miyagi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37277539800",
            "id":37277539800,
            "full_name":"Hideo Sato",
            "author_order":12
          },
          {
            "affiliation":"Tohoku University, Miyagi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37286702900",
            "id":37286702900,
            "full_name":"Shoji Ikeda",
            "author_order":13
          },
          {
            "affiliation":"Tohoku University, Miyagi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37285306300",
            "id":37285306300,
            "full_name":"Hideo Ohno",
            "author_order":14
          },
          {
            "affiliation":"Tohoku University, Miyagi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37319060700",
            "id":37319060700,
            "full_name":"Tetsuo Endoh",
            "author_order":15
          },
          {
            "affiliation":"Tohoku University, Miyagi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37283370100",
            "id":37283370100,
            "full_name":"Takahiro Hanyu",
            "author_order":16
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Recently, the demand for low-power, high-performance microcontroller units (MCUs) for power-supply-critical sensor node applications has been increasing. In response to this demand, the use of nonvolatile memory elements for realizing MCUs for sensor node applications has been actively researched and developed. The latest nonvolatile MCUs (NV-MCUs) demonstrated 32b operation at 30MHz [1] and 8b operation at 100MHz [2]. However, this performance level is not suitable for sensor node applications that process large numbers of received signals and extract valuable information from them immediately to reduce the amount of transfer data to a data center. The use of various nonvolatile devices has also been proposed. However, these devices exhibit critical drawbacks when applied to sensor node applications, including limited endurance and low compatibility with standard CMOS. A spintronics-based nonvolatile device with unlimited endurance, a short switching time, and CMOS compatibility is a promising candidate for designing a low-power, high-performance NV-MCU.",
      "article_number":"8662431",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662431",
      "html_url":"https://ieeexplore.ieee.org/document/8662431/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662431/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"202",
      "end_page":"204",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Nonvolatile memory",
            "Power demand",
            "Magnetic tunneling",
            "Field programmable gate arrays",
            "Acceleration",
            "Microcontrollers",
            "Data transfer"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662432",
      "cat_title":"DC-DC Converters",
      "cat_num": 8,
      "title":"8.3 A 10.9W 93.4%-Efficient (27W 97%-Efficient) Flying-Inductor Hybrid DC-DC Converter Suitable for 1-Cell (2-Cell) Battery Charging Applications",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":147,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Colorado, Boulder, CO",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702162",
            "id":37086702162,
            "full_name":"Casey Hardy",
            "author_order":1
          },
          {
            "affiliation":"University of Colorado, Boulder, CO",
            "authorUrl":"https://ieeexplore.ieee.org/author/37538025600",
            "id":37538025600,
            "full_name":"Hanh-Phuc Le",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The annual increase in performance and feature density of mobile products has driven the need for batteries with higher capacity and thus higher power-delivery solutions to maintain sensible charging times. The USB-C power-delivery specification was developed to meet these higher demands by enabling the input supply VBUS voltage at a higher setting, e.g., 9V, to allow higher power delivery, up to 100W, while minimizing current levels and associated IR drops across the USB-C cable. To bridge the increased gap from this input voltage to charge one-and two-cell battery products, a power-and space-efficient DC-DC converter is desirable.",
      "article_number":"8662432",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662432",
      "html_url":"https://ieeexplore.ieee.org/document/8662432/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662432/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"150",
      "end_page":"152",
      "citing_paper_count":14,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Inductors",
            "Universal Serial Bus",
            "Topology",
            "Switches",
            "DC-DC power converters",
            "Batteries",
            "Capacitors"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662433",
      "cat_title":"Physiological Monitoring",
      "cat_num": 22,
      "title":"22.5 A Bio-Impedance Readout IC With Digital-Assisted Baseline Cancellation for 2-Electrode Measurement",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":148,
      "authors":{
        "authors":[
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086126900",
            "id":37086126900,
            "full_name":"Hyunsoo Ha",
            "author_order":1
          },
          {
            "affiliation":"imec, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698146",
            "id":37086698146,
            "full_name":"Wim Sijbers",
            "author_order":2
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37696717600",
            "id":37696717600,
            "full_name":"Roland van Wegberg",
            "author_order":3
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/38007163700",
            "id":38007163700,
            "full_name":"Jiawei Xu",
            "author_order":4
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37078698500",
            "id":37078698500,
            "full_name":"Mario Konijnenburg",
            "author_order":5
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085694625",
            "id":37085694625,
            "full_name":"Peter Vis",
            "author_order":6
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/38075458300",
            "id":38075458300,
            "full_name":"Arjan Breeschoten",
            "author_order":7
          },
          {
            "affiliation":"imec, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086351086",
            "id":37086351086,
            "full_name":"Shuang Song",
            "author_order":8
          },
          {
            "affiliation":"imec, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37296240600",
            "id":37296240600,
            "full_name":"Chris Van Hoof",
            "author_order":9
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37572973300",
            "id":37572973300,
            "full_name":"Nick Van Helleputte",
            "author_order":10
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Recent advances in wearables allow for monitoring the health status of users without disturbing their daily lives (Fig. 22.5.1). Bio-Impedance (BIOZ) is an interesting sensing modality for impedance cardiography, respiration measurement, and body composition analysis [1-4]. However, existing solutions rely on a 4-electrode measurement, where two leads are used for the current generator (CG), and the others for the readout front-end (RFE). This eliminates the effect of the electrode-tissue impedance (ETI) and measures the actual BIOZ, which is required in body composition analysis where the absolute value is important. However, this degrades user comfort and adds to system complexity and cost. This work proposes a BIOZ readout IC supporting 2-electrode BIOZ measurement of body signals, where relative changes over time yields the desired information (heartrate, respiration, etc.), with a good accuracy as a 4-electrode setup (Fig. 22.5.1). The ASIC can even measure the heartrate at the wrist via 2 electrodes, which consumes significant less power than the Photoplethysmography.",
      "article_number":"8662433",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662433",
      "html_url":"https://ieeexplore.ieee.org/document/8662433/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662433/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"368",
      "end_page":"370",
      "citing_paper_count":6,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Integrated circuits",
            "Impedance",
            "Current measurement",
            "1/f noise",
            "Noise measurement",
            "Monitoring",
            "Electrodes"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662434",
      "cat_title":"Quantum & Photonics Technologies",
      "cat_num": 29,
      "title":"29.2 A Scalable Quantum Magnetometer in 65nm CMOS with Vector-Field Detection Capability",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":149,
      "authors":{
        "authors":[
          {
            "affiliation":"Massachusetts Institute of Technology, Cambridge, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086491269",
            "id":37086491269,
            "full_name":"Mohamed I. Ibrahim",
            "author_order":1
          },
          {
            "affiliation":"Massachusetts Institute of Technology, Cambridge, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086115305",
            "id":37086115305,
            "full_name":"Christopher Foy",
            "author_order":2
          },
          {
            "affiliation":"Massachusetts Institute of Technology, Cambridge, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37279053900",
            "id":37279053900,
            "full_name":"Dirk R. Englund",
            "author_order":3
          },
          {
            "affiliation":"Massachusetts Institute of Technology, Cambridge, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37404904800",
            "id":37404904800,
            "full_name":"Ruonan Han",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Room-temperature control and detection of the nitrogen vacancy (NV) center in diamond's spin-state has enabled magnetic sensing with high sensitivity and spatial resolution [1], [2]. However, current NV sensing apparatuses use bulky off-the-shelf components, which greatly increase the system's scale. In [3], a compact platform, which attaches nanodiamond particles to a CMOS sensor, shrinks this spin-based magnetometer to chip scale; however, the optically detected magnetic resonance (ODMR) curve it generates carries large fluctuation leading to inferior sensitivity. In this paper, we present a CMOS-NV quantum sensor with (i) a highly-scalable microwave-delivering structure and (ii) a Talbot-effect-based photonic filter with enhanced green-to-red suppression ratio. The former enables coherent driving of an increased number of NV centers, and the latter reduces the shot noise of the photo-detector caused by the input green laser. In addition, the usage of a bulk diamond also enables vector magnetometry, which allows for the tracking of magnetic objects and navigation. The prototype sensor provides a measured vector-field sensitivity of 245nT/Hz1/2.",
      "article_number":"8662434",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662434",
      "html_url":"https://ieeexplore.ieee.org/document/8662434/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662434/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"458",
      "end_page":"461",
      "citing_paper_count":3,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Magnetometers",
            "Diamond",
            "Magnetic resonance",
            "Wires",
            "Magnetic noise",
            "Magnetic resonance imaging",
            "Sensitivity"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662435",
      "cat_title":"SRAM & Computation-in-Memory",
      "cat_num": 24,
      "title":"24.4 Sandwich-RAM: An Energy-Efficient In-Memory BWN Architecture with Pulse-Width Modulation",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":150,
      "authors":{
        "authors":[
          {
            "affiliation":"Southeast University, Nanjing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086029058",
            "id":37086029058,
            "full_name":"Jun Yang",
            "author_order":1
          },
          {
            "affiliation":"Southeast University, Nanjing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702111",
            "id":37086702111,
            "full_name":"Yuyao Kong",
            "author_order":2
          },
          {
            "affiliation":"Boxing Electronics, Nanjing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086283206",
            "id":37086283206,
            "full_name":"Zhen Wang",
            "author_order":3
          },
          {
            "affiliation":"Southeast University, Nanjing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089074185",
            "id":37089074185,
            "full_name":"Yan Liu",
            "author_order":4
          },
          {
            "affiliation":"Southeast University, Nanjing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086520427",
            "id":37086520427,
            "full_name":"Bo Wang",
            "author_order":5
          },
          {
            "affiliation":"Tsinghua University, Beijing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37400289900",
            "id":37400289900,
            "full_name":"Shouyi Yin",
            "author_order":6
          },
          {
            "affiliation":"Southeast University, Nanjing, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37287512300",
            "id":37287512300,
            "full_name":"Longxin Shi",
            "author_order":7
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Convolutional neural networks (CNN) achieve state-of-the-art results in the field of visual perception, drastically changing the traditional computer-vision framework. However, the movement of massive amounts of data prevents CNN's from being integrated into low-power IoT devices. The recently proposed binary-weight network (BWN) reduces the complexity of computation and amount of memory access. A conventional digital implementation, which is composed of separate feature/weight memories and a multiply-and-accumulate (MAC) unit, requires large amounts of data to be moved [3]. To reduce power the weight memory and the computations are integrated together, into an in-memory computation architecture [1, 2, 5]. However, feature data is still stored externally, so data movement has only been partially addressed, especially for BWN. This paper blends feature and partial-weight memory with a computing circuit together, like a sandwich, that achieves significantly less data access (Fig. 24.4.1). It also uses a reconfigurable analog-computation engine, based on pulse-width modulation, that is small and flexible enough to be inserted into the memory.",
      "article_number":"8662435",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662435",
      "html_url":"https://ieeexplore.ieee.org/document/8662435/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662435/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"394",
      "end_page":"396",
      "citing_paper_count":49,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Voltage control",
            "Kernel",
            "Computer architecture",
            "Delays",
            "Random access memory",
            "Complexity theory",
            "Modulation"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662436",
      "cat_title":"Image Sensors",
      "cat_num": 5,
      "title":"5.3 A Data-Compressive 1.5b/2.75b Log-Gradient QVGA Image Sensor with Multi-Scale Readout for Always-On Object Detection",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":151,
      "authors":{
        "authors":[
          {
            "affiliation":"Stanford University, Stanford, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086372228",
            "id":37086372228,
            "full_name":"Christopher Young",
            "author_order":1
          },
          {
            "affiliation":"Stanford University, Stanford, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086372239",
            "id":37086372239,
            "full_name":"Alex Omid-Zohoor",
            "author_order":2
          },
          {
            "affiliation":"Robert Bosch, Sunnyvale, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38106129000",
            "id":38106129000,
            "full_name":"Pedram Lajevardi",
            "author_order":3
          },
          {
            "affiliation":"Stanford University, Stanford, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37300093100",
            "id":37300093100,
            "full_name":"Boris Murmann",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Histograms of Oriented Gradients (HOG) are attractive features for object detection in embedded vision applications, as they provide a good trade-off between complexity and detection accuracy. A custom 8b CMOS imager that computes these features on-chip consumes only 52pJ/pixel [1]. However, a complete system also requires a backend detection algorithm, which consumes 940pJ/pixel in an optimized implementation [2]. As shown in the system study of [3], this imbalance mostly stems from the large amount of data seen by the detector. To remedy this issue, the work of [3] studies a feature-extraction approach that aggressively log-quantizes the data, thereby eliminating unnecessary illumination-related bits from the histograms. The custom log-gradient image sensor described in this paper demonstrates this concept in CMOS. It consumes 127pJ/pixel and offers two log-gradient modes (1.5b and 2.75b) along with multi-scale readout. With several algorithmic enhancements enabled by the log gradients as described in [3], the resulting HOG feature compression ratios are 25× (1.5b) and 9.5× (2.75b) when compared to a standard 8b image (without image pyramid). Using 1.5b log gradients, [3] conservatively estimates a 3.3× reduction in backend detection energy for a deformable parts model (DPM) based detector.",
      "article_number":"8662436",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662436",
      "html_url":"https://ieeexplore.ieee.org/document/8662436/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662436/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"98",
      "end_page":"100",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Lighting",
            "Feature extraction",
            "Object detection",
            "Detectors",
            "Capacitors",
            "Image sensors",
            "Histograms"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662437",
      "cat_title":"Analog Techniques",
      "cat_num": 18,
      "title":"18.3 An Auto-Zero Stabilized Voltage Buffer with a Quiet Chopping Scheme and Constant Input Current",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":152,
      "authors":{
        "authors":[
          {
            "affiliation":"Delft University of Technology, Delft, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086346562",
            "id":37086346562,
            "full_name":"Thije Rooijers",
            "author_order":1
          },
          {
            "affiliation":"Delft University of Technology, Delft, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37268708600",
            "id":37268708600,
            "full_name":"Johan H. Huijsing",
            "author_order":2
          },
          {
            "affiliation":"Delft University of Technology, Delft, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37294792500",
            "id":37294792500,
            "full_name":"Kofi A. A. Makinwa",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The readout of high-impedance sensors and sampled voltage references [1] requires amplifiers that can achieve both low offset and low input current. Recently, it has been shown that this unique combination can be achieved by an auto-zero (AZ) stabilized buffer [2]. However, its low-frequency noise density is √5 times higher than the buffer's own white-noise voltage spectral density en. Furthermore, its input current is not constant, but varies significantly with the input voltage. To overcome the first issue, a chopped AZ stabilization loop with an optimized duty-cycle is proposed to bring the low-frequency noise density close to √2·en, the fundamental limit of an AZ stabilized amplifier. The second issue is solved by replacing the transmission-gate input switches used in [2] with NMOS switches and a constant Vgs drive. This keeps their charge injection constant over a wide input voltage range, and results in a constant input current.",
      "article_number":"8662437",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662437",
      "html_url":"https://ieeexplore.ieee.org/document/8662437/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662437/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"298",
      "end_page":"299",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Low-frequency noise",
            "Current measurement",
            "Voltage measurement",
            "MOS devices",
            "Capacitors",
            "Choppers (circuits)",
            "Switches"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662438",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"[Title page]",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":153,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Presents the title page of the proceedings record.",
      "article_number":"8662438",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662438",
      "html_url":"https://ieeexplore.ieee.org/document/8662438/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"i",
      "end_page":"i",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662439",
      "cat_title":"SRAM & Computation-in-Memory",
      "cat_num": 24,
      "title":"24.3 A Voltage and Temperature Tracking SRAM Assist Supporting 740mV Dual-Rail Offset for Low-Power and High-Performance Applications in 7nm EUV FinFET Technology",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":154,
      "authors":{
        "authors":[
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701821",
            "id":37086701821,
            "full_name":"Inhak Lee",
            "author_order":1
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38475670800",
            "id":38475670800,
            "full_name":"Hanwool Jeong",
            "author_order":2
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088734683",
            "id":37088734683,
            "full_name":"Sangyeop Baeck",
            "author_order":3
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088739654",
            "id":37088739654,
            "full_name":"Siddharth Gupta",
            "author_order":4
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086134252",
            "id":37086134252,
            "full_name":"Changnam Park",
            "author_order":5
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088746797",
            "id":37088746797,
            "full_name":"Dongwook Seo",
            "author_order":6
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088733473",
            "id":37088733473,
            "full_name":"Jaesung Choi",
            "author_order":7
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088731016",
            "id":37088731016,
            "full_name":"Jaeyoung Kim",
            "author_order":8
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37280370200",
            "id":37280370200,
            "full_name":"Hoon Kim",
            "author_order":9
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088716459",
            "id":37088716459,
            "full_name":"Jungmyung Kang",
            "author_order":10
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088728834",
            "id":37088728834,
            "full_name":"Sunyung Jang",
            "author_order":11
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088727621",
            "id":37088727621,
            "full_name":"Daeyoung Moon",
            "author_order":12
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085482279",
            "id":37085482279,
            "full_name":"Sangshin Han",
            "author_order":13
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088724294",
            "id":37088724294,
            "full_name":"Taehyung Kim",
            "author_order":14
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37556069400",
            "id":37556069400,
            "full_name":"Jaehyun Lim",
            "author_order":15
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37407408100",
            "id":37407408100,
            "full_name":"Younghwan Park",
            "author_order":16
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088727528",
            "id":37088727528,
            "full_name":"Hyejin Hwang",
            "author_order":17
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38182780800",
            "id":38182780800,
            "full_name":"Jeonseung Kang",
            "author_order":18
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38469475800",
            "id":38469475800,
            "full_name":"Jaeseung Choi",
            "author_order":19
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37065894200",
            "id":37065894200,
            "full_name":"Taejoong Song",
            "author_order":20
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Embedded SRAM is a key component that typically determines the overall processor performance. A fully customized SRAM requires a long design cycle; hence, an SRAM compiler that can provide a wide range of user-specified SRAM designs, by utilizing predefined leaf cells, is widely used. An SRAM compiler must exhibit robustness across a wide range of voltage and temperature conditions. On top of optimizing power and performance for a variety of applications, a compiler also enables dynamic voltage and frequency scaling. However, the temperature and voltage sensitivity of an SRAM bitcell limits its voltage and temperature operating range, thus significantly degrading read and write stability. Several approaches to improve SRAM stability have been proposed [1]-[6]; however, the WL under-drive (WLUD) read-assist technique is the most widely used: owing to its simple architecture, and smaller power and area overhead [12]. However, this approach reduces the WL voltage at voltage and temperature conditions that do not require WLUD; thus, degrading read speed and the write margin (WRM).",
      "article_number":"8662439",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662439",
      "html_url":"https://ieeexplore.ieee.org/document/8662439/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662439/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"392",
      "end_page":"394",
      "citing_paper_count":1,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Random access memory",
            "Temperature sensors",
            "FinFETs",
            "Temperature distribution",
            "Circuit stability",
            "Thermal stability",
            "Computer architecture"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662440",
      "cat_title":"Diagnostics",
      "cat_num": 11,
      "title":"11.4 A Fast-Readout Mismatch-Insensitive Magnetoresistive Biosensor Front-End Achieving Sub-ppm Sensitivity",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":155,
      "authors":{
        "authors":[
          {
            "affiliation":"University of California, San Diego, La Jolla CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086053304",
            "id":37086053304,
            "full_name":"Xiahan Zhou",
            "author_order":1
          },
          {
            "affiliation":"University of California, San Diego, La Jolla CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698183",
            "id":37086698183,
            "full_name":"Michael Sveiven",
            "author_order":2
          },
          {
            "affiliation":"University of California, San Diego, La Jolla CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37537629200",
            "id":37537629200,
            "full_name":"Drew A. Hall",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Magnetic biosensors have drawn significant research interest as a means to replace large optical instrumentation commonly found in centralized diagnostic laboratories. Magnetic biosensing is attractive since biological samples lack a magnetic background thus enabling high sensitivity measurements. Figure 11.4.1 shows a magnetic immunoassay where: 1) the surface of a magnetic sensor is coated with capture molecules (e.g., antibodies) specific to the biomarker (e.g., antigen) of interest, 2) the sample, detection molecules, and magnetic nanoparticles (MNPs) are added and self-assemble thus tethering the MNPs to the sensor, and 3) the sensor is read out by applying a magnetic field, HA, that magnetizes the superparamagnetic MNPs producing a stray field that perturbs the local magnetic field. The underlying magnetoresistive (MR) sensor detects this change in field as a miniscule ppm change in resistance, Rsig, that is directly proportional to the number of MNPs. Unfortunately, Rsig is superimposed on the baseline resistance, R0, resulting in a large baseline-to-signal ratio (R0/Rsig>10,000) that requires a very high dynamic range (DR>120dB) front-end for quantitative detection [1,2].",
      "article_number":"8662440",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662440",
      "html_url":"https://ieeexplore.ieee.org/document/8662440/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662440/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"196",
      "end_page":"198",
      "citing_paper_count":2,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Magnetic separation",
            "Sensitivity",
            "Biosensors",
            "Interference",
            "Immune system",
            "Electronics packaging",
            "Magnetoresistance"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662441",
      "cat_title":"Image Sensors",
      "cat_num": 5,
      "title":"5.1 A Stacked Global-Shutter CMOS Imager with SC-Type Hybrid-GS Pixel and Self-Knee Point Calibration Single Frame HDR and On-Chip Binarization Algorithm for Smart Vision Applications",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":156,
      "authors":{
        "authors":[
          {
            "affiliation":"SmartSens Technology, San Jose, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702488",
            "id":37086702488,
            "full_name":"Chen Xu",
            "author_order":1
          },
          {
            "affiliation":"SmartSens Technology, San Jose, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088725767",
            "id":37088725767,
            "full_name":"Yaowu Mo",
            "author_order":2
          },
          {
            "affiliation":"SmartSens Technology, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088745617",
            "id":37088745617,
            "full_name":"Guanjing Ren",
            "author_order":3
          },
          {
            "affiliation":"SmartSens Technology, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088722612",
            "id":37088722612,
            "full_name":"Weijian Ma",
            "author_order":4
          },
          {
            "affiliation":"SmartSens Technology, San Jose, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088731939",
            "id":37088731939,
            "full_name":"Xin Wang",
            "author_order":5
          },
          {
            "affiliation":"SmartSens Technology, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37537057500",
            "id":37537057500,
            "full_name":"Wenjie Shi",
            "author_order":6
          },
          {
            "affiliation":"SmartSens Technology, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088734677",
            "id":37088734677,
            "full_name":"Jinjian Hou",
            "author_order":7
          },
          {
            "affiliation":"SmartSens Technology, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088741246",
            "id":37088741246,
            "full_name":"Ke Shao",
            "author_order":8
          },
          {
            "affiliation":"SmartSens Technology, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088733450",
            "id":37088733450,
            "full_name":"Haojie Wang",
            "author_order":9
          },
          {
            "affiliation":"SmartSens Technology, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088722961",
            "id":37088722961,
            "full_name":"Pengge Xiao",
            "author_order":10
          },
          {
            "affiliation":"SmartSens Technology, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088734687",
            "id":37088734687,
            "full_name":"Zexu Shao",
            "author_order":11
          },
          {
            "affiliation":"SmartSens Technology, San Jose, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088736481",
            "id":37088736481,
            "full_name":"Xiao Xie",
            "author_order":12
          },
          {
            "affiliation":"SmartSens Technology, San Jose, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088731867",
            "id":37088731867,
            "full_name":"Xiaoyong Wang",
            "author_order":13
          },
          {
            "affiliation":"SmartSens Technology, San Jose, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088727048",
            "id":37088727048,
            "full_name":"Chris Yiu",
            "author_order":14
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Request for smart vision related applications, such as face identification, VR/AR, gesture recognition, 3D imaging, and artificial intelligence (AI), has driven demand for high-performance global-shutter (GS) sensors. Most commercially available GS sensors use a charge-domain storage gate implementation, which suffers from serious light leakage and leads to lower shutter efficiency. This situation worsens when using a BSI fabrication process [1]. In addition, the traditional frame-based or line-based HDR method utilizing multiple exposures adds motion artifact to fast-moving objects, which defeats the purpose of having a global shutter. Moreover, some smart vision applications such as QR 2D barcode scanners and 3D facial recognition with structured light method need image sensors to “read” a certain pattern and “understand” the information within. However, image sensors usually capture a full image that needs to be further transferred to and processed by a companion SoC. Higher resolution and increased complexity of the target pattern pose a growing challenge to transfer and process the entire image at real time, also the required high power consumption lowers handheld device's battery life.",
      "article_number":"8662441",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662441",
      "html_url":"https://ieeexplore.ieee.org/document/8662441/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662441/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"94",
      "end_page":"96",
      "citing_paper_count":6,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Three-dimensional displays",
            "CMOS image sensors",
            "Transistors",
            "Intelligent sensors",
            "Calibration"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662442",
      "cat_title":"Technologies for Human Interaction & Health",
      "cat_num": 17,
      "title":"17.3 Hybrid System for Efficient LAE-CMOS Interfacing in Large-Scale Tactile-Sensing Skins via TFT-Based Compressed Sensing",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":157,
      "authors":{
        "authors":[
          {
            "affiliation":"Princeton University, Princeton, NJ",
            "authorUrl":"https://ieeexplore.ieee.org/author/38520488600",
            "id":38520488600,
            "full_name":"Levent E. Aygun",
            "author_order":1
          },
          {
            "affiliation":"Princeton University, Princeton, NJ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086380734",
            "id":37086380734,
            "full_name":"Prakhar Kumar",
            "author_order":2
          },
          {
            "affiliation":"Princeton University, Princeton, NJ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086703543",
            "id":37086703543,
            "full_name":"Zhiwu Zheng",
            "author_order":3
          },
          {
            "affiliation":"Princeton University, Princeton, NJ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085838096",
            "id":37085838096,
            "full_name":"Ting-Sheng Chen",
            "author_order":4
          },
          {
            "affiliation":"Princeton University, Princeton, NJ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37275442700",
            "id":37275442700,
            "full_name":"Sigurd Wagner",
            "author_order":5
          },
          {
            "affiliation":"Princeton University, Princeton, NJ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37270459200",
            "id":37270459200,
            "full_name":"James C. Sturm",
            "author_order":6
          },
          {
            "affiliation":"Princeton University, Princeton, NJ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37399412400",
            "id":37399412400,
            "full_name":"Naveen Verma",
            "author_order":7
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Tactile sensing has wide-ranging applications, from intelligent surfaces to advanced robotics. Large-Area Electronics (LAE), based on low-temp. fabrication (<;200°C) of thin films, presents distinct capabilities, due to compatibility with a broad range of materials (enabling diverse transducers), as well as large and flexible substrates and materials-deposition methods (enabling expansive and formfitting sensing arrays). However, low performance/energy-efficiency of LAE thin-film transistors (TFTs) necessitates hybrid systems, integrating Si-CMOS ICs for system functions (sensor readout/control, processing, etc.). Initial work shows that a primary challenge in hybrid systems is the large number of interfaces required between LAE and CMOS, particularly as the number of sensors scales [1,2]. This paper presents a force-sensing system that exploits signal sparsity exhibited in many large-area tactile-sensing applications (e.g., detecting point damage/stress in structures [3]), to reduce interfacing complexity to the level of sparsity, rather than a level related to the number of sensors (e.g., [1]). This is achieved via compressed sensing (CS), enabling sensor-acquisition by simple switches, readily implemented using TFTs. While CS has previously been leveraged in a hybrid-system architecture targeting signal sampling-rate requirements [2], this system applies it for high spatial resolution in tactile sensing.",
      "article_number":"8662442",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662442",
      "html_url":"https://ieeexplore.ieee.org/document/8662442/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662442/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"280",
      "end_page":"282",
      "citing_paper_count":1,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Integrated circuits",
            "Robot sensing systems",
            "Complexity theory",
            "Thin film transistors",
            "Logic gates",
            "Semiconductor device measurement"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662443",
      "cat_title":"Non-Volatile Memories",
      "cat_num": 13,
      "title":"13.1 A 1.33Tb 4-bit/Cell 3D-Flash Memory on a 96-Word-Line-Layer Technology",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":158,
      "authors":{
        "authors":[
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37559046200",
            "id":37559046200,
            "full_name":"N. Shibata",
            "author_order":1
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37340179300",
            "id":37340179300,
            "full_name":"K. Kanda",
            "author_order":2
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089070738",
            "id":37089070738,
            "full_name":"T. Shimizu",
            "author_order":3
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700555",
            "id":37086700555,
            "full_name":"J. Nakai",
            "author_order":4
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38229228400",
            "id":38229228400,
            "full_name":"O. Nagao",
            "author_order":5
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086350322",
            "id":37086350322,
            "full_name":"N. Kobayashi",
            "author_order":6
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086351644",
            "id":37086351644,
            "full_name":"M. Miakashi",
            "author_order":7
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37303959900",
            "id":37303959900,
            "full_name":"Y. Nagadomi",
            "author_order":8
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37334075300",
            "id":37334075300,
            "full_name":"T. Nakano",
            "author_order":9
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086703584",
            "id":37086703584,
            "full_name":"T. Kawabe",
            "author_order":10
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702074",
            "id":37086702074,
            "full_name":"T. Shibuya",
            "author_order":11
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085516495",
            "id":37085516495,
            "full_name":"M. Sako",
            "author_order":12
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37426069900",
            "id":37426069900,
            "full_name":"K. Yanagidaira",
            "author_order":13
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38057760700",
            "id":38057760700,
            "full_name":"T. Hashimoto",
            "author_order":14
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702816",
            "id":37086702816,
            "full_name":"H. Date",
            "author_order":15
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089103398",
            "id":37089103398,
            "full_name":"M. Sato",
            "author_order":16
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085359399",
            "id":37085359399,
            "full_name":"T. Nakagawa",
            "author_order":17
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088744149",
            "id":37088744149,
            "full_name":"H. Takamoto",
            "author_order":18
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38229228600",
            "id":38229228600,
            "full_name":"J. Musha",
            "author_order":19
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38229238300",
            "id":38229238300,
            "full_name":"T. Minamoto",
            "author_order":20
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701989",
            "id":37086701989,
            "full_name":"M. Uda",
            "author_order":21
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38091312600",
            "id":38091312600,
            "full_name":"D. Nakamura",
            "author_order":22
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086351902",
            "id":37086351902,
            "full_name":"K. Sakurai",
            "author_order":23
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086350170",
            "id":37086350170,
            "full_name":"T. Yamashita",
            "author_order":24
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087139744",
            "id":37087139744,
            "full_name":"J. Zhou",
            "author_order":25
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37332131900",
            "id":37332131900,
            "full_name":"R. Tachibana",
            "author_order":26
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38229228900",
            "id":38229228900,
            "full_name":"T. Takagiwa",
            "author_order":27
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086350072",
            "id":37086350072,
            "full_name":"T. Sugimoto",
            "author_order":28
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37380216700",
            "id":37380216700,
            "full_name":"M. Ogawa",
            "author_order":29
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087694673",
            "id":37087694673,
            "full_name":"Y. Ochi",
            "author_order":30
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700314",
            "id":37086700314,
            "full_name":"K. Kawaguchi",
            "author_order":31
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37548477600",
            "id":37548477600,
            "full_name":"M. Kojima",
            "author_order":32
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38237965100",
            "id":38237965100,
            "full_name":"T. Ogawa",
            "author_order":33
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085522045",
            "id":37085522045,
            "full_name":"T. Hashiguchi",
            "author_order":34
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37282986200",
            "id":37282986200,
            "full_name":"R. Fukuda",
            "author_order":35
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085505856",
            "id":37085505856,
            "full_name":"M. Masuda",
            "author_order":36
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37653560800",
            "id":37653560800,
            "full_name":"K. Kawakami",
            "author_order":37
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702576",
            "id":37086702576,
            "full_name":"T. Someya",
            "author_order":38
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37285438000",
            "id":37285438000,
            "full_name":"Y. Kajitani",
            "author_order":39
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38543289200",
            "id":38543289200,
            "full_name":"Y. Matsumoto",
            "author_order":40
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088731433",
            "id":37088731433,
            "full_name":"N. Morozumi",
            "author_order":41
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38231566000",
            "id":38231566000,
            "full_name":"J. Sato",
            "author_order":42
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087140759",
            "id":37087140759,
            "full_name":"N. Raghunathan",
            "author_order":43
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086349667",
            "id":37086349667,
            "full_name":"Y. L. Koh",
            "author_order":44
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086120872",
            "id":37086120872,
            "full_name":"S. Chen",
            "author_order":45
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086119662",
            "id":37086119662,
            "full_name":"J. Lee",
            "author_order":46
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37549717100",
            "id":37549717100,
            "full_name":"H. Nasu",
            "author_order":47
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089120064",
            "id":37089120064,
            "full_name":"H. Sugawara",
            "author_order":48
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37330480500",
            "id":37330480500,
            "full_name":"K. Hosono",
            "author_order":49
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38258325100",
            "id":38258325100,
            "full_name":"T. Hisada",
            "author_order":50
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37650207900",
            "id":37650207900,
            "full_name":"T. Kaneko",
            "author_order":51
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37279050300",
            "id":37279050300,
            "full_name":"H. Nakamura",
            "author_order":52
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Since 3D-Flash memory took over for 2D-Flash memory, chip capacity has continuously improved [1-3]. In the 2D-Flash era, 2b/cell (MLC) offered higher performance and reliability, while a 3b/cell (TLC) offered the lowest cost. Thanks to a larger feature size, 3D Flash cell reliability is much better than that of 2D. As a result, TLC 3D-Flash became the mainstream non-volatile memory, since it satisfies most market requirements in both performance and reliability. To meet the continuously growing market demand for higher capacity and lower cost, a 4b/cell (QLC) 3D-Flash memory in a 96-WL-layer technology is presented. It achieves an 8.5Gb/mm2 area capacity, which is 42~50% greater than the 3D-Flash memory reported in [2,3]. A chip micrograph and a table summarizing key features is shown in Fig. 13.1.7. The total 1.33Tb capacity is the highest single Flash memory chip capacity reported thus far.",
      "article_number":"8662443",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662443",
      "html_url":"https://ieeexplore.ieee.org/document/8662443/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662443/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"210",
      "end_page":"212",
      "citing_paper_count":15,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Programming",
            "Flash memories",
            "Intellectual property",
            "Three-dimensional displays",
            "Throughput",
            "Driver circuits",
            "Reliability"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662444",
      "cat_title":"Non-Volatile Memories",
      "cat_num": 13,
      "title":"13.3 A 7Mb STT-MRAM in 22FFL FinFET Technology with 4ns Read Sensing Time at 0.9V Using Write-Verify-Write Scheme and Offset-Cancellation Sensing Technique",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":159,
      "authors":{
        "authors":[
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37331878300",
            "id":37331878300,
            "full_name":"Liqiong Wei",
            "author_order":1
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/38257541300",
            "id":38257541300,
            "full_name":"Juan G. Alzate",
            "author_order":2
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37428034400",
            "id":37428034400,
            "full_name":"Umut Arslan",
            "author_order":3
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086593637",
            "id":37086593637,
            "full_name":"Justin Brockman",
            "author_order":4
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086595544",
            "id":37086595544,
            "full_name":"Nilanjan Das",
            "author_order":5
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37272910500",
            "id":37272910500,
            "full_name":"Kevin Fischer",
            "author_order":6
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37272958200",
            "id":37272958200,
            "full_name":"Tahir Ghani",
            "author_order":7
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37393192000",
            "id":37393192000,
            "full_name":"Oleg Golonzka",
            "author_order":8
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37938255500",
            "id":37938255500,
            "full_name":"Patrick Hentges",
            "author_order":9
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37073155100",
            "id":37073155100,
            "full_name":"Rawshan Jahan",
            "author_order":10
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37533768900",
            "id":37533768900,
            "full_name":"Pulkit Jain",
            "author_order":11
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086592509",
            "id":37086592509,
            "full_name":"Blake Lin",
            "author_order":12
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37295046700",
            "id":37295046700,
            "full_name":"Mesut Meterelliyoz",
            "author_order":13
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088745287",
            "id":37088745287,
            "full_name":"Jim O’Donnell",
            "author_order":14
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085701771",
            "id":37085701771,
            "full_name":"Conor Puls",
            "author_order":15
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086594650",
            "id":37086594650,
            "full_name":"Pedro Quintero",
            "author_order":16
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088729836",
            "id":37088729836,
            "full_name":"Tanaya Sahu",
            "author_order":17
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086594469",
            "id":37086594469,
            "full_name":"Meenakshi Sekhar",
            "author_order":18
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088723989",
            "id":37088723989,
            "full_name":"Ajay Vangapaty",
            "author_order":19
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/38096891400",
            "id":38096891400,
            "full_name":"Chris Wiegand",
            "author_order":20
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37265275600",
            "id":37265275600,
            "full_name":"Fatih Hamzaoglu",
            "author_order":21
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"STT-MRAM has been emerging as a very-promising high-density embedded nonvolatile memory (eNVM) [1, 2]. Embedded Flash memory has been the leading eNVM technology, but STT-MRAM has been developed as a better solution for continuing scaling, speed and cost. This paper presents a write-verify-write (WvW) scheme and a programmable offset cancellation sensing technique that achieves a high-yield, high-performance and high-endurance 7Mb STT-MRAM arrays in a 22FFL FinFET technology [3]. The developed technology supports a wide range of operating temperatures between -40 - 105°C. Compared to priorart [4,5], the two-stage current-sensing technique with a die-by-die tuning of a thin-film precision resistor that is used as a reference can significantly improve the sensing margin during verify and read operations. Read disturb for reference cells is eliminated as there is no MTJ in the reference path.",
      "article_number":"8662444",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662444",
      "html_url":"https://ieeexplore.ieee.org/document/8662444/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662444/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"214",
      "end_page":"216",
      "citing_paper_count":42,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Temperature sensors",
            "Resistors",
            "FinFETs",
            "Metals",
            "Clamps",
            "Bit error rate"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662445",
      "cat_title":"Non-Volatile Memories",
      "cat_num": 13,
      "title":"13.5 A 512Gb 3-bit/Cell 3D Flash Memory on 128-Wordline-Layer with 132MB/s Write Performance Featuring Circuit-Under-Array Technology",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":160,
      "authors":{
        "authors":[
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38233422900",
            "id":38233422900,
            "full_name":"Chang Siau",
            "author_order":1
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37964739100",
            "id":37964739100,
            "full_name":"Kwang-Ho Kim",
            "author_order":2
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37657314400",
            "id":37657314400,
            "full_name":"Seungpil Lee",
            "author_order":3
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089040949",
            "id":37089040949,
            "full_name":"Katsuaki Isobe",
            "author_order":4
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37559046200",
            "id":37559046200,
            "full_name":"Noboru Shibata",
            "author_order":5
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088735761",
            "id":37088735761,
            "full_name":"Kapil Verma",
            "author_order":6
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086120210",
            "id":37086120210,
            "full_name":"Takuya Ariki",
            "author_order":7
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089086161",
            "id":37089086161,
            "full_name":"Jason Li",
            "author_order":8
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37663859300",
            "id":37663859300,
            "full_name":"Jong Yuh",
            "author_order":9
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088726651",
            "id":37088726651,
            "full_name":"Anirudh Amarnath",
            "author_order":10
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37648022000",
            "id":37648022000,
            "full_name":"Qui Nguyen",
            "author_order":11
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088740636",
            "id":37088740636,
            "full_name":"Ohwon Kwon",
            "author_order":12
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37334715000",
            "id":37334715000,
            "full_name":"Stanley Jeong",
            "author_order":13
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087704683",
            "id":37087704683,
            "full_name":"Heguang Li",
            "author_order":14
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37928752400",
            "id":37928752400,
            "full_name":"Hua-Ling Hsu",
            "author_order":15
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37650495600",
            "id":37650495600,
            "full_name":"Tai-yuan Tseng",
            "author_order":16
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37065981900",
            "id":37065981900,
            "full_name":"Steve Choi",
            "author_order":17
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088728905",
            "id":37088728905,
            "full_name":"Siddhesh Darne",
            "author_order":18
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088739104",
            "id":37088739104,
            "full_name":"Pradeep Anantula",
            "author_order":19
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37433035900",
            "id":37433035900,
            "full_name":"Alex Yap",
            "author_order":20
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37659779300",
            "id":37659779300,
            "full_name":"Hardwell Chibvongodze",
            "author_order":21
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088734226",
            "id":37088734226,
            "full_name":"Hitoshi Miwa",
            "author_order":22
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088739185",
            "id":37088739185,
            "full_name":"Minoru Yamashita",
            "author_order":23
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37654455100",
            "id":37654455100,
            "full_name":"Mitsuyuki Watanabe",
            "author_order":24
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088726004",
            "id":37088726004,
            "full_name":"Koichiro Hayashi",
            "author_order":25
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38084879000",
            "id":38084879000,
            "full_name":"Yosuke Kato",
            "author_order":26
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38077467000",
            "id":38077467000,
            "full_name":"Toru Miwa",
            "author_order":27
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38236973200",
            "id":38236973200,
            "full_name":"Jang Yong Kang",
            "author_order":28
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088740428",
            "id":37088740428,
            "full_name":"Masatoshi Okumura",
            "author_order":29
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086117548",
            "id":37086117548,
            "full_name":"Naoki Ookuma",
            "author_order":30
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085749497",
            "id":37085749497,
            "full_name":"Muralikrishna Balaga",
            "author_order":31
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38235327600",
            "id":38235327600,
            "full_name":"Venky Ramachandra",
            "author_order":32
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088037043",
            "id":37088037043,
            "full_name":"Aki Matsuda",
            "author_order":33
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088745829",
            "id":37088745829,
            "full_name":"Swaroop Kulkani",
            "author_order":34
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088742594",
            "id":37088742594,
            "full_name":"Raghavendra Rachineni",
            "author_order":35
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088745622",
            "id":37088745622,
            "full_name":"Pai K. Manjunath",
            "author_order":36
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088738873",
            "id":37088738873,
            "full_name":"Masahito Takehara",
            "author_order":37
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38580973900",
            "id":38580973900,
            "full_name":"Anil Pai",
            "author_order":38
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088738690",
            "id":37088738690,
            "full_name":"Srinivas Rajendra",
            "author_order":39
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38258325100",
            "id":38258325100,
            "full_name":"Toshiki Hisada",
            "author_order":40
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37282986200",
            "id":37282986200,
            "full_name":"Ryo Fukuda",
            "author_order":41
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37330404500",
            "id":37330404500,
            "full_name":"Naoya Tokiwa",
            "author_order":42
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700314",
            "id":37086700314,
            "full_name":"Kazuaki Kawaguchi",
            "author_order":43
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085519050",
            "id":37085519050,
            "full_name":"Masashi Yamaoka",
            "author_order":44
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38230627900",
            "id":38230627900,
            "full_name":"Hiromitsu Komai",
            "author_order":45
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38229238300",
            "id":38229238300,
            "full_name":"Takatoshi Minamoto",
            "author_order":46
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088724862",
            "id":37088724862,
            "full_name":"Masaki Unno",
            "author_order":47
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088746679",
            "id":37088746679,
            "full_name":"Susumu Ozawa",
            "author_order":48
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37279050300",
            "id":37279050300,
            "full_name":"Hiroshi Nakamura",
            "author_order":49
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37901255200",
            "id":37901255200,
            "full_name":"Tomoo Hishida",
            "author_order":50
          },
          {
            "affiliation":"Toshiba Memory, Yokohama, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37285438000",
            "id":37285438000,
            "full_name":"Yasuyuki Kajitani",
            "author_order":51
          },
          {
            "affiliation":"Western Digital, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088733049",
            "id":37088733049,
            "full_name":"Lei Lin",
            "author_order":52
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Advancements in 3D-Flash memory-layer-stacking technology has enabled density scaling that circumvents the lithography limitations which have prevented 2D-NAND Flash memory from scaling [1]. Bit densities as high as 5.95Gb/mm2 on a single die were recently reported [2], where a 512Gb NAND Flash was built on 96 layers of memory. As memory density increases, with memory layers increasing from 96 layers to 128 layers, higher bit density can be achieved by adopting larger capacity die; however, NAND performance per bit density is reducing with the 2-plane architecture. In this work, we propose a 512Gb 3b/cell 128WL-layer NAND Flash, with a bit density of 7.80Gb/mm2: a 31% improvement over the previously reported. Three key performance improving technologies have been implemented. (1) A 4-plane architecture with circuit under array (CUA) technology to improve performance per bit density. (2) A multi-die peak-power management (PPM) system to manage peak-power consumption in the system, via the ZQ pin. (3) A 4KB-page-read mode to reduce power consumption. Figure 13.5.1(a) summarized the key features and Fig. 13.5.1(b) shows the die photograph and the floorplan for this work. Figure 13.5.2 shows a table comparing this work to previous work.",
      "article_number":"8662445",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662445",
      "html_url":"https://ieeexplore.ieee.org/document/8662445/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662445/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"218",
      "end_page":"220",
      "citing_paper_count":23,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Power demand",
            "Flash memories",
            "Pins",
            "Transistors",
            "Arrays",
            "Performance evaluation",
            "Three-dimensional displays"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662446",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"EE4: Industry Showcase [13 abstracts]",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":161,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Provides an abstract for each of the 13 presentations and may include a brief professional biography of each presenter. The complete presentations were not made available for publication as part of the conference proceedings.",
      "article_number":"8662446",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662446",
      "html_url":"https://ieeexplore.ieee.org/document/8662446/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662446/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"517",
      "end_page":"518",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662447",
      "cat_title":"Machine Learning",
      "cat_num": 7,
      "title":"A 2.1TFLOPS/W Mobile Deep RL Accelerator with Transposable PE Array and Experience Compression",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":162,
      "authors":{
        "authors":[
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085538224",
            "id":37085538224,
            "full_name":"Changhyeon Kim",
            "author_order":1
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086176728",
            "id":37086176728,
            "full_name":"Sanghoon Kang",
            "author_order":2
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085435042",
            "id":37085435042,
            "full_name":"Dongjoo Shin",
            "author_order":3
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085345650",
            "id":37085345650,
            "full_name":"Sungpill Choi",
            "author_order":4
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085428916",
            "id":37085428916,
            "full_name":"Youngwoo Kim",
            "author_order":5
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274307200",
            "id":37274307200,
            "full_name":"Hoi-Jun Yoo",
            "author_order":6
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Recently, deep neural networks (DNNs) are actively used for object recognition, but also for action control, so that an autonomous system, such as the robot, can perform human-like behaviors and operations. Unlike recognition tasks, real-time operation is important in action control, and it is too slow to use remote learning on a server communicating through a network. New learning techniques, such as reinforcement learning (RL), are needed to determine and select the correct robot behavior locally. Fig. 7.4.1(a) shows an example of a robot agent that uses a pre-trained DNN without RL, and Fig. 7.4.1(b) depicts an autonomous robot agent that learns continuously in the environment using RL. The agent without RL falls down if the land slope changes, but the RL-based agent iteratively collects walking experiences and learns to walk even though the land slope changes.",
      "article_number":"8662447",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662447",
      "html_url":"https://ieeexplore.ieee.org/document/8662447/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662447/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"136",
      "end_page":"138",
      "citing_paper_count":14,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Arrays",
            "Neural networks",
            "Robots",
            "Reinforcement learning",
            "Broadcasting",
            "Feeds"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662448",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"F6: The Right Tool for the Job: Application-Optimized Data Converters",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":163,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Provides an abstract of the tutorial presentation and may include a brief professional biography of the presenter. The complete presentation was not made available for publication as part of the conference proceedings.",
      "article_number":"8662448",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662448",
      "html_url":"https://ieeexplore.ieee.org/document/8662448/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662448/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"510",
      "end_page":"511",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Radar",
            "Electrical engineering",
            "Conferences",
            "Patents",
            "Transceivers",
            "5G mobile communication",
            "Imaging"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662449",
      "cat_title":"Image Sensors",
      "cat_num": 5,
      "title":"ISSCC 2019 Session 5 Overview: Image Sensors",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":164,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662449",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662449",
      "html_url":"https://ieeexplore.ieee.org/document/8662449/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"92",
      "end_page":"93",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662450",
      "cat_title":"Power Amplifiers",
      "cat_num": 4,
      "title":"4.7 A Compact DC-to-108GHz Stacked-SOI Distributed PA/Driver Using Multi-Drive Inter-Stack Coupling, Achieving 1.525THz GBW, 20.8dBm Peak P1dB, and Over 100Gb/s in 64-QAM and PAM-4 Modulation",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":165,
      "authors":{
        "authors":[
          {
            "affiliation":"University of California, San Diego, La Jolla, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085816744",
            "id":37085816744,
            "full_name":"Omar El-Aassar",
            "author_order":1
          },
          {
            "affiliation":"University of California, San Diego, La Jolla, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276327300",
            "id":37276327300,
            "full_name":"Gabriel M. Rebeiz",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Distributed amplifiers (DAs) are important circuit blocks for wireline optical links, high-resolution imaging systems, and millimeter-wave instrumentation. A clear trade-off exits in DAs between the gain and output power from one side and the bandwidth and chip area from the other. In this work, we propose a compact 23dB-gain CMOS distributed power amplifier (DPA) that operates from DC to 108GHz using several techniques to alleviate the output power-bandwidth tradeoff. The DPA exploits the complementary nature of NMOS-PMOS to minimize AM-AM and AM-PM distortion and achieves over 100Gb/s in both 64-QAM and PAM4 modulation.",
      "article_number":"8662450",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662450",
      "html_url":"https://ieeexplore.ieee.org/document/8662450/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662450/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"86",
      "end_page":"88",
      "citing_paper_count":7,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Frequency measurement",
            "Couplings",
            "Inductors",
            "Impedance",
            "Logic gates",
            "Capacitance",
            "Modulation"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662451",
      "cat_title":"Frequency Generation & Interference Mitigation",
      "cat_num": 26,
      "title":"26.4 A 2.4GHz 65nm CMOS Mixer-First Receiver Using 4-Stage Cascaded Inverter-Based Envelope-Biased LNAs Achieving 66dB In-Band Interference Tolerance and −83dBm Sensitivity",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":166,
      "authors":{
        "authors":[
          {
            "affiliation":"Fudan University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086347850",
            "id":37086347850,
            "full_name":"Dawei Ye",
            "author_order":1
          },
          {
            "affiliation":"Fudan University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702034",
            "id":37086702034,
            "full_name":"Rongjin Xu",
            "author_order":2
          },
          {
            "affiliation":"Fudan University, Shanghai, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085769178",
            "id":37085769178,
            "full_name":"C.-J. Richard Shi",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Intensive interest in internet-of-things devices has crowded the ISM bands (e.g., 2.4GHz). A robust receiver for each wireless link in such a coexistence environment is required not only to have high rejection of out-of-band interference but also to tolerate strong in-band interference, which cannot be filtered out by the front-end BAW/SAW devices. Recently, nonlinear suppressors [1, 2] have been demonstrated to amplify a weak desired signal while suppressing strong interferers. In contrast to conventional frequency-dependent techniques, which consume high power to implement high-Q filtering [3-6], the nonlinear suppressor is frequency independent and only needs the envelope information of the interferer to adjust the nonlinear transfer function for interference suppression, reducing power consumption. On the other hand, unlike traditional linear receivers, in particular mixer-first receivers, which require high power to lower LO phase noise to alleviate the impact of reciprocal mixing, nonlinear-suppressor-based receivers can suppress the phase noise inherently and hence have high tolerance to reciprocal mixing. Unfortunately, a major issue for nonlinear suppression is in its severely increased noise figure (NF), which degrades the system sensitivity and limits its potential applications to short ranges.",
      "article_number":"8662451",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662451",
      "html_url":"https://ieeexplore.ieee.org/document/8662451/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662451/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"414",
      "end_page":"416",
      "citing_paper_count":3,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Receivers",
            "Noise measurement",
            "Interference",
            "Sensitivity",
            "Mixers",
            "Power demand",
            "Phase noise"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662452",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"ISSCC 2020 Call for Papers",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":167,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers.",
      "article_number":"8662452",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662452",
      "html_url":"https://ieeexplore.ieee.org/document/8662452/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"535",
      "end_page":"535",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662453",
      "cat_title":"Energy Harvesting & DC/DC Control Techniques",
      "cat_num": 27,
      "title":"27.7 A Synthesizable Digital AOT 4-Phase Buck Voltage Regulator for Digital Systems with 0.0054mm2 Controller and 80ns Recovery Time",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":168,
      "authors":{
        "authors":[
          {
            "affiliation":"Seoul National University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702591",
            "id":37086702591,
            "full_name":"Minho Choi",
            "author_order":1
          },
          {
            "affiliation":"Seoul National University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086360770",
            "id":37086360770,
            "full_name":"Chan-Ho Kye",
            "author_order":2
          },
          {
            "affiliation":"Seoul National University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085683952",
            "id":37085683952,
            "full_name":"Jonghyun Oh",
            "author_order":3
          },
          {
            "affiliation":"Seoul National University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085622801",
            "id":37085622801,
            "full_name":"Min-Seong Choo",
            "author_order":4
          },
          {
            "affiliation":"Seoul National University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274430800",
            "id":37274430800,
            "full_name":"Deog-Kyoon Jeong",
            "author_order":5
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Achieving a fast-transient response is a major challenge when designing a switching regulator for a processor. Furthermore, high-frequency operation with small passive devices and robust control with a small area footprint in a CMOS-logic process are essential for integrated digital-system voltage regulators. A 4-phase hysteretic converter [1] has a superior transient response using a 3.3V input voltage. However, the analog control circuit under a low input voltage suffers from limited dynamic range. Although a time-based design [2] minimizes the use of analog circuits, it still requires an accurate analog-to-time converter and exhibits only a moderate transient response time. A buck voltage regulator (VR) with a digital controller has been proposed for modern digital systems [3], [4], since it can take advantage of the advanced digital process. However, with a conventional digital proportional-integral-derivative (PID) controller it is difficult to offer high bandwidth due to the large power and chip area of the PID and the required multi-bit ADC. Thus, an additional circuit, the resistive transient assist (RTA), was proposed [4]. This paper presents an all-digital synthesizable VR using a digitally-adaptive on-time (DAOT) controller implemented in a CMOS logic process to achieve a fast recovery time.",
      "article_number":"8662453",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662453",
      "html_url":"https://ieeexplore.ieee.org/document/8662453/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662453/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"432",
      "end_page":"434",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Voltage control",
            "Regulators",
            "Transient response",
            "Switches",
            "Clocks",
            "Process control"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662454",
      "cat_title":"Adaptive Digital & Clocking Techniques",
      "cat_num": 19,
      "title":"19.2 A 6.4pJ/Cycle Self-Tuning Cortex-M0 IoT Processor Based on Leakage-Ratio Measurement for Energy-Optimal Operation Across Wide-Range PVT Variation",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":169,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086132715",
            "id":37086132715,
            "full_name":"Jeongsup Lee",
            "author_order":1
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085527633",
            "id":37085527633,
            "full_name":"Yiqun Zhang",
            "author_order":2
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085380560",
            "id":37085380560,
            "full_name":"Qing Dong",
            "author_order":3
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088736567",
            "id":37088736567,
            "full_name":"Wooteak Lim",
            "author_order":4
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085375769",
            "id":37085375769,
            "full_name":"Mehdi Saligane",
            "author_order":5
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37965798900",
            "id":37965798900,
            "full_name":"Yejoong Kim",
            "author_order":6
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37072942700",
            "id":37072942700,
            "full_name":"Seokhyeon Jeong",
            "author_order":7
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086349786",
            "id":37086349786,
            "full_name":"Jongyup Lim",
            "author_order":8
          },
          {
            "affiliation":"Mie Fujitsu Semiconductor Limited, Kuwana, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37397110400",
            "id":37397110400,
            "full_name":"Makoto Yasuda",
            "author_order":9
          },
          {
            "affiliation":"Fujitsu Electronics America, Inc., Sunnyvale, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086491746",
            "id":37086491746,
            "full_name":"Satoru Miyoshi",
            "author_order":10
          },
          {
            "affiliation":"Mie Fujitsu Semiconductor Limited, Kuwana, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086151089",
            "id":37086151089,
            "full_name":"Masaru Kawaminami",
            "author_order":11
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276099100",
            "id":37276099100,
            "full_name":"David Blaauw",
            "author_order":12
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274874600",
            "id":37274874600,
            "full_name":"Dennis Sylvester",
            "author_order":13
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Wireless sensors for IoT applications have become a prominent computing class and are typically severely power constrained. IoT devices are deployed in a wide range of environments and low power consumption must be guaranteed across a wide temperature range. The combination of dynamic voltage scaling (DVS) and adaptive body biasing (ABB) can achieve minimum total energy per cycle, where dynamic and leakage energy are at an optimal trade-off point [1]. However, due to the dependence of leakage on temperature and workload fluctuations over time, this optimal operating point requires runtime adjustment. Traditional approaches to track an optimal operating point involve repeated measurement of processor power inside a body-bias and supply voltage search loop. However, determining processor power consumption adds significant complexity and/or power overhead since it requires separate measurement of supply voltage and current followed by their multiplication.",
      "article_number":"8662454",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662454",
      "html_url":"https://ieeexplore.ieee.org/document/8662454/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662454/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"314",
      "end_page":"315",
      "citing_paper_count":12,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Temperature measurement",
            "DC-DC power converters",
            "Charge pumps",
            "Frequency measurement",
            "Voltage measurement",
            "Frequency modulation",
            "Clocks"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662455",
      "cat_title":"Processors",
      "cat_num": 2,
      "title":"2.5 A 40×40 Four-Neighbor Time-Based In-Memory Computing Graph ASIC Chip Featuring Wavefront Expansion and 2D Gradient Control",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":170,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Minnesota, Minneapolis, MN",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085660854",
            "id":37085660854,
            "full_name":"Luke R. Everson",
            "author_order":1
          },
          {
            "affiliation":"University of Minnesota, Minneapolis, MN",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276061900",
            "id":37276061900,
            "full_name":"Sachin S. Sapatnekar",
            "author_order":2
          },
          {
            "affiliation":"University of Minnesota, Minneapolis, MN",
            "authorUrl":"https://ieeexplore.ieee.org/author/37279788100",
            "id":37279788100,
            "full_name":"Chris H. Kim",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Single-source shortest path (SSP) problems have a rich history of algorithm development [1-3]. SSP has many applications including AI decision making, robot navigation, VLSI signal routing, autonomous vehicles and many other classes of problems that can be mapped onto graphs. Conventional algorithms rely on sequentially traversing the search space, which is inherently limited by traditional computer architecture. In graphs which become very large, this slow processing time can become a bottleneck in real world applications. We propose a time-based ASIC to address this issue. Our design leverages a dedicated hardware implementation to solve these problems in linear time complexity with superior energy efficiency. A $40\\times40$ four-neighbor grid implements a wavefront (WF) expansion with a first-in lockout mechanism to enable traceback. Outside the array, a programmable resistive ladder provides bias voltages to the edge cells, which enables pulse shaping reminiscent of the A* algorithm [3].",
      "article_number":"8662455",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662455",
      "html_url":"https://ieeexplore.ieee.org/document/8662455/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662455/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"50",
      "end_page":"52",
      "citing_paper_count":1,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Multicore processing",
            "Delays",
            "Pins",
            "Random access memory",
            "Program processors",
            "Inverters",
            "Scalability"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662456",
      "cat_title":"Analog Techniques",
      "cat_num": 18,
      "title":"18.1 A -105dBc THD+N (-114dBc HD2) at 2.8VPP Swing and 120dB DR Audio Decoder with Sample-and-Hold Noise Filtering and Poly Resistor Linearization Schemes",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":171,
      "authors":{
        "authors":[
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38466352000",
            "id":38466352000,
            "full_name":"Shon-Hang Wen",
            "author_order":1
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701391",
            "id":37086701391,
            "full_name":"Kuan-Dar Chen",
            "author_order":2
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086703386",
            "id":37086703386,
            "full_name":"Chuan-Hung Hsiao",
            "author_order":3
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702878",
            "id":37086702878,
            "full_name":"Ya-Chi Chen",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Three major design issues that arise for high-fidelity audio decoders are: 1) DAC reference noise limiting achievable SNR [1], [2]; 2) THD+N degradation at large output swing [3], [4]; and 3) Distortion arising from limited amplifier loop gain as a consequence of high output load capacitance (CL) [5]. In the first issue, reference noise along with individual DAC cell noise generally limits SNR for a full-scale signal. The use of large device sizes [1], source degeneration [2] and chopping can mitigate 1/f noise, but none are effective for reducing thermal noise. Consequently, either more power or an external bypass capacitor for noise filtering is necessary for reducing DAC reference noise. In the second issue, THD+N of high-output-swing amplifiers degrades proportionally as the output swing increases above 1.6VPP, even with a 4.5V supply [3], [4]. The primary cause of this severe 2nd-order harmonic distortion (HD2) is due to the depletion effect of poly resistors [6]. Lastly, for adequate stability margin, the UGB and loop gain of the conventional nested Miller compensation (NMC) amplifier is restricted by an output limiting pole (ωlimit) and CL. In [5], a frequency compensation scheme is proposed to push the UGB close to ωlimit and enhance the loop gain over the audio band (20Hz to 20kHz) while handling a CL up to 10nF. However, with a CL of 22nF, the amplifier begins to ring for a transient step. In this work, three solutions are presented to solve the aforementioned issues: 1) an area- and power-efficient sample-and-hold (S&H) noise filtering technique is introduced to shape the 1/f and thermal noise of the reference to frequencies below the audio band, thus greatly improving SNR for a full-scale signal; 2) a poly resistor linearization scheme is presented to improve HD2 by mitigating the depletion effect of resistors; and 3) a frequency compensation method for multistage amplifiers is introduced that boosts loop gain and thus enhances amplifier linearity without being limited by large CL. Combining these techniques, the decoder and amplifier achieve -105dBc THD+N (-114dBc HD2) and 120dB DR, and can support a CL up to 22nF.",
      "article_number":"8662456",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662456",
      "html_url":"https://ieeexplore.ieee.org/document/8662456/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662456/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"294",
      "end_page":"295",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Resistors",
            "Decoding",
            "Damping",
            "Signal to noise ratio",
            "Capacitance",
            "Thermal noise",
            "Integrated circuit modeling"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662457",
      "cat_title":"Sensor Interfaces",
      "cat_num": 10,
      "title":"10.3 A 0.12mm2 Wien-Bridge Temperature Sensor with 0.1°C (3σ) Inaccuracy from -40°C to 180°C",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":172,
      "authors":{
        "authors":[
          {
            "affiliation":"Delft University of Technology, Delft, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086103495",
            "id":37086103495,
            "full_name":"Sining Pan",
            "author_order":1
          },
          {
            "affiliation":"Delft University of Technology, Delft, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/38667589500",
            "id":38667589500,
            "full_name":"Çağri Gürleyük",
            "author_order":2
          },
          {
            "affiliation":"Delft University of Technology, Delft, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701616",
            "id":37086701616,
            "full_name":"Matheus F. Pimenta",
            "author_order":3
          },
          {
            "affiliation":"Delft University of Technology, Delft, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37294792500",
            "id":37294792500,
            "full_name":"Kofi A. A. Makinwa",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Resistor-based temperature sensors can achieve much higher resolution and energy efficiency than conventional BJT-based sensors [1], but they typically occupy more area (>0.25mm2) and have lower operating temperatures (≤125°C) [2-4]. This work describes a 0.12mm2 resistor-based sensor that uses a Wienbridge (WB) filter to achieve 0.1°C (3σ) inaccuracy from -40°C to 180°C. Compared to a state-of-the-art WB sensor [4], it occupies 6× less area and achieves comparable relative accuracy over a 76% wider operating range.",
      "article_number":"8662457",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662457",
      "html_url":"https://ieeexplore.ieee.org/document/8662457/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662457/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"184",
      "end_page":"186",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Temperature sensors",
            "Resistors",
            "Temperature measurement",
            "Packaging",
            "1/f noise",
            "Ceramics",
            "Plastics"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662458",
      "cat_title":"Physiological Monitoring",
      "cat_num": 22,
      "title":"22.8 Adaptively Clock-Boosted Auto-Ranging Responsive Neurostimulator for Emerging Neuromodulation Applications",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":173,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Toronto, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086024189",
            "id":37086024189,
            "full_name":"M. Reza Pazhouhandeh",
            "author_order":1
          },
          {
            "affiliation":"University of Toronto, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088730083",
            "id":37088730083,
            "full_name":"Gerard O’Leary",
            "author_order":2
          },
          {
            "affiliation":"Krembil Neuroscience Center, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088744357",
            "id":37088744357,
            "full_name":"Iliya Weisspapir",
            "author_order":3
          },
          {
            "affiliation":"Krembil Neuroscience Center, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086346197",
            "id":37086346197,
            "full_name":"David Groppe",
            "author_order":4
          },
          {
            "affiliation":"University of Toronto, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37075735900",
            "id":37075735900,
            "full_name":"Xuan-Thuan Nguyen",
            "author_order":5
          },
          {
            "affiliation":"University of Toronto, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37269464200",
            "id":37269464200,
            "full_name":"Karim Abdelhalim",
            "author_order":6
          },
          {
            "affiliation":"University of Toronto, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/38504011600",
            "id":38504011600,
            "full_name":"Hamed Mazhab Jafari",
            "author_order":7
          },
          {
            "affiliation":"Toronto Western Hospital, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/38228325400",
            "id":38228325400,
            "full_name":"Taufik A. Valiante",
            "author_order":8
          },
          {
            "affiliation":"Toronto Western Hospital, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37298273300",
            "id":37298273300,
            "full_name":"Peter Carlen",
            "author_order":9
          },
          {
            "affiliation":"Princeton University, Princeton, NJ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37399412400",
            "id":37399412400,
            "full_name":"Naveen Verma",
            "author_order":10
          },
          {
            "affiliation":"University of Toronto, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37270856200",
            "id":37270856200,
            "full_name":"Roman Genov",
            "author_order":11
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"An emerging neuromodulation approach to treat disorders such as intractable epilepsy and Alzheimer's disease is to use electrical stimulation triggered by pathological brain states, conventionally delivered via intracranially implanted electrodes as shown in Fig. 22.8.1 (top, left). A safer, non-invasive technology for closed-loop deep-brain neuromodulation (DBN) to treat neural disorders has been a holy grail of neuroscience for decades. Recent clinical studies of non-invasive transcranial stimulation are showing increasing promise. For instance, there is evidence that stimulation in certain stages of sleep can improve memory. This work demonstrates a platform technology for enabling such studies and protocols, where brain-state-dependent stimulation enables therapy in either conventional invasive or emerging non-invasive neuromodulation modalities.",
      "article_number":"8662458",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662458",
      "html_url":"https://ieeexplore.ieee.org/document/8662458/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662458/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"374",
      "end_page":"376",
      "citing_paper_count":12,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Neuromodulation",
            "Electrodes",
            "Sleep",
            "Electroencephalography",
            "Monitoring",
            "Computer architecture",
            "Impedance"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662459",
      "cat_title":"Machine Learning",
      "cat_num": 7,
      "title":"7.2 A 20.5TOPS and 217.3GOPS/mm2 Multicore SoC with DNN Accelerator and Image Signal Processor Complying with ISO26262 for Automotive Applications",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":174,
      "authors":{
        "authors":[
          {
            "affiliation":"Toshiba Electronic Devices and Storage, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37280503800",
            "id":37280503800,
            "full_name":"Yutaka Yamada",
            "author_order":1
          },
          {
            "affiliation":"Toshiba Electronic Devices and Storage, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086681705",
            "id":37086681705,
            "full_name":"Toru Sano",
            "author_order":2
          },
          {
            "affiliation":"Toshiba Electronic Devices and Storage, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38241768300",
            "id":38241768300,
            "full_name":"Yasuki Tanabe",
            "author_order":3
          },
          {
            "affiliation":"Toshiba Electronic Devices and Storage, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085533014",
            "id":37085533014,
            "full_name":"Yutaro Ishigaki",
            "author_order":4
          },
          {
            "affiliation":"Toshiba Electronic Devices and Storage, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700916",
            "id":37086700916,
            "full_name":"Soichiro Hosoda",
            "author_order":5
          },
          {
            "affiliation":"Toshiba Electronic Devices and Storage, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38028115400",
            "id":38028115400,
            "full_name":"Fumihiko Hyuga",
            "author_order":6
          },
          {
            "affiliation":"Toshiba Electronic Devices and Storage, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38061170000",
            "id":38061170000,
            "full_name":"Akira Moriya",
            "author_order":7
          },
          {
            "affiliation":"Toshiba Electronic Devices and Storage, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088735515",
            "id":37088735515,
            "full_name":"Ryuji Hada",
            "author_order":8
          },
          {
            "affiliation":"Toshiba Electronic Devices and Storage, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088736039",
            "id":37088736039,
            "full_name":"Atsushi Masuda",
            "author_order":9
          },
          {
            "affiliation":"Toshiba Electronic Devices and Storage, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085502228",
            "id":37085502228,
            "full_name":"Masato Uchiyama",
            "author_order":10
          },
          {
            "affiliation":"Toshiba Electronic Devices and Storage, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087952714",
            "id":37087952714,
            "full_name":"Tomohiro Koizumi",
            "author_order":11
          },
          {
            "affiliation":"Toshiba Electronic Devices and Storage, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085507146",
            "id":37085507146,
            "full_name":"Takanori Tamai",
            "author_order":12
          },
          {
            "affiliation":"Toshiba Electronic Devices and Storage, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085529041",
            "id":37085529041,
            "full_name":"Nobuhiro Sato",
            "author_order":13
          },
          {
            "affiliation":"Toshiba Electronic Devices and Storage, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37364556800",
            "id":37364556800,
            "full_name":"Jun Tanabe",
            "author_order":14
          },
          {
            "affiliation":"Toshiba Electronic Devices and Storage, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38188759000",
            "id":38188759000,
            "full_name":"Katsuyuki Kimura",
            "author_order":15
          },
          {
            "affiliation":"Toshiba Electronic Devices and Storage, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088738219",
            "id":37088738219,
            "full_name":"Ryusuke Murakami",
            "author_order":16
          },
          {
            "affiliation":"Toshiba Electronic Devices and Storage, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38024037300",
            "id":38024037300,
            "full_name":"Takashi Yoshikawa",
            "author_order":17
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Vehicles with features for an advanced driver-assistance system (ADAS) are already available on the market. Technologies for image recognition are essential elements for ADAS applications, and several SoCs performing image recognition for ADAS have been developed [1-3]. As vehicles that support ADAS become more complicated, these technologies need improvement. Recently, deep neural networks (DNNs) have achieved higher recognition accuracy than traditional feature-based matching algorithms, and can be applied to applications such as road detection. Consequently, several image recognition SoCs with DNN processors [4-5] have been developed. Functional safety is important for automotive applications, so several SoCs, such as [2], comply with ISO26262. The requirements for SoCs that support ADAS features are: high performance for detecting various objects, low power use to keep execution stable in the rapidly changing environment of moving vehicles, and high safety to avoid serious accidents.",
      "article_number":"8662459",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662459",
      "html_url":"https://ieeexplore.ieee.org/document/8662459/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662459/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"132",
      "end_page":"134",
      "citing_paper_count":2,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Built-in self-test",
            "Process control",
            "Random access memory",
            "Safety",
            "Image recognition",
            "Memory management",
            "Bandwidth"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662460",
      "cat_title":"Power for 5G, Wireless Power, and GaN Converters",
      "cat_num":"15",
      "title":"15.1 An 88%-Efficiency Supply Modulator Achieving 1.08μs/V Fast Transition and 100MHz Envelope-Tracking Bandwidth for 5G New Radio RF Power Amplifier",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":175,
      "authors":{
        "authors":[
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37294619700",
            "id":37294619700,
            "full_name":"Ji-Seon Paek",
            "author_order":1
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37068059400",
            "id":37068059400,
            "full_name":"Dongsu Kim",
            "author_order":2
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085344586",
            "id":37085344586,
            "full_name":"Jun-Suk Bang",
            "author_order":3
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085491185",
            "id":37085491185,
            "full_name":"Jongbeom Baek",
            "author_order":4
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085716388",
            "id":37085716388,
            "full_name":"Jeonghyun Choi",
            "author_order":5
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085445128",
            "id":37085445128,
            "full_name":"Takahiro Nomiyama",
            "author_order":6
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085879740",
            "id":37085879740,
            "full_name":"Jaeyeol Han",
            "author_order":7
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085705580",
            "id":37085705580,
            "full_name":"Younghwan Choo",
            "author_order":8
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37325437800",
            "id":37325437800,
            "full_name":"Yongsik Youn",
            "author_order":9
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088737778",
            "id":37088737778,
            "full_name":"Euiyoung Park",
            "author_order":10
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37966148100",
            "id":37966148100,
            "full_name":"Sungjun Lee",
            "author_order":11
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087702925",
            "id":37087702925,
            "full_name":"Ik-Hwan Kim",
            "author_order":12
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085575701",
            "id":37085575701,
            "full_name":"Jongwoo Lee",
            "author_order":13
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085579195",
            "id":37085579195,
            "full_name":"Thomas Byunghak Cho",
            "author_order":14
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38238522400",
            "id":38238522400,
            "full_name":"Inyup Kang",
            "author_order":15
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"In the recent 3GPP standard, 5G New Radio (NR) in the sub-6GHz frequency band supports up to 100MHz bandwidth (BW) for uplink channel and requires fast on/off transition below 10 μs to support short transition-time interval (TTI). Thus, it forces the supply modulator (SM) to track the NR-100MHz envelope signal for power saving of an RF power amplifier (RF-PA) and requires a fast dynamic voltage-scaling (DVS) transition. For the 3G/LTE uplink, the SM has to satisfy low receiver-band noise (RxBN) for LTE-FDD bands [1] and a boosted output for Power Class 2 high-power user equipment (HPUE) in TD-LTE [2], [3]. In order to support the 100MHz envelope tracking (ET) BW, the SM must have a 3dB bandwidth of at least 125MHz while keeping sufficient phase margin in the presence of few-hundred-pF load capacitance. Furthermore, a typical linear-assisted SM topology has maximum efficiency limitation due to the AB bias current, sinking- and sourcing-current of the linear amplifier. In this work, a voltage-buffer-compensated (VBC) Class-AB linear amplifier (LA) and a feed-forward fast-switching (FFFS) buck converter are proposed to achieve the 100MHz ET BW and high system-power efficiency.",
      "article_number":"8662460",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662460",
      "html_url":"https://ieeexplore.ieee.org/document/8662460/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662460/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"238",
      "end_page":"240",
      "citing_paper_count":5,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Field-flow fractionation",
            "Power generation",
            "Modulation",
            "Bandwidth",
            "Voltage control",
            "Capacitors",
            "5G mobile communication"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662461",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"ISSCC AWARDS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":176,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"The various award winners and the titles of their award winning papers are listed.",
      "article_number":"8662461",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662461",
      "html_url":"https://ieeexplore.ieee.org/document/8662461/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"27",
      "end_page":"28",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Awards"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662462",
      "cat_title":"DRAM",
      "cat_num": 23,
      "title":"23.3 A 3-bit/2UI 27Gb/s PAM-3 Single-Ended Transceiver Using One-Tap DFE for Next-Generation Memory Interface",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":177,
      "authors":{
        "authors":[
          {
            "affiliation":"Korea University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086361268",
            "id":37086361268,
            "full_name":"Hyunsu Park",
            "author_order":1
          },
          {
            "affiliation":"Incheon National University, Incheon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37308873800",
            "id":37308873800,
            "full_name":"Junyoung Song",
            "author_order":2
          },
          {
            "affiliation":"Korea University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085715369",
            "id":37085715369,
            "full_name":"Yeonho Lee",
            "author_order":3
          },
          {
            "affiliation":"Korea University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702618",
            "id":37086702618,
            "full_name":"Jincheol Sim",
            "author_order":4
          },
          {
            "affiliation":"Korea University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701329",
            "id":37086701329,
            "full_name":"Jonghyuck Choi",
            "author_order":5
          },
          {
            "affiliation":"Korea University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37292328500",
            "id":37292328500,
            "full_name":"Chulwoo Kim",
            "author_order":6
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Bandwidths of memory interfaces have been increased tremendously to enable high-data throughput while maintaining single-ended signaling and the supply voltage of I/O has been scaled down. Due to the increasing interface bandwidth the required area and power consumption has increased as well, resulting in higher I/O circuit design costs [3]. A high-loss channel causes ISI, which in turn limits the maximum data rate. Therefore, complex equalizers are needed for compensation, resulting in additional power dissipation and area overhead. As the data sampling rate increases, the deterministic and random noises degrade the data sampling margin and further limit the bandwidth. To lessen the negative impact of high channel loss and to reduce the forwarded clock frequency, multilevel signaling, such as PAM-4, can be used, as shown in Fig. 23.3.1 [2]. While the voltage sense margin for PAM-4 is theoretically 1/3 of NRZ, in practice it is smaller due to simultaneous switching noise (SSN), crosstalk, and random noise in single-ended signaling. Eventually, the reduced voltage sense margin degrades the SNR, which causes a reduction in the BER. On the other hand, PAM-3's voltage sense margin is 1/2 of NRZ's. Duo-binary signaling is commonly used for PAM-3 signaling [1]. However, the pin efficiency and the forwarded clock frequency for duo-binary signaling is the same as for NRZ. In this paper, a 3b/2UI PAM-3 singleended memory interface is proposed, with a pin efficiency of 150% and a reduced clock frequency, compared to NRZ signaling. To address PAM-3 equalizer inefficiencies a tri-level decision feedback equalizer (DFE) is implemented in the receiver (RX).",
      "article_number":"8662462",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662462",
      "html_url":"https://ieeexplore.ieee.org/document/8662462/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662462/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"382",
      "end_page":"384",
      "citing_paper_count":7,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Clocks",
            "Optical signal processing",
            "Transceivers",
            "Decision feedback equalizers",
            "Decoding",
            "Pins",
            "Bandwidth"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662463",
      "cat_title":"Processors",
      "cat_num": 2,
      "title":"2.4 A Distributed Autonomous and Collaborative Multi-Robot System Featuring a Low-Power Robot SoC in 22nm CMOS for Integrated Battery-Powered Minibots",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":178,
      "authors":{
        "authors":[
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37400592800",
            "id":37400592800,
            "full_name":"Vinayak Honkote",
            "author_order":1
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086346205",
            "id":37086346205,
            "full_name":"Dileep Kurian",
            "author_order":2
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/38232076300",
            "id":38232076300,
            "full_name":"Sriram Muthukumar",
            "author_order":3
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702221",
            "id":37086702221,
            "full_name":"Dibyendu Ghosh",
            "author_order":4
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/38117750100",
            "id":38117750100,
            "full_name":"Satish Yada",
            "author_order":5
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088746732",
            "id":37088746732,
            "full_name":"Kartik Jain",
            "author_order":6
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088742640",
            "id":37088742640,
            "full_name":"Bradley Jackson",
            "author_order":7
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37622068100",
            "id":37622068100,
            "full_name":"Ilya Klotchkov",
            "author_order":8
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37947012000",
            "id":37947012000,
            "full_name":"Mallikarjuna Rao Nimmagadda",
            "author_order":9
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087703745",
            "id":37087703745,
            "full_name":"Shreela Dattawadkar",
            "author_order":10
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089040671",
            "id":37089040671,
            "full_name":"Pranjali Deshmukh",
            "author_order":11
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086345862",
            "id":37086345862,
            "full_name":"Ankit Gupta",
            "author_order":12
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087703808",
            "id":37087703808,
            "full_name":"Jaykant Timbadiya",
            "author_order":13
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088742399",
            "id":37088742399,
            "full_name":"Ravi Pali",
            "author_order":14
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700819",
            "id":37086700819,
            "full_name":"Karthik Narayanan",
            "author_order":15
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702863",
            "id":37086702863,
            "full_name":"Saksham Soni",
            "author_order":16
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087700464",
            "id":37087700464,
            "full_name":"Saransh Chhabra",
            "author_order":17
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088742995",
            "id":37088742995,
            "full_name":"Praveen Dhama",
            "author_order":18
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088737229",
            "id":37088737229,
            "full_name":"N. Sreenivasulu",
            "author_order":19
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087703897",
            "id":37087703897,
            "full_name":"Jisna Kollikunnel",
            "author_order":20
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088723309",
            "id":37088723309,
            "full_name":"Sureshbabu Kadavakollu",
            "author_order":21
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088726620",
            "id":37088726620,
            "full_name":"Vijay Deepak Sivaraj",
            "author_order":22
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37594672600",
            "id":37594672600,
            "full_name":"Paolo Aseron",
            "author_order":23
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088743314",
            "id":37088743314,
            "full_name":"Leonid Azarenkov",
            "author_order":24
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088743767",
            "id":37088743767,
            "full_name":"Nancy Robinson",
            "author_order":25
          },
          {
            "affiliation":"Intel, Guadalajara, Mexico",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089144432",
            "id":37089144432,
            "full_name":"Arun Radhakrishnan",
            "author_order":26
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37532855800",
            "id":37532855800,
            "full_name":"Mikhail Moiseev",
            "author_order":27
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/38116644500",
            "id":38116644500,
            "full_name":"Ganeshram Nandakumar",
            "author_order":28
          },
          {
            "affiliation":"Intel, Toronto, Canada",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088739187",
            "id":37088739187,
            "full_name":"Akhila Madhukumar",
            "author_order":29
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086347768",
            "id":37086347768,
            "full_name":"Roman Popov",
            "author_order":30
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088723633",
            "id":37088723633,
            "full_name":"Kamakhya P. Sahu",
            "author_order":31
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088729256",
            "id":37088729256,
            "full_name":"Ramesh Peguvandla",
            "author_order":32
          },
          {
            "affiliation":"Intel, Guadalajara, Mexico",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088734525",
            "id":37088734525,
            "full_name":"Alberto Del Rio Ruiz",
            "author_order":33
          },
          {
            "affiliation":"Intel, Bangalore, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085773656",
            "id":37085773656,
            "full_name":"Mukesh Bhartiya",
            "author_order":34
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086349375",
            "id":37086349375,
            "full_name":"Anuradha Srinivasan",
            "author_order":35
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37268283400",
            "id":37268283400,
            "full_name":"Vivek De",
            "author_order":36
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Multi-robot systems, working collectively to accomplish complex missions beyond the capability of a single robot, are required for a wide range of applications such as search-and-rescue, precision agriculture and industrial automation. The collective behavior of a multi-robot system is governed by its continuous interactions with the physical environment, inter-robot information exchange, and intelligent decision making. Energy-efficient performance, size, weight and scalability of the key sensor, compute, communication, control and actuator components [1-3] of the individual robot platform are critical for realizing efficient advanced systems. In this paper, we demonstrate a distributed, autonomous and collaborative multi-robot system featuring integrated, battery-powered, crawling and jumping minibots for an example search-and-rescue application. We present a 16 mm2 low-power Robot SoC in 22 nm CMOS that is integrated in the cm-scale minibot platform along with audiovisual and motion sensors, battery, low-power wireless communication and motion actuator components (Fig. 2.4.7).",
      "article_number":"8662463",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662463",
      "html_url":"https://ieeexplore.ieee.org/document/8662463/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662463/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"48",
      "end_page":"50",
      "citing_paper_count":5,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Robot sensing systems",
            "Real-time systems",
            "Collaboration",
            "Multi-robot systems",
            "Program processors",
            "Collision avoidance"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662464",
      "cat_title":"Ultra-High-Speed Wireline",
      "cat_num": 6,
      "title":"6.4 A 0.5-to-2.5GHz Multi-Output Fractional Frequency Synthesizer with 90fs Jitter and -106dBc Spurious Tones Based on Digital Spur Cancellation",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":179,
      "authors":{
        "authors":[
          {
            "affiliation":"University of California, Los Angeles, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701786",
            "id":37086701786,
            "full_name":"Szu-Yao Hung",
            "author_order":1
          },
          {
            "affiliation":"University of California, Los Angeles, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37297591300",
            "id":37297591300,
            "full_name":"Sudhakar Pamarti",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"There is need for a low-power, compact, means of generating multiple, low-jitter, spectrally pure, clock signals at different frequencies using a single reference oscillator, both in wireline and wireless applications, owing to circuit size, cost, and complexity considerations. PLL-based frequency synthesis - analog or digital - can achieve very low jitter and spur levels, but the VCO size and/or power consumption concerns preclude its duplication for multiple on-chip clock generators [1,2]. Open-loop digital methods based on digital-to-phase or digital-to-time converters (DPCs) are compact and employ no power-hungry oscillators, but their circuit errors and mismatches result in strong spurious tones.",
      "article_number":"8662464",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662464",
      "html_url":"https://ieeexplore.ieee.org/document/8662464/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662464/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"262",
      "end_page":"264",
      "citing_paper_count":5,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Jitter",
            "Clocks",
            "Frequency synthesizers",
            "Generators",
            "Frequency conversion",
            "Semiconductor device measurement",
            "Delta-sigma modulation"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662465",
      "cat_title":"Power Amplifiers",
      "cat_num": 4,
      "title":"ISSCC 2019 Session 4 Overview: Power Amplifiers",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":180,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662465",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662465",
      "html_url":"https://ieeexplore.ieee.org/document/8662465/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"72",
      "end_page":"73",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662466",
      "cat_title":"Physiological Monitoring",
      "cat_num": 22,
      "title":"22.3 A 0.5V 9.26μW 15.28mΩ/√Hz Bio-Impedance Sensor IC With 0.55° Overall Phase Error",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":181,
      "authors":{
        "authors":[
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085737598",
            "id":37085737598,
            "full_name":"Kwantae Kim",
            "author_order":1
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37657363200",
            "id":37657363200,
            "full_name":"Ji-Hoon Kim",
            "author_order":2
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698543",
            "id":37086698543,
            "full_name":"Surin Gweon",
            "author_order":3
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086132265",
            "id":37086132265,
            "full_name":"Jiwon Lee",
            "author_order":4
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085573270",
            "id":37085573270,
            "full_name":"Minseo Kim",
            "author_order":5
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085474839",
            "id":37085474839,
            "full_name":"Yongsu Lee",
            "author_order":6
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085865712",
            "id":37085865712,
            "full_name":"Soyeon Kim",
            "author_order":7
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274307200",
            "id":37274307200,
            "full_name":"Hoi-Jun Yoo",
            "author_order":8
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Continuous blood-status monitoring by thoracic impedance or impedance phase measurement [1] is critical in reducing chronic heart failure (CHF) because the symptoms of deterioration are not recognized by patients, thus preventing timely treatment. Therefore, a wearable/implantable bio-impedance (Bio-Z) sensor is required for ambulatory patients to detect early signs of deterioration for appropriate intervention in proper time. Continuous monitoring requires ultralow-power consumption (<;10μW) and it requires the high resolution (<;0.1Ω) to detect small impedance variations [2]. Prior Bio-Z sensor ICs [2-4] do not satisfy these requirements simultaneously because the resolution depends inversely on the power consumption. Furthermore, previous Bio-Z sensors have a large phase error that is unable to accurately (<;1°) and continuously measure phase due to the square-wave modulation scheme of the current generator [3], resulting in intolerable measurement errors [2], or the supply and temperature variations of measurement accuracy due to the limited bandwidth (BW) of readout [2]. Although the pre-demodulation [3] technique can relax BW requirement, conversion loss of sine to square wave demodulation causes SNR degradation by 2/π times, leading to 2.47× increased power consumption.",
      "article_number":"8662466",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662466",
      "html_url":"https://ieeexplore.ieee.org/document/8662466/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662466/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"364",
      "end_page":"366",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Impedance",
            "Integrated circuits",
            "Temperature measurement",
            "Monitoring",
            "Biosensors",
            "Phase measurement",
            "Impedance measurement"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662467",
      "cat_title":"Techniques for Low-Power & High-Performance Wireless",
      "cat_num": 28,
      "title":"28.5 Non-Magnetic 60GHz SOI CMOS Circulator Based on Loss/Dispersion-Engineered Switched Bandpass Filters",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":182,
      "authors":{
        "authors":[
          {
            "affiliation":"Columbia University, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086190850",
            "id":37086190850,
            "full_name":"Aravind Nagulu",
            "author_order":1
          },
          {
            "affiliation":"Columbia University, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37294429900",
            "id":37294429900,
            "full_name":"Harish Krishnaswamy",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"There has been significant recent research on non-magnetic non-reciprocal components at RF and mm-waves, such as circulators and isolators, based on spatio-temporal modulation [1-3]. Circulators enable simultaneous transmit and receive (STAR) on a shared antenna for applications such as full-duplex wireless communication and FMCW radar. While there has been exciting initial progress, existing architectures do not scale well to mm-waves, whether they are based on switch-based conductivity modulation [1, 2]or varactor-based permittivity modulation [3]. Loss levels increase due to losses in the switches or varactors, isolation is degraded due to reflections produced by parasitics, and power consumption is high due to the relatively high modulation frequencies required. In this work, we present a non-magnetic CMOS 60GHz circulator based on spatiotemporal conductivity modulation (STCM) across a loss/dispersion-engineered bandpass filter. This new architecture improves the insertion loss, isolation, power consumption, and spurious response compared to prior art. The 60GHz circulator achieves 3.6dB/3.1dB insertion loss for TX-to-ANT/ANT-to-RX paths, respectively, TX-to-RX isolation > 40dB over 1.3GHz, 3.2dB of ANT-to-RX NF, > +19.5dBm TX-to-ANT/ANT-to-RX IP1dBS and spurious tones lower than -30dBc at both ANT and RX ports at a power consumption of 41mW from 1.2V.",
      "article_number":"8662467",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662467",
      "html_url":"https://ieeexplore.ieee.org/document/8662467/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662467/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"446",
      "end_page":"448",
      "citing_paper_count":13,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Circulators",
            "Power demand",
            "Frequency modulation",
            "Delay lines",
            "Power measurement",
            "Gyrators"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662468",
      "cat_title":"4G/5G Transceivers",
      "cat_num": 21,
      "title":"21.3 A Reconfigurable Bidirectional 28/37/39GHz Front-End Supporting MIMO-TDD, Carrier Aggregation TDD and FDD/Full-Duplex with Self-Interference Cancellation in Digital and Fully Connected Hybrid Beamformers",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":183,
      "authors":{
        "authors":[
          {
            "affiliation":"Carnegie Mellon University, Pittsburgh, PA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086111359",
            "id":37086111359,
            "full_name":"Susnata Mondal",
            "author_order":1
          },
          {
            "affiliation":"Carnegie Mellon University, Pittsburgh, PA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085746006",
            "id":37085746006,
            "full_name":"Rahul Singh",
            "author_order":2
          },
          {
            "affiliation":"Carnegie Mellon University, Pittsburgh, PA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37372242100",
            "id":37372242100,
            "full_name":"Jeyanandh Paramesh",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"This paper presents a 28/37/39GHz front-end applicable to beyond-5G wireless networks. It features three key contributions. First, a fully connected (FC) transmitter architecture is introduced for hybrid beamforming (HBF); it is shown that the power efficiency of FC-HBF is superior to the conventional partially connected (PC) HBF for a given modulation and antenna geometry. Second, a compact/low-cost circuit concept is introduced that supports bi-directional T/R operation concurrently at 28 and 37/39GHz, thereby facilitating multi-antenna carrier-aggregation (CA) or MIMO TDD with high antenna count. Third, a built-in mechanism for dual-band, per antenna, self-interference cancellation (SIC) is introduced, thanks to the FC-HBF architecture. The front-end is applicable to FDD or full-duplex (FD) multi-antenna systems; such SIC is not available in PC-HBF's. Also, the front-end is directly applicable to dual-band digital beamformers (DBF).",
      "article_number":"8662468",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662468",
      "html_url":"https://ieeexplore.ieee.org/document/8662468/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662468/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"348",
      "end_page":"350",
      "citing_paper_count":10,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Antennas",
            "Dual band",
            "Bidirectional control",
            "MIMO communication",
            "Receivers",
            "Radio frequency",
            "Interference cancellation",
            "5G mobile communication"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662469",
      "cat_title":"Plenary Session — Invited Papers",
      "cat_num": 1,
      "title":"1.2 Intelligence on Silicon: From Deep-Neural-Network Accelerators to Brain Mimicking AI-SoCs",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":184,
      "authors":{
        "authors":[
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274307200",
            "id":37274307200,
            "full_name":"Hoi-Jun Yoo",
            "author_order":1
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"While, currently, Artificial-Intelligence technology is affecting all industrial paradigms, it is also impacting lifestyle of all society. AI technology is widely used in most information hardware, software and networking, underlying all consumer technology: smartphones, home appliances and the Web.",
      "article_number":"8662469",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662469",
      "html_url":"https://ieeexplore.ieee.org/document/8662469/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662469/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"20",
      "end_page":"26",
      "citing_paper_count":13,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Artificial intelligence",
            "Computer architecture",
            "Servers",
            "Hardware",
            "Mobile handsets",
            "Program processors",
            "Power demand"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662470",
      "cat_title":"Frequency Generation & Interference Mitigation",
      "cat_num": 26,
      "title":"26.2 A 0.08mm2 25.5-to-29.9GHz Multi-Resonant-RLCM-Tank VCO Using a Single-Turn Multi-Tap Inductor and CM-Only Capacitors Achieving 191.6dBc/Hz FoM and 130kHz 1/f3 PN Corner",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":185,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086415403",
            "id":37086415403,
            "full_name":"Hao Guo",
            "author_order":1
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086049173",
            "id":37086049173,
            "full_name":"Yong Chen",
            "author_order":2
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37270203500",
            "id":37270203500,
            "full_name":"Pui-In Mak",
            "author_order":3
          },
          {
            "affiliation":"Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal",
            "authorUrl":"https://ieeexplore.ieee.org/author/37272711500",
            "id":37272711500,
            "full_name":"Rui P. Martins",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"VCO designs have evolved from single-resonant LC-tank VCOs to the recent multiresonant RLCM (Resistor-Inductor-Capacitor-Mutual-inductance) tank VCOs that allow reshaping of VCO phase-noise (PN) impulse sensitivity function (ISF). Two recent RF VCOs [1,2] exploited the 2nd-harmonic resonance to impede the flicker-noise upconversion, achieving an FoM@1MHz of up to 195.4dBc/Hz (Fig. 26.2.1). Specifically, the RLCM tank in [1] tailors a multi-turn inductor with a positive mutual coupling factor (k>0) to generate an implicit common-mode (CM) resonance at 2× the oscillation frequency (FOSC). Yet, the CM resonance has a quality factor (Q) that is ~50% of its differential-mode (DM) counterpart, due to partial magnetic-flux cancellation within the multi-turn inductor. In [2], the transformer-based RLCM tank offers two intrinsically high-Q resonances at FOSC and 2FOSC that can effectively suppress PN in the 1/f2-to-1/f3 PN regions. Still, when migrating to mm-waves both [1] and [2] face their respective challenges. A large fixed DM capacitor (CDM) for fulfilling the DM-to-CM capacitance ratio of [1] largely limits the tuning range (TR) at mm-wave. For [2], its high-ratio multiturn transformer cannot maintain its Q at mm-waves.",
      "article_number":"8662470",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662470",
      "html_url":"https://ieeexplore.ieee.org/document/8662470/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662470/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"410",
      "end_page":"412",
      "citing_paper_count":7,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Voltage-controlled oscillators",
            "Inductors",
            "Harmonic analysis",
            "Varactors",
            "Resonant frequency"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662471",
      "cat_title":"Machine Learning",
      "cat_num": 7,
      "title":"ISSCC 2019 Session 7 Overview: Machine Learning",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":186,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662471",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662471",
      "html_url":"https://ieeexplore.ieee.org/document/8662471/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"128",
      "end_page":"129",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662472",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"F1: Sub-6GHz 5G Radio Circuits and Systems: From Concepts to Silicon",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":187,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Provides an abstract of the tutorial presentation and may include a brief professional biography of the presenter. The complete presentation was not made available for publication as part of the conference proceedings.",
      "article_number":"8662472",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662472",
      "html_url":"https://ieeexplore.ieee.org/document/8662472/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662472/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"496",
      "end_page":"497",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "5G mobile communication",
            "Radio frequency",
            "Silicon",
            "Wireless communication",
            "System analysis and design",
            "MIMO communication",
            "Microwave circuits"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662473",
      "cat_title":"Quantum & Photonics Technologies",
      "cat_num": 29,
      "title":"29.5 A Single-Chip Optical Phased Array in a 3D-Integrated Silicon Photonics/65nm CMOS Technology",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":188,
      "authors":{
        "authors":[
          {
            "affiliation":"University of California, Berkeley, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086190761",
            "id":37086190761,
            "full_name":"Taehwan Kim",
            "author_order":1
          },
          {
            "affiliation":"University of California, Berkeley, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37689786600",
            "id":37689786600,
            "full_name":"Pavan Bhargava",
            "author_order":2
          },
          {
            "affiliation":"Massachusetts Institute of Technology, Cambridge, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085522166",
            "id":37085522166,
            "full_name":"Christopher V. Poulton",
            "author_order":3
          },
          {
            "affiliation":"Massachusetts Institute of Technology, Cambridge, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37061106900",
            "id":37061106900,
            "full_name":"Jelena Notaros",
            "author_order":4
          },
          {
            "affiliation":"Massachusetts Institute of Technology, Cambridge, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38489636800",
            "id":38489636800,
            "full_name":"Ami Yaacobi",
            "author_order":5
          },
          {
            "affiliation":"Massachusetts Institute of Technology, Cambridge, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37860234200",
            "id":37860234200,
            "full_name":"Erman Timurdogan",
            "author_order":6
          },
          {
            "affiliation":"Colleges of Nanoscale Science and Engineering, Albany, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085862318",
            "id":37085862318,
            "full_name":"Christopher Baiocco",
            "author_order":7
          },
          {
            "affiliation":"Colleges of Nanoscale Science and Engineering, Albany, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37542707300",
            "id":37542707300,
            "full_name":"Nicholas Fahrenkopf",
            "author_order":8
          },
          {
            "affiliation":"Colleges of Nanoscale Science and Engineering, Albany, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086397774",
            "id":37086397774,
            "full_name":"Seth Kruger",
            "author_order":9
          },
          {
            "affiliation":"Colleges of Nanoscale Science and Engineering, Albany, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089133696",
            "id":37089133696,
            "full_name":"Tat Ngai",
            "author_order":10
          },
          {
            "affiliation":"Colleges of Nanoscale Science and Engineering, Albany, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700610",
            "id":37086700610,
            "full_name":"Yukta Timalsina",
            "author_order":11
          },
          {
            "affiliation":"Massachusetts Institute of Technology, Cambridge, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274701400",
            "id":37274701400,
            "full_name":"Michael R. Watts",
            "author_order":12
          },
          {
            "affiliation":"University of California, Berkeley, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37283724300",
            "id":37283724300,
            "full_name":"Vladimir Stojanovic",
            "author_order":13
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The realization of a low-cost and robust optical beam-steering platform is a key enabler for a number of applications, including light detection and ranging (LIDAR) and free-space optical communications (FSO). Optical phased arrays (OPAs) have emerged as a promising solution, due to advancements in photonic integrated circuits (PIC) foundry processes, which have enabled high-precision fabrication of PICs with a large number of components [1]-[3]. In order to meet steering range and directivity requirements in systems such as autonomous vehicles, a clear path to scaling OPAs to millimeter-scale apertures with thousands of tight-pitched antenna elements is critical. As the element count grows, independent phase control for each element becomes crucial since maintaining coherence between elements becomes more difficult due to process variations. Moreover, independent control allows for unique system capabilities, such as multi-beam formation and converging/adaptive beams, which makes OPAs a particularly attractive solid-state beamforming technology.",
      "article_number":"8662473",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662473",
      "html_url":"https://ieeexplore.ieee.org/document/8662473/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662473/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"464",
      "end_page":"466",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Optical device fabrication",
            "Photonics",
            "Phased arrays",
            "Laser beams",
            "Optical arrays",
            "Optical waveguides",
            "Integrated optics"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662474",
      "cat_title":"Techniques for Low-Power & High-Performance Wireless",
      "cat_num": 28,
      "title":"28.8 A 21dBm-OP1dB 20.3%-Efficiency -131.8dBm/Hz-Noise X-Band Cartesian-Error-Feedback Transmitter with Fully Integrated Power Amplifier in 65nm CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":189,
      "authors":{
        "authors":[
          {
            "affiliation":"University of California, Davis, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085736961",
            "id":37085736961,
            "full_name":"Jinbo Li",
            "author_order":1
          },
          {
            "affiliation":"Zhejiang University, Hangzhou, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37273450100",
            "id":37273450100,
            "full_name":"Zhiwei Xu",
            "author_order":2
          },
          {
            "affiliation":"University of California, Davis, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37273071600",
            "id":37273071600,
            "full_name":"Qun J. Gu",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The increase of carrier frequency enables the utilization of the abundant highfrequency resource to meet the ceaseless demand for high data-rates. With respect to the transmitter, the design challenges include linear and high-efficiency PAs at high frequencies, low out-of-band (OOB) noise for frequency division duplex (FDD) applications, etc. Moreover, the integration of PAs on the CMOS die with other transmitter blocks greatly reduces the form factor and cuts down the cost. Among various linearization techniques, the Cartesian feedback architecture excels in its robustness against the process, voltage and temperature (PVT) variations as well as aging effects, but suffers from the noise-linearity trade-off caused by the feedback path [1-3]. To mitigate this issue, a Cartesian errorfeedback architecture is proposed by adopting a reference path to cancel the signal before the feedback path and only leave the error information in principle. In this work, an X-band Cartesian error-feedback transmitter with a fully integrated power amplifier in bulk CMOS is implemented, and delivers maximum power (PSAT) of 21.4dBm and output-referred 1dB compression point (OP1dB) of 21dBm. At PSAT and OP1dB, the PA efficiency reaches 33.3% and 30.3%, with total system efficiency of 22.3% and 20.3%, respectively. Compared with the open-loop condition, the closed-loop transmitter demonstrates up to 13.6dB suppression of ACLR using WCDMA uplink (UL) signals, and improves EVM by over 6dB for 4Ms/s 64-QAM signals and over 3dB up to 16Ms/s signals. The out-of-band noise at 100MHz is -133/-131.8dBm/Hz for the lower and upper sidebands respectively.",
      "article_number":"8662474",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662474",
      "html_url":"https://ieeexplore.ieee.org/document/8662474/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662474/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"452",
      "end_page":"454",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Transmitters",
            "Power generation",
            "Switches",
            "Multiaccess communication",
            "Spread spectrum communication",
            "Gain",
            "Linearity"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662475",
      "cat_title":"DC-DC Converters",
      "cat_num": 8,
      "title":"8.1 A 93.8% Peak Efficiency, 5V-Input, 10A Max ILOAD Flying Capacitor Multilevel Converter in 22nm CMOS Featuring Wide Output Voltage Range and Flying Capacitor Precharging",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":190,
      "authors":{
        "authors":[
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/38232632000",
            "id":38232632000,
            "full_name":"Christopher Schaef",
            "author_order":1
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085734170",
            "id":37085734170,
            "full_name":"Sheldon Weng",
            "author_order":2
          },
          {
            "affiliation":"Intel, Chandler, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37076270700",
            "id":37076270700,
            "full_name":"Beomseok Choi",
            "author_order":3
          },
          {
            "affiliation":"Intel, Chandler, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37885630800",
            "id":37885630800,
            "full_name":"William Lambert",
            "author_order":4
          },
          {
            "affiliation":"Intel, Chandler, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37267375200",
            "id":37267375200,
            "full_name":"Kaladhar Radhakrishnan",
            "author_order":5
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085469601",
            "id":37085469601,
            "full_name":"Krishnan Ravichandran",
            "author_order":6
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37285026600",
            "id":37285026600,
            "full_name":"James Tschanz",
            "author_order":7
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37268283400",
            "id":37268283400,
            "full_name":"Vivek De",
            "author_order":8
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Power delivery for compute SoCs has become a major challenge due to increasing current demands, shrinking form factors, as well as highly dynamic load patterns. Traditional inductive topologies like buck converters still require large inductances since switching frequencies cannot be increased without degrading efficiency. As a result, converter sizes are difficult to scale and transient responses are slow. On the other hand, switched capacitor converters (SCCs) are promising for small form factors and offer fast transient response since they do not require large inductors. However, SCCs can achieve high efficiency only at fixed conversion ratios, thus limiting their usage since a wide continuous range of input and output voltages are needed in SoC platforms. Hybrid converters offer the combined benefits of conventional buck and SC topologies [1]-[3]. They can provide superior power density and efficiency by reducing both inductance and capacitance requirements significantly. Since they use stacked low voltage transistors like SCCs, higher switching frequencies can be achieved without degrading efficiency. In addition, soft-charging of the flying capacitors through the inductor eliminates charge-sharing losses present in pure SCCs.",
      "article_number":"8662475",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662475",
      "html_url":"https://ieeexplore.ieee.org/document/8662475/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662475/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"146",
      "end_page":"148",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Capacitors",
            "Pulse width modulation",
            "Voltage measurement",
            "Voltage control",
            "Switches",
            "Topology",
            "Switching frequency"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662476",
      "cat_title":"Machine Learning",
      "cat_num": 7,
      "title":"7.1 An 11.5TOPS/W 1024-MAC Butterfly Structure Dual-Core Sparsity-Aware Neural Processing Unit in 8nm Flagship Mobile SoC",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":191,
      "authors":{
        "authors":[
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699419",
            "id":37086699419,
            "full_name":"Jinook Song",
            "author_order":1
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698164",
            "id":37086698164,
            "full_name":"Yunkyo Cho",
            "author_order":2
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700174",
            "id":37086700174,
            "full_name":"Jun-Seok Park",
            "author_order":3
          },
          {
            "affiliation":"Samsung Advanced Institute of Technology, Suwon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37573972400",
            "id":37573972400,
            "full_name":"Jun-Woo Jang",
            "author_order":4
          },
          {
            "affiliation":"Samsung Advanced Institute of Technology, Suwon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087095365",
            "id":37087095365,
            "full_name":"Sehwan Lee",
            "author_order":5
          },
          {
            "affiliation":"Samsung Advanced Institute of Technology, Suwon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37277431100",
            "id":37277431100,
            "full_name":"Joon-Ho Song",
            "author_order":6
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700202",
            "id":37086700202,
            "full_name":"Jae-Gon Lee",
            "author_order":7
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38238522400",
            "id":38238522400,
            "full_name":"Inyup Kang",
            "author_order":8
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Deep learning has been widely applied for image and speech recognition. Response time, connectivity, privacy and security drive applications towards mobile platforms rather than cloud. For mobile systems-on-a-chip (SoCs), energy-efficient neural processing units (NPU) have been studied for performing the convolutional layers (CLs) and fully-connected layers (FCLs) [2-5] in deep neural networks. Moreover, considering that neural networks are getting deeper, the NPU needs to integrate 1K or even more multiply/accumulate (MAC) units. For energy efficiency, compression of neural networks has been studied by pruning neural connections and quantizing weights and features with 8b or even lower fixed-point precision without accuracy loss [1]. A hardware accelerator exploited network sparsity for high utilization of MAC units [3]. However, since it is challenging to predict where pruning is possible, the accelerator needed complex circuitry for selecting an array of features corresponding to an array of non-zero weights. For reducing the power of MAC operations, bit-serial multipliers have been applied [5]. Generally, extremely low- or variable-bit-precision neural networks need to be carefully trained.",
      "article_number":"8662476",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662476",
      "html_url":"https://ieeexplore.ieee.org/document/8662476/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662476/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"130",
      "end_page":"132",
      "citing_paper_count":35,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Parallel processing",
            "Neural networks",
            "Kernel",
            "Semiconductor device measurement",
            "Bandwidth",
            "Central Processing Unit",
            "Clocks"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662477",
      "cat_title":"DC-DC Converters",
      "cat_num": 8,
      "title":"8.7 A 2MHz 4-to-60VIN Buck-Boost Converter for Automotive Use Achieving 95% Efficiency and CISPR 25 Class 5 Standard",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":192,
      "authors":{
        "authors":[
          {
            "affiliation":"Analog Devices, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702466",
            "id":37086702466,
            "full_name":"Jing Xue",
            "author_order":1
          },
          {
            "affiliation":"Analog Devices, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38087491000",
            "id":38087491000,
            "full_name":"Min Kyu Song",
            "author_order":2
          },
          {
            "affiliation":"Analog Devices, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085725638",
            "id":37085725638,
            "full_name":"Xugang Ke",
            "author_order":3
          },
          {
            "affiliation":"Analog Devices, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086703009",
            "id":37086703009,
            "full_name":"Min Chen",
            "author_order":4
          },
          {
            "affiliation":"Analog Devices, Milpitas, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702534",
            "id":37086702534,
            "full_name":"Leonard Shtargot",
            "author_order":5
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"High-voltage highly efficient switching power converters have gained high popularity in automotive applications. Powered by the car battery (VIN), the converters need to experience a wide VIN range from 4V to 60V under harsh cold crank and load dump environments. This requires the converter to accomplish a fine output voltage (VOUT) regulation, seamless mode transition for VIN above, below or equal to VOUT. Conventional buck or boost converters can only achieve monotonic step-down or step-up conversion. Other solutions such as standalone boost and buck, or SEPIC converters [1, 2] either require multiple cascaded power stages or suffer from lower system efficiency, larger footprint and higher bill-of material cost. The buck-boost converter thusly becomes a promising topology by its rather simple power-stage structure and wide conversion ratio [3-5]. However, the electromagnetic interference (EMI), power loss, and complicated control scheme are challenging with its inherent four-switch operation.",
      "article_number":"8662477",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662477",
      "html_url":"https://ieeexplore.ieee.org/document/8662477/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662477/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"158",
      "end_page":"160",
      "citing_paper_count":2,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Switches",
            "Electromagnetic interference",
            "Inductors",
            "Automotive applications",
            "Current control",
            "Current measurement",
            "DC-DC power converters"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662478",
      "cat_title":"Power Amplifiers",
      "cat_num": 4,
      "title":"4.9 A 60GHz CMOS Power Amplifier with Cascaded Asymmetric Distributed-Active-Transformer Achieving Watt-Level Peak Output Power with 20.8% PAE and Supporting 2Gsym/s 64-QAM Modulation",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":193,
      "authors":{
        "authors":[
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086428239",
            "id":37086428239,
            "full_name":"Huy Thong Nguyen",
            "author_order":1
          },
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086171376",
            "id":37086171376,
            "full_name":"Doohwan Jung",
            "author_order":2
          },
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37538488700",
            "id":37538488700,
            "full_name":"Hua Wang",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Since its invention in early 2000s, Distributed Active Transformer (DAT) has been a popular power-combiner technique for high-power high-efficiency Power Amplifiers (PAs) in voltage-limited Silicon processes at GHz frequencies [1, 2]. However, successful DAT implementations at high mm-wave frequencies still remain elusive. Substantial inter-winding capacitance causes asymmetry in impedance transformation among the DAT sections, resulting in mismatched and non-optimum loads for high-frequency mm-wave DAT PAs, including those using transformer-based DAT combiners [3]. Moreover, the DAT physical size at mm-wave frequencies is comparable to a mm-wave signal wavelength, which leads to significant physical phase delays between DAT sections. As a result, the combined vectoral signal at the DAT output is substantially mismatched, causing appreciable degradation in the DAT output power and efficiency [4].",
      "article_number":"8662478",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662478",
      "html_url":"https://ieeexplore.ieee.org/document/8662478/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662478/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"90",
      "end_page":"92",
      "citing_paper_count":15,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Impedance",
            "Power generation",
            "Modulation",
            "Mathematical model",
            "Power amplifiers",
            "Capacitance",
            "Load modeling"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662479",
      "cat_title":"Ultra-High-Speed Wireline",
      "cat_num": 6,
      "title":"6.6 A 128Gb/s 1.3pJ/b PAM-4 Transmitter with Reconfigurable 3-Tap FFE in 14nm CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":194,
      "authors":{
        "authors":[
          {
            "affiliation":"IBM T. J. Watson Research Center, Yorktown Heights, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37295605500",
            "id":37295605500,
            "full_name":"Zeynep Toprak-Deniz",
            "author_order":1
          },
          {
            "affiliation":"IBM T. J. Watson Research Center, Yorktown Heights, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37589769900",
            "id":37589769900,
            "full_name":"Jonathan E. Proesel",
            "author_order":2
          },
          {
            "affiliation":"IBM T. J. Watson Research Center, Yorktown Heights, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37300094000",
            "id":37300094000,
            "full_name":"John F. Bulzacchelli",
            "author_order":3
          },
          {
            "affiliation":"IBM T. J. Watson Research Center, Yorktown Heights, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37297556600",
            "id":37297556600,
            "full_name":"Herschel A. Ainspan",
            "author_order":4
          },
          {
            "affiliation":"IBM T. J. Watson Research Center, Yorktown Heights, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37282304800",
            "id":37282304800,
            "full_name":"Timothy O. Dickson",
            "author_order":5
          },
          {
            "affiliation":"IBM T. J. Watson Research Center, Yorktown Heights, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37563871600",
            "id":37563871600,
            "full_name":"Michael P. Beakes",
            "author_order":6
          },
          {
            "affiliation":"IBM T. J. Watson Research Center, Yorktown Heights, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37275578800",
            "id":37275578800,
            "full_name":"Mounir Meghelli",
            "author_order":7
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The ever-increasing demand for higher bandwidth continues to fuel the need for faster and more power-efficient IOs, with the next generation high-speed serial links expected to reach data rates higher than 112Gb/s using PAM-4 signaling [1-3]. While PAM-4 spectral efficiency is better than that of NRZ, it is less tolerant of residual ISI and noise. As a consequence, a driver with high bandwidth and large output amplitude is required. This paper presents a 64Gbaud PAM-4 TX with a fully reconfigurable 3-tap FFE, which achieves a power efficiency of 1.3pJ/b in PAM-4 mode and 2.7pJ/b in NRZ mode for a differential output swing of 1Vppd. A feature of the FFE construction is the use of fully re-assignable FFE segments among the 3 taps, which allows a reduced number of segments for lower capacitance and higher driver bandwidth. To minimize power consumption, a quarter-rate clocking architecture is adopted with a tailless 4:1 multiplexer, which also acts as a pre-driver to a tailless CML output driver.",
      "article_number":"8662479",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662479",
      "html_url":"https://ieeexplore.ieee.org/document/8662479/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662479/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"122",
      "end_page":"124",
      "citing_paper_count":18,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Clocks",
            "Electrostatic discharges",
            "Timing",
            "Transmitters",
            "Optical signal processing",
            "Loss measurement",
            "Bandwidth"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662480",
      "cat_title":"Quantum & Photonics Technologies",
      "cat_num": 29,
      "title":"29.1 A 28nm Bulk-CMOS 4-to-8GHz ¡2mW Cryogenic Pulse Modulator for Scalable Quantum Computing",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":195,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Massachusetts, Amherst, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37571716200",
            "id":37571716200,
            "full_name":"Joseph C. Bardin",
            "author_order":1
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089141204",
            "id":37089141204,
            "full_name":"Evan Jeffrey",
            "author_order":2
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699463",
            "id":37086699463,
            "full_name":"Erik Lucero",
            "author_order":3
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37364325500",
            "id":37364325500,
            "full_name":"Trent Huang",
            "author_order":4
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086339731",
            "id":37086339731,
            "full_name":"Ofer Naaman",
            "author_order":5
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698637",
            "id":37086698637,
            "full_name":"Rami Barends",
            "author_order":6
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702829",
            "id":37086702829,
            "full_name":"Ted White",
            "author_order":7
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086703046",
            "id":37086703046,
            "full_name":"Marissa Giustina",
            "author_order":8
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698700",
            "id":37086698700,
            "full_name":"Daniel Sank",
            "author_order":9
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701976",
            "id":37086701976,
            "full_name":"Pedram Roushan",
            "author_order":10
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701017",
            "id":37086701017,
            "full_name":"Kunal Arya",
            "author_order":11
          },
          {
            "affiliation":"University of California, Santa Barbara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702292",
            "id":37086702292,
            "full_name":"Benjamin Chiaro",
            "author_order":12
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699659",
            "id":37086699659,
            "full_name":"Julian Kelly",
            "author_order":13
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38185868600",
            "id":38185868600,
            "full_name":"Jimmy Chen",
            "author_order":14
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701028",
            "id":37086701028,
            "full_name":"Brian Burkett",
            "author_order":15
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702882",
            "id":37086702882,
            "full_name":"Yu Chen",
            "author_order":16
          },
          {
            "affiliation":"University of California, Santa Barbara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698247",
            "id":37086698247,
            "full_name":"Andrew Dunsworth",
            "author_order":17
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37285184800",
            "id":37285184800,
            "full_name":"Austin Fowler",
            "author_order":18
          },
          {
            "affiliation":"University of California, Santa Barbara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701555",
            "id":37086701555,
            "full_name":"Brooks Foxen",
            "author_order":19
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698672",
            "id":37086698672,
            "full_name":"Craig Gidney",
            "author_order":20
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700390",
            "id":37086700390,
            "full_name":"Rob Graff",
            "author_order":21
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698013",
            "id":37086698013,
            "full_name":"Paul Klimov",
            "author_order":22
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701181",
            "id":37086701181,
            "full_name":"Josh Mutus",
            "author_order":23
          },
          {
            "affiliation":"University of California, Santa Barbara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702669",
            "id":37086702669,
            "full_name":"Matthew McEwen",
            "author_order":24
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698901",
            "id":37086698901,
            "full_name":"Anthony Megrant",
            "author_order":25
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702458",
            "id":37086702458,
            "full_name":"Matthew Neeley",
            "author_order":26
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699325",
            "id":37086699325,
            "full_name":"Charles Neill",
            "author_order":27
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700505",
            "id":37086700505,
            "full_name":"Chris Quintana",
            "author_order":28
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086703167",
            "id":37086703167,
            "full_name":"Amit Vainsencher",
            "author_order":29
          },
          {
            "affiliation":"Google, Los Angeles, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37397702800",
            "id":37397702800,
            "full_name":"Hartmut Neven",
            "author_order":30
          },
          {
            "affiliation":"Google, Goleta, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37319851200",
            "id":37319851200,
            "full_name":"John Martinis",
            "author_order":31
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"While quantum processors are typically cooled to <; 25 mK to avoid thermal disturbances to their delicate quantum states, all qubits still suffer decoherence and gate errors. As such, quantum error correction is needed to fully harness the power of quantum computing (QC). Current projections indicate that > 1,000 physical qubits will be required to encode one error-corrected qubit [1]. Implementing a system with 1,000 error-corrected qubits will likely require moving from the contemporary paradigm where control and readout of the quantum processor is carried out using racks of room temperature electronics to one in which integrated control/readout circuits are located within the cryogenic environment and connected to the quantum processor through superconducting interconnects [2]. This is a major challenge, as the cryo ICs must be high performance and very low power (eventually <; 1 mW/qubit). In this paper, we report the design and system-level characterization of a prototype cryo-CMOS IC for performing XY gate operations on transmon (XMON) qubits.",
      "article_number":"8662480",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662480",
      "html_url":"https://ieeexplore.ieee.org/document/8662480/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662480/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"456",
      "end_page":"458",
      "citing_paper_count":30,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Qubit",
            "Integrated circuits",
            "Standards",
            "Current measurement",
            "Logic gates",
            "Cryogenics"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662481",
      "cat_title":"Advanced Wireline Techniques",
      "cat_num": 30,
      "title":"30.9 A 140fsrms-Jitter and -72dBc-Reference-Spur Ring-VCO-Based Injection-Locked Clock Multiplier Using a Background Triple-Point Frequency/Phase/Slope Calibrator",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":196,
      "authors":{
        "authors":[
          {
            "affiliation":"Ulsan National Institute of Science and Technology, Ulsan, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085811644",
            "id":37085811644,
            "full_name":"Seyeon Yoo",
            "author_order":1
          },
          {
            "affiliation":"Ulsan National Institute of Science and Technology, Ulsan, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085642126",
            "id":37085642126,
            "full_name":"Seojin Choi",
            "author_order":2
          },
          {
            "affiliation":"Ulsan National Institute of Science and Technology, Ulsan, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085474853",
            "id":37085474853,
            "full_name":"Yongsun Lee",
            "author_order":3
          },
          {
            "affiliation":"Ulsan National Institute of Science and Technology, Ulsan, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085464308",
            "id":37085464308,
            "full_name":"Taeho Seong",
            "author_order":4
          },
          {
            "affiliation":"Ulsan National Institute of Science and Technology, Ulsan, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085687704",
            "id":37085687704,
            "full_name":"Younghyun Lim",
            "author_order":5
          },
          {
            "affiliation":"Ulsan National Institute of Science and Technology, Ulsan, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37405965600",
            "id":37405965600,
            "full_name":"Jaehyouk Choi",
            "author_order":6
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"An injection-locked clock multiplier (ILCM) is one of the best options to generate low-jitter high-frequency signals, while using a ring VCO. In the sense that the VCO jitter is removed periodically by the reference clock, SREF, an MDLL also can be considered to be an ILCM. However, the most critical problem of ILCMs is that their jitter performance can degrade easily due to PVT. To ensure ultra-low jitter robustly, ILCMs must be equipped with background calibration that continuously adjusts the free-running frequency of the VCO, fVCO, to stay close to the target frequency, NfREF, where N is the multiplication factor and fREF is the frequency of SREF, thereby minimizing the frequency error. To date, various calibrating methods have been developed, and many of them [1]-[4] successfully tracked fVCO and prevented the degradation in random jitter, but none of the ILCMs succeeded in reducing reference spurs to a level comparable to that of PLLs. This is because even a slight phase error of an edge of the output signal, SOUT, could result in large reference spurs [1]. There are three major causes of the phase error, the first of which is the frequency error due to drifts in fVCO away from NfREF, which is the main target of prior calibrators. The second cause is the phase offset, which is generated due to any systematic errors of calibrators, such as mismatches in delay cells, input offsets of phase detectors, and limited resolution of digital circuits. Recently, state-of-the-art ILCMs [3], [4] successfully addressed these two causes, but they still could not reduce reference spurs to less than -65dBc. This is because, to date, none of the ILCMs has considered the third cause, i.e., the slope modulation of the edges of SOUT, which occurs due to the periodic injection of SREF.",
      "article_number":"8662481",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662481",
      "html_url":"https://ieeexplore.ieee.org/document/8662481/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662481/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"490",
      "end_page":"492",
      "citing_paper_count":1,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Jitter",
            "Calibration",
            "Voltage-controlled oscillators",
            "Frequency modulation",
            "Clocks",
            "Delays",
            "Image edge detection"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662482",
      "cat_title":"Ultra-High-Speed Wireline",
      "cat_num": 6,
      "title":"6.5 A 400Gb/s Transceiver for PAM-4 Optical Direct-Detect Application in 16nm FinFET",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":197,
      "authors":{
        "authors":[
          {
            "affiliation":"Inphi Corporation, Singapore, Singapore",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085669523",
            "id":37085669523,
            "full_name":"C. Loi",
            "author_order":1
          },
          {
            "affiliation":"Inphi Corporation, Irvine, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088744376",
            "id":37088744376,
            "full_name":"A. Mellati",
            "author_order":2
          },
          {
            "affiliation":"Inphi Corporation, Santa Clara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085670808",
            "id":37085670808,
            "full_name":"A. Tan",
            "author_order":3
          },
          {
            "affiliation":"Inphi Corporation, Santa Clara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088728756",
            "id":37088728756,
            "full_name":"A. Farhoodfar",
            "author_order":4
          },
          {
            "affiliation":"Inphi Corporation, Singapore, Singapore",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085672560",
            "id":37085672560,
            "full_name":"A. Tiruvur",
            "author_order":5
          },
          {
            "affiliation":"Inphi Corporation, Santa Clara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37589998800",
            "id":37589998800,
            "full_name":"B. Helal",
            "author_order":6
          },
          {
            "affiliation":"Inphi Corporation, Northants, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37697810300",
            "id":37697810300,
            "full_name":"B. Killips",
            "author_order":7
          },
          {
            "affiliation":"Inphi Corporation, Santa Clara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088728690",
            "id":37088728690,
            "full_name":"F. Rad",
            "author_order":8
          },
          {
            "affiliation":"Inphi Corporation, Santa Clara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37295892800",
            "id":37295892800,
            "full_name":"J. Riani",
            "author_order":9
          },
          {
            "affiliation":"Inphi Corporation, Santa Clara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38201870700",
            "id":38201870700,
            "full_name":"J. Pernillo",
            "author_order":10
          },
          {
            "affiliation":"Inphi Corporation, Singapore, Singapore",
            "authorUrl":"https://ieeexplore.ieee.org/author/37836668500",
            "id":37836668500,
            "full_name":"J. Sun",
            "author_order":11
          },
          {
            "affiliation":"Inphi Corporation, Santa Clara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089077595",
            "id":37089077595,
            "full_name":"J. Wong",
            "author_order":12
          },
          {
            "affiliation":"Inphi Corporation, Irvine, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088725038",
            "id":37088725038,
            "full_name":"K. Abdelhalim",
            "author_order":13
          },
          {
            "affiliation":"Inphi Corporation, Santa Clara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38061630700",
            "id":38061630700,
            "full_name":"K. Gopalakrishnan",
            "author_order":14
          },
          {
            "affiliation":"Inphi Corporation, Irvine, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088729488",
            "id":37088729488,
            "full_name":"K. Kim",
            "author_order":15
          },
          {
            "affiliation":"Inphi Corporation, Santa Clara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37831133000",
            "id":37831133000,
            "full_name":"L. Tse",
            "author_order":16
          },
          {
            "affiliation":"Inphi Corporation, Irvine, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088729025",
            "id":37088729025,
            "full_name":"M. Davoodi",
            "author_order":17
          },
          {
            "affiliation":"Inphi Corporation, Irvine, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276637900",
            "id":37276637900,
            "full_name":"M. Le",
            "author_order":18
          },
          {
            "affiliation":"Inphi Corporation, Santa Clara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37539173500",
            "id":37539173500,
            "full_name":"M. Zhang",
            "author_order":19
          },
          {
            "affiliation":"Inphi Corporation, Irvine, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38016600600",
            "id":38016600600,
            "full_name":"M. Talegaonkar",
            "author_order":20
          },
          {
            "affiliation":"Inphi Corporation, Irvine, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089045267",
            "id":37089045267,
            "full_name":"P. Prabha",
            "author_order":21
          },
          {
            "affiliation":"Inphi Corporation, Santa Clara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37271393000",
            "id":37271393000,
            "full_name":"R. Mohanavelu",
            "author_order":22
          },
          {
            "affiliation":"Inphi Corporation, Singapore, Singapore",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088722871",
            "id":37088722871,
            "full_name":"S. Chong",
            "author_order":23
          },
          {
            "affiliation":"Inphi Corporation, Northants, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37267526400",
            "id":37267526400,
            "full_name":"S. Forey",
            "author_order":24
          },
          {
            "affiliation":"Inphi Corporation, Santa Clara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088747003",
            "id":37088747003,
            "full_name":"S. Netto",
            "author_order":25
          },
          {
            "affiliation":"Inphi Corporation, Santa Clara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37296603100",
            "id":37296603100,
            "full_name":"S. Bhoja",
            "author_order":26
          },
          {
            "affiliation":"Inphi Corporation, Singapore, Singapore",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088745867",
            "id":37088745867,
            "full_name":"W. Liew",
            "author_order":27
          },
          {
            "affiliation":"Inphi Corporation, Santa Clara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38028504300",
            "id":38028504300,
            "full_name":"Y. Duan",
            "author_order":28
          },
          {
            "affiliation":"Inphi Corporation, Santa Clara, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37554070900",
            "id":37554070900,
            "full_name":"Y. Liao",
            "author_order":29
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"PAM-4 has become the mainstream modulation format for short-reach (<;2km) optical interconnects at data rates of 50Gb/s and above [1,2]. For more efficient utilization of optical bandwidth in large-scale data centers, data rates of 100Gb/s per wavelength are required. This data rate imposes aggressive requirements on transceiver bandwidth (BW) and jitter. In addition, due to thermal constraints, transceivers must consume low power to help meet optical module power budgets specified by the multisource agreements (MSA) such as QSFP-DD and OSFP. This paper presents a low-power and low-jitter 4×100Gb/s transceiver for PAM-4 optical interconnects.",
      "article_number":"8662482",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662482",
      "html_url":"https://ieeexplore.ieee.org/document/8662482/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662482/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"120",
      "end_page":"122",
      "citing_paper_count":9,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Clocks",
            "Transceivers",
            "Jitter",
            "Optical transmitters",
            "FinFETs",
            "Phase locked loops",
            "Temperature measurement"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662483",
      "cat_title":"Image Sensors",
      "cat_num": 5,
      "title":"5.8 A 32×32-Pixel 0.9THz Imager with Pixel-Parallel 12b VCO-Based ADC in 0.18μm CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":198,
      "authors":{
        "authors":[
          {
            "affiliation":"Hokkaido University, Sapporo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086494657",
            "id":37086494657,
            "full_name":"Sayuri Yokoyama",
            "author_order":1
          },
          {
            "affiliation":"Hokkaido University, Sapporo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37267174600",
            "id":37267174600,
            "full_name":"Masayuki Ikebe",
            "author_order":2
          },
          {
            "affiliation":"Hokkaido University, Sapporo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086494011",
            "id":37086494011,
            "full_name":"Yuri Kanazawa",
            "author_order":3
          },
          {
            "affiliation":"Hokkaido University, Sapporo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701313",
            "id":37086701313,
            "full_name":"Takahiro Ikegami",
            "author_order":4
          },
          {
            "affiliation":"Hokkaido University, Sapporo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086454592",
            "id":37086454592,
            "full_name":"Prasoon Ambalathankandy",
            "author_order":5
          },
          {
            "affiliation":"Hokkaido University, Sapporo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700337",
            "id":37086700337,
            "full_name":"Shota Hiramatsu",
            "author_order":6
          },
          {
            "affiliation":"Hokkaido University, Sapporo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37267082800",
            "id":37267082800,
            "full_name":"Eiichi Sano",
            "author_order":7
          },
          {
            "affiliation":"RIKEN, Sendai, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38547138900",
            "id":38547138900,
            "full_name":"Yuma Takida",
            "author_order":8
          },
          {
            "affiliation":"RIKEN, Sendai, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37283869500",
            "id":37283869500,
            "full_name":"HIroaki Minamide",
            "author_order":9
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"There are many compelling characteristics of signals in the terahertz band (100GHz to 10THz) located between the millimeter wave band and the infrared band. In particular, terahertz waves have higher spatial resolution than mm-waves. Moreover, they can transmit through various substances such as plastics, fibers and paper, and can detect hazardous substances. Because of these features, interest in terahertz applications such as security screening is rising. However, there is a paucity of low-cost terahertz detectors. The Si-CMOS process technology is low-cost and highly integratable with readout electronics and on-chip signal processors. A key consideration for many of the terahertz-detector technologies is the need for additional process steps to make them compatible with CMOS technologies [1]. Recent antenna-type pixel detectors have shown success in high-speed operation and do not require extra process steps [2]; however, power consumption of each pixel and the sequential read-out architecture offsets the speed advantage.",
      "article_number":"8662483",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662483",
      "html_url":"https://ieeexplore.ieee.org/document/8662483/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662483/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"108",
      "end_page":"110",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Detectors",
            "Imaging",
            "Antennas",
            "Frequency modulation",
            "MOSFET",
            "Voltage-controlled oscillators",
            "Generators"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662484",
      "cat_title":"Non-Volatile Memories",
      "cat_num": 13,
      "title":"ISSCC 2019 Session 13 Overview: Non-Volatile Memories",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":199,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662484",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662484",
      "html_url":"https://ieeexplore.ieee.org/document/8662484/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"208",
      "end_page":"209",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662485",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"F2: Memory-Centric Computing from IoT to Artificial Intelligence and Machine Learning",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":200,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Provides an abstract of the tutorial presentation and may include a brief professional biography of the presenter. The complete presentation was not made available for publication as part of the conference proceedings.",
      "article_number":"8662485",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662485",
      "html_url":"https://ieeexplore.ieee.org/document/8662485/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662485/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"498",
      "end_page":"500",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Random access memory",
            "Machine learning",
            "Electrical engineering",
            "Hardware",
            "Arrays"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662486",
      "cat_title":"Adaptive Digital & Clocking Techniques",
      "cat_num": 19,
      "title":"19.1 Computationally Enabled Total Energy Minimization Under Performance Requirements for a Voltage-Regulated 0.38-to-0.58V Microprocessor in 65nm CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":201,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Washington, Seattle, WA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37850875200",
            "id":37850875200,
            "full_name":"Fahim ur Rahman",
            "author_order":1
          },
          {
            "affiliation":"University of Washington, Seattle, WA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086483107",
            "id":37086483107,
            "full_name":"Rajesh Pamula",
            "author_order":2
          },
          {
            "affiliation":"University of Washington, Seattle, WA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699002",
            "id":37086699002,
            "full_name":"Akshat Boora",
            "author_order":3
          },
          {
            "affiliation":"University of Washington, Seattle, WA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086344313",
            "id":37086344313,
            "full_name":"Xun Sun",
            "author_order":4
          },
          {
            "affiliation":"University of Washington, Seattle, WA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37282014700",
            "id":37282014700,
            "full_name":"Visvesh Sathe",
            "author_order":5
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Integrated circuits for ultra-low-power applications strive to minimize total system energy, while satisfying performance requirements. The supply voltage (Vdd) can be set to a Minimum Energy Point (MEP) [1, 2], where leakage and dynamic energy are suitably balanced. However, controlling operating frequency (fc/k), while concurrently tracking a MEP sensitive to PVT and switching activity is not possible. Meanwhile, the traditional approach of locking to the minimum required frequency (ftarg), and adjusting Vdd to maintain timing slack precludes the possibility of minimum-energy computing. Therefore, there exists a need for a minimum-energy computing architecture that meets performance requirements.",
      "article_number":"8662486",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662486",
      "html_url":"https://ieeexplore.ieee.org/document/8662486/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662486/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"312",
      "end_page":"314",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Temperature measurement",
            "Clocks",
            "Switches",
            "Regulators",
            "Semiconductor device measurement",
            "Minimization",
            "Computer architecture"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662487",
      "cat_title":"Sensor Interfaces",
      "cat_num": 10,
      "title":"ISSCC 2019 Session 10 Overview: Sensor Interfaces",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":202,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662487",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662487",
      "html_url":"https://ieeexplore.ieee.org/document/8662487/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"178",
      "end_page":"179",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662488",
      "cat_title":"Frequency Synthesizers",
      "cat_num":"16",
      "title":"16.5 A Fractional-N Synthesizer with 110fsrms Jitter and a Reference Quadrupler for Wideband 802.11ax",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":203,
      "authors":{
        "authors":[
          {
            "affiliation":"Ubilinx Technology, San Jose, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086703245",
            "id":37086703245,
            "full_name":"Fei Song",
            "author_order":1
          },
          {
            "affiliation":"Ubilinx Technology, San Jose, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700055",
            "id":37086700055,
            "full_name":"Yu Zhao",
            "author_order":2
          },
          {
            "affiliation":"Ubilinx Technology, San Jose, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701935",
            "id":37086701935,
            "full_name":"Bart Wu",
            "author_order":3
          },
          {
            "affiliation":"Ubilinx Technology, San Jose, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698398",
            "id":37086698398,
            "full_name":"Litian Tang",
            "author_order":4
          },
          {
            "affiliation":"Ubilinx Technology, San Jose, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699101",
            "id":37086699101,
            "full_name":"Leon Lin",
            "author_order":5
          },
          {
            "affiliation":"University of California, Los Angeles, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37275476000",
            "id":37275476000,
            "full_name":"Behzad Razavi",
            "author_order":6
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The next-generation 802.11ax WLAN standard improves the throughput by supporting 1024-QAM in a channel bandwidth of 160MHz, demanding extremely low jitter values for the transmitter (Tx) and the receiver (Rx) synthesizers. Recent work has achieved rms jitter below 200fs [1-4] with the latest rms jitter reported at 75fs [5]. The work in [5] faces a number of challenges if applied to 802.11ax: (1) with a VCO frequency of 5.7 to 7.3GHz, the circuit is prone to pulling by the PA, especially because it incorporates a single spiral inductor (rather than an 8-shaped inductor); (2) it does not provide quadrature outputs, and (3) it relies on a 10b digital-to-time converter (DTC) without calibration of its nonlinearity, which folds high-frequency ΔΣ-modulator (ΔΣM) noise unless extremely tight matching is guaranteed. Similarly, the design in [2] is prone to pulling as well.",
      "article_number":"8662488",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662488",
      "html_url":"https://ieeexplore.ieee.org/document/8662488/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662488/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"264",
      "end_page":"266",
      "citing_paper_count":6,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Jitter",
            "Phase noise",
            "Calibration",
            "Synthesizers",
            "Phase locked loops",
            "Phase measurement",
            "Frequency synthesizers"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662489",
      "cat_title":"High-Frequency Transceivers for Radar and Communications",
      "cat_num": 9,
      "title":"9.1 Toward Automotive Surround-View Radars",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":204,
      "authors":{
        "authors":[
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37275672100",
            "id":37275672100,
            "full_name":"Chih-Ming Hung",
            "author_order":1
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702621",
            "id":37086702621,
            "full_name":"Alex TC Lin",
            "author_order":2
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088737243",
            "id":37088737243,
            "full_name":"BC Peng",
            "author_order":3
          },
          {
            "affiliation":"MediaTek, San Jose, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088735443",
            "id":37088735443,
            "full_name":"Hua Wang",
            "author_order":4
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38058135000",
            "id":38058135000,
            "full_name":"Jui-Lin Hsu",
            "author_order":5
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087759572",
            "id":37087759572,
            "full_name":"Yen-Ju Lu",
            "author_order":6
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087280992",
            "id":37087280992,
            "full_name":"Weishow Hsu",
            "author_order":7
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37272071900",
            "id":37272071900,
            "full_name":"Jing-Hong Conan Zhan",
            "author_order":8
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088732745",
            "id":37088732745,
            "full_name":"Brian Juan",
            "author_order":9
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088746382",
            "id":37088746382,
            "full_name":"Chi-Hang Lok",
            "author_order":10
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087670622",
            "id":37087670622,
            "full_name":"Sam Lee",
            "author_order":11
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088735221",
            "id":37088735221,
            "full_name":"PC Hsiao",
            "author_order":12
          },
          {
            "affiliation":"MediaTek, San Jose, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089109581",
            "id":37089109581,
            "full_name":"Qiang Zhou",
            "author_order":13
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088746586",
            "id":37088746586,
            "full_name":"Mark Wei",
            "author_order":14
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089096284",
            "id":37089096284,
            "full_name":"Hsiang-Yun Chu",
            "author_order":15
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089071490",
            "id":37089071490,
            "full_name":"Yu-Lun Chen",
            "author_order":16
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088530348",
            "id":37088530348,
            "full_name":"Chao-Ching Hung",
            "author_order":17
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088745502",
            "id":37088745502,
            "full_name":"Kevin Fong",
            "author_order":18
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086401818",
            "id":37086401818,
            "full_name":"Po-Chun Huang",
            "author_order":19
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38490030700",
            "id":38490030700,
            "full_name":"Pierce Chen",
            "author_order":20
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38067468400",
            "id":38067468400,
            "full_name":"Sheng-Yuan Su",
            "author_order":21
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088747366",
            "id":37088747366,
            "full_name":"Yan-Jiun Chen",
            "author_order":22
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088740812",
            "id":37088740812,
            "full_name":"Kehou Chen",
            "author_order":23
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088733934",
            "id":37088733934,
            "full_name":"Chun-Chao Tung",
            "author_order":24
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088724581",
            "id":37088724581,
            "full_name":"Yi-Jhan Hsieh",
            "author_order":25
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38236307600",
            "id":38236307600,
            "full_name":"Tzung-Chuen Tsai",
            "author_order":26
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088747368",
            "id":37088747368,
            "full_name":"Yi-Fu Chen",
            "author_order":27
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088745861",
            "id":37088745861,
            "full_name":"Wei-Kuo Hsin",
            "author_order":28
          },
          {
            "affiliation":"MediaTek, Hefei, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088735043",
            "id":37088735043,
            "full_name":"Liang Guo",
            "author_order":29
          },
          {
            "affiliation":"MediaTek, Hefei, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089075234",
            "id":37089075234,
            "full_name":"Hanfei Liu",
            "author_order":30
          },
          {
            "affiliation":"MediaTek, Hefei, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088729039",
            "id":37088729039,
            "full_name":"Dapeng Jin",
            "author_order":31
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The future of driving extends from physical mobility and enjoyment today to having more services enabled by wireless connectivity, clean and green technologies, secure transactions, and so forth. Whether the ownership is based on physical vehicles or services, or whether the drivers are human or robots, one demand that will never change is to have better safety at affordable cost. Among available sensor technologies for the advanced-driver-assistance-system (ADAS), radar is indispensable due to its unique capability in robustness against environmental impacts, long-range detection, sufficient range resolution, and simultaneous multi-depth detection. Those are very crucial since camera, Lidar and ultrasonic sensors perform poorly under severe weather conditions, and an autonomous vehicle would become partially blinded without radars. There are several automotive radar applications such as front radars responsible for autonomous cruise control and automatic emergency braking, as well as corner radars responsible for blind-spot detection (BSD), cross-traffic alert (CTA), and the like. A new class of applications comprehending ultra-short range sensing and 360° surround view for parking assistance, door-opening alert, etc. is emerging. In this paper, requirements of the new applications will be examined, which will be further broken into system and circuit specification. A new system including application-driven algorithm, hardware and software designs will be presented to fulfill the new demands.",
      "article_number":"8662489",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662489",
      "html_url":"https://ieeexplore.ieee.org/document/8662489/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662489/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"162",
      "end_page":"164",
      "citing_paper_count":13,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Chirp",
            "Automotive engineering",
            "Radar detection",
            "Transceivers",
            "Radar imaging",
            "Radar antennas"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662490",
      "cat_title":"Nyquist-Rate ADCs",
      "cat_num": 3,
      "title":"3.3 A 5GS/s 158.6mW 12b Passive-Sampling 8×-Interleaved Hybrid ADC with 9.4 ENOB and 160.5dB FoMS in 28nm CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":205,
      "authors":{
        "authors":[
          {
            "affiliation":"KU Leuven, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085756826",
            "id":37085756826,
            "full_name":"Athanasios Ramkaj",
            "author_order":1
          },
          {
            "affiliation":"KU Leuven, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37072754500",
            "id":37072754500,
            "full_name":"Juan Carlos Pena Ramos",
            "author_order":2
          },
          {
            "affiliation":"KU Leuven, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698120",
            "id":37086698120,
            "full_name":"Yifan Lyu",
            "author_order":3
          },
          {
            "affiliation":"Nokia Bell Labs, Antwerpen, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37847067300",
            "id":37847067300,
            "full_name":"Maarten Strackx",
            "author_order":4
          },
          {
            "affiliation":"KU Leuven, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698343",
            "id":37086698343,
            "full_name":"J. M. Marcel Pelgrom",
            "author_order":5
          },
          {
            "affiliation":"KU Leuven, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274261800",
            "id":37274261800,
            "full_name":"Michiel Steyaert",
            "author_order":6
          },
          {
            "affiliation":"KU Leuven, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37267304800",
            "id":37267304800,
            "full_name":"Marian Verhelst",
            "author_order":7
          },
          {
            "affiliation":"KU Leuven, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37594701200",
            "id":37594701200,
            "full_name":"Filip Tavernier",
            "author_order":8
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Emerging 5G communication systems require ADCs to directly digitize wide bandwidth (BW) signals with high spectral purity at low power consumption. Current state-of-the-art solutions include mainly time-interleaved (TI) pipelined [1-4] or pipelined-SAR [5] architectures, enhanced by digital calibration. To ensure a sufficiently high input BW, all these designs employ a static front-end buffer. This buffer often dissipates more power than the ADC itself, significantly deteriorates the linearity and noise performance, and severely limits the available swing, unless over-voltage or multiple supplies are used [1-5].",
      "article_number":"8662490",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662490",
      "html_url":"https://ieeexplore.ieee.org/document/8662490/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662490/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"62",
      "end_page":"64",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Clocks",
            "Timing",
            "Calibration",
            "Jitter",
            "System-on-chip",
            "Hybrid power systems",
            "Power demand"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662491",
      "cat_title":"DC-DC Converters",
      "cat_num": 8,
      "title":"8.6 A Fully Integrated 85%-Peak-Efficiency Hybrid Multi Ratio Resonant DC-DC Converter with 3.0-to-4.5V Input and 500μA -to-120mA Load Range",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":206,
      "authors":{
        "authors":[
          {
            "affiliation":"Leibniz University Hannover, Hannover, Germany",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085680851",
            "id":37085680851,
            "full_name":"Peter Renz",
            "author_order":1
          },
          {
            "affiliation":"Leibniz University Hannover, Hannover, Germany",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698236",
            "id":37086698236,
            "full_name":"Maik Kaufmann",
            "author_order":2
          },
          {
            "affiliation":"Texas Instruments, Freising, Germany",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085456283",
            "id":37085456283,
            "full_name":"Michael Lueders",
            "author_order":3
          },
          {
            "affiliation":"Leibniz University Hannover, Hannover, Germany",
            "authorUrl":"https://ieeexplore.ieee.org/author/38322585300",
            "id":38322585300,
            "full_name":"Bernhard Wicht",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"DC-DC converters for applications like wearables require an ultra-compact and flat module size. Hybrid converters are a promising converter class that supports integration of inductive and capacitive components, while minimizing losses and improving power density. Since many of these applications are often in sleep mode, high efficiency has to be achieved from high to low output power. Fully integrated 3-level buck converters [1, 2] do not maintain good efficiency over the full load range, since they operate at high switching frequencies, required for inductive PWM operation with small inductors. The converter in [3] achieves better efficiencies, but has a small conversion ratio. Resonant SC converters [4, 5] reach high efficiencies due to lower switching frequencies and better passive component utilization. However, low-power operation is not supported [1, 3-5] or it suffers from low efficiencies [2]. Moreover, only [4] supports a wide input voltage range based on mixed inductive and resonant operation, but still has an efficiency drop over varying input voltages. Hybrid converters, combining an SC cell with an external LC output filter, operated with inductive PWM control [6], achieve high efficiencies over wide input voltage, but they do not support low power operation.",
      "article_number":"8662491",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662491",
      "html_url":"https://ieeexplore.ieee.org/document/8662491/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662491/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"156",
      "end_page":"158",
      "citing_paper_count":12,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Switches",
            "Inductors",
            "Switching frequency",
            "Switching circuits",
            "Logic gates",
            "Capacitance"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662492",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"EE1: Student Research Preview (SRP)",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":207,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Provides an abstract for each of the presentations and may include a brief professional biography of each presenter. The complete presentations were not made available for publication as part of the conference proceedings. The Student Research Preview (SRP) will highlight selected student research projects in progress. The SRP consists of 20 ninety-second presentations followed by a Poster Session, by graduate students from around the world, which have been selected on the basis of a short submission concerning their on-going research. Selection is based on the technical quality and innovation of the work. This year, the SRP will be presented in three theme sections: Digital and Machine Learning Circuits and Systems; Data Converters and Clocking; Analog and Wireless Circuits. The Student Research Preview will include the talk \"Machine Learning: The Next Big Opportunity for Chip Designers\" by Professor Marian Verhelst, KU Leuven. The SRP begins at 7:30 pm on Sunday, Febuary 17th. SRP is open to all ISSCC registrants.",
      "article_number":"8662492",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662492",
      "html_url":"https://ieeexplore.ieee.org/document/8662492/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662492/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"512",
      "end_page":"513",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662493",
      "cat_title":"Non-Volatile Memories",
      "cat_num": 13,
      "title":"13.4 A 512Gb 3-bit/Cell 3D 6th-Generation V-NAND Flash Memory with 82MB/s Write Throughput and 1.2Gb/s Interface",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":208,
      "authors":{
        "authors":[
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37829877400",
            "id":37829877400,
            "full_name":"Dongku Kang",
            "author_order":1
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37404419900",
            "id":37404419900,
            "full_name":"Minsu Kim",
            "author_order":2
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38255100300",
            "id":38255100300,
            "full_name":"Su Chang Jeon",
            "author_order":3
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699172",
            "id":37086699172,
            "full_name":"Wontaeck Jung",
            "author_order":4
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089072046",
            "id":37089072046,
            "full_name":"Jooyong Park",
            "author_order":5
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088729668",
            "id":37088729668,
            "full_name":"Gyosoo Choo",
            "author_order":6
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38466713200",
            "id":38466713200,
            "full_name":"Dong-kyo Shim",
            "author_order":7
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37643389800",
            "id":37643389800,
            "full_name":"Anil Kavala",
            "author_order":8
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37279276700",
            "id":37279276700,
            "full_name":"Seung-Bum Kim",
            "author_order":9
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38239730000",
            "id":38239730000,
            "full_name":"Kyung-Min Kang",
            "author_order":10
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37081724800",
            "id":37081724800,
            "full_name":"Jiyoung Lee",
            "author_order":11
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085451244",
            "id":37085451244,
            "full_name":"Kuihan Ko",
            "author_order":12
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38466779500",
            "id":38466779500,
            "full_name":"Hyun-Wook Park",
            "author_order":13
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37332886300",
            "id":37332886300,
            "full_name":"Byung-Jun Min",
            "author_order":14
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088735933",
            "id":37088735933,
            "full_name":"Changyeon Yu",
            "author_order":15
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088746635",
            "id":37088746635,
            "full_name":"Sewon Yun",
            "author_order":16
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088743012",
            "id":37088743012,
            "full_name":"Nahyun Kim",
            "author_order":17
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088728010",
            "id":37088728010,
            "full_name":"Yeonwook Jung",
            "author_order":18
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701759",
            "id":37086701759,
            "full_name":"Sungwhan Seo",
            "author_order":19
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38183940900",
            "id":38183940900,
            "full_name":"Sunghoon Kim",
            "author_order":20
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088737041",
            "id":37088737041,
            "full_name":"Moo Kyung Lee",
            "author_order":21
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088320892",
            "id":37088320892,
            "full_name":"Joo-Yong Park",
            "author_order":22
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38185719800",
            "id":38185719800,
            "full_name":"James C. Kim",
            "author_order":23
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38202957600",
            "id":38202957600,
            "full_name":"Young San Cha",
            "author_order":24
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37066401300",
            "id":37066401300,
            "full_name":"Kwangwon Kim",
            "author_order":25
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086158621",
            "id":37086158621,
            "full_name":"Youngmin Jo",
            "author_order":26
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085434201",
            "id":37085434201,
            "full_name":"Hyunjin Kim",
            "author_order":27
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37290817800",
            "id":37290817800,
            "full_name":"Youngdon Choi",
            "author_order":28
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088744820",
            "id":37088744820,
            "full_name":"Jindo Byun",
            "author_order":29
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088732314",
            "id":37088732314,
            "full_name":"Ji-hyun Park",
            "author_order":30
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088729328",
            "id":37088729328,
            "full_name":"Kiwon Kim",
            "author_order":31
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088729423",
            "id":37088729423,
            "full_name":"Tae-Hong Kwon",
            "author_order":32
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085561810",
            "id":37085561810,
            "full_name":"Youngsun Min",
            "author_order":33
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085401073",
            "id":37085401073,
            "full_name":"Chiweon Yoon",
            "author_order":34
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088731451",
            "id":37088731451,
            "full_name":"Youngcho Kim",
            "author_order":35
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085451047",
            "id":37085451047,
            "full_name":"Dong-Hun Kwak",
            "author_order":36
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088739038",
            "id":37088739038,
            "full_name":"Eungsuk Lee",
            "author_order":37
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37845129900",
            "id":37845129900,
            "full_name":"Wook-ghee Hahn",
            "author_order":38
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37066393000",
            "id":37066393000,
            "full_name":"Ki-sung Kim",
            "author_order":39
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086346057",
            "id":37086346057,
            "full_name":"Kyungmin Kim",
            "author_order":40
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088723858",
            "id":37088723858,
            "full_name":"Euisang Yoon",
            "author_order":41
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086754425",
            "id":37086754425,
            "full_name":"Won-Tae Kim",
            "author_order":42
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088723922",
            "id":37088723922,
            "full_name":"Inryoul Lee",
            "author_order":43
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38224868500",
            "id":38224868500,
            "full_name":"Seung hyun Moon",
            "author_order":44
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37690409200",
            "id":37690409200,
            "full_name":"Jeongdon Ihm",
            "author_order":45
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37284877400",
            "id":37284877400,
            "full_name":"Dae Seok Byeon",
            "author_order":46
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37271867900",
            "id":37271867900,
            "full_name":"Ki-Whan Song",
            "author_order":47
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38580511000",
            "id":38580511000,
            "full_name":"Sangjoon Hwang",
            "author_order":48
          },
          {
            "affiliation":"Samsung Electronics, Hwasung, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37283149300",
            "id":37283149300,
            "full_name":"Kye Hyun Kyung",
            "author_order":49
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Data storage is one of the hottest discussion topics in today's connected world. The amount of data growth is expected to be exponential, while budget and space remain constricted. Since the transformation of storage device from planar NAND to 3D V-NAND [1], the areal density of semiconductor storage devices has continuously evolved and has surpassed the density of magnetic hard drives. By providing the largest storage capacity in the smallest footprint, 3D V-NAND has been leading the data center revolution in recent years. However, 3D-technology scaling faces several technical challenges [2]. (1) As the number of WL stacks increases the channel-hole etch process becomes a limit, since the total WL-mold height increases. (2) Interference between cells increases since the distance between WLs becomes smaller. (3) Faster data transfer speeds are required to support higher IO bandwidth",
      "article_number":"8662493",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662493",
      "html_url":"https://ieeexplore.ieee.org/document/8662493/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662493/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"216",
      "end_page":"218",
      "citing_paper_count":20,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Training",
            "Flash memories",
            "Sensors",
            "Three-dimensional displays",
            "Throughput",
            "Programming",
            "Capacitance"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662494",
      "cat_title":"Frequency Synthesizers",
      "cat_num":"16",
      "title":"16.6 A Calibration-Free Triple-Loop Bang-Bang PLL Achieving 131fsrms Jitter and-70dBc Fractional Spurs",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":209,
      "authors":{
        "authors":[
          {
            "affiliation":"University of California, Los Angeles, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086196705",
            "id":37086196705,
            "full_name":"Dihang Yang",
            "author_order":1
          },
          {
            "affiliation":"University of California, Los Angeles, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37275349700",
            "id":37275349700,
            "full_name":"Asad Abidi",
            "author_order":2
          },
          {
            "affiliation":"Broadcom, Irvine, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37275521400",
            "id":37275521400,
            "full_name":"Hooman Darabi",
            "author_order":3
          },
          {
            "affiliation":"University of California, Los Angeles, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085438096",
            "id":37085438096,
            "full_name":"Hao Xu",
            "author_order":4
          },
          {
            "affiliation":"Broadcom, Irvine, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37532509400",
            "id":37532509400,
            "full_name":"David Murphy",
            "author_order":5
          },
          {
            "affiliation":"Broadcom, Irvine, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37715614500",
            "id":37715614500,
            "full_name":"Hao Wu",
            "author_order":6
          },
          {
            "affiliation":"Columbia University, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698406",
            "id":37086698406,
            "full_name":"Zhaowen Wang",
            "author_order":7
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"To deliver a good EVM performance, modern communication standards, such as WiFi 802.11ax with a 1024-QAM mode, require RF clocks with extremely low integrated phase error and low spurs. Because of their good scalability, digital phase-locked loops (DPLLs) have been widely studied [1-3]. However, they face two problems: nonlinearity and quantization noise of time-to-digital converters (TDCs). High-performance DPLLs require complicated TDC structures and calibrations. By contrast, a bang-bang phase detector (PD), i.e. a one-bit TDC, can be linear and low noise [4]. However, in the fractional mode, the PD gain is lowered by the significant phase fluctuations from the fractional divider. The gain can be restored by calibration, but the nonlinearity of the calibration circuit creates large spurs in an otherwise good integrated rms noise [5]. A sub-sampling PLL [6] avoids amplifying the PD noise and eliminates the loop divider, but still needs calibration for fractional operation. This work describes a calibration-free fractional BBDPLL. With the assistance of two auxiliary PLLs, this triple-loop PLL architecture combines the advantages of the sub-sampling PLL and bang-bang PD to achieve 131fsrms jitter and lower than -70dBc fractional spurs.",
      "article_number":"8662494",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662494",
      "html_url":"https://ieeexplore.ieee.org/document/8662494/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662494/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"266",
      "end_page":"268",
      "citing_paper_count":3,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Phase locked loops",
            "Liquid crystal on silicon",
            "Jitter",
            "Phase noise",
            "Clocks",
            "Calibration",
            "Mixers"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662495",
      "cat_title":"Ultra-High-Speed Wireline",
      "cat_num": 6,
      "title":"6.1 A 100Gb/s 1.1pJ/b PAM-4 RX with Dual-Mode 1-Tap PAM-4 / 3-Tap NRZ Speculative DFE in 14nm CMOS FinFET",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":210,
      "authors":{
        "authors":[
          {
            "affiliation":"IBM Research, Ruschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37601762100",
            "id":37601762100,
            "full_name":"Alessandro Cevrero",
            "author_order":1
          },
          {
            "affiliation":"IBM Research, Ruschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085890891",
            "id":37085890891,
            "full_name":"Ilter Ozkaya",
            "author_order":2
          },
          {
            "affiliation":"IBM Research, Ruschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37275750200",
            "id":37275750200,
            "full_name":"Pier Andrea Francese",
            "author_order":3
          },
          {
            "affiliation":"IBM Research, Ruschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/38234346900",
            "id":38234346900,
            "full_name":"Matthias Brandli",
            "author_order":4
          },
          {
            "affiliation":"IBM Research, Ruschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37283682000",
            "id":37283682000,
            "full_name":"Christian Menolfi",
            "author_order":5
          },
          {
            "affiliation":"IBM Research, Ruschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37266745500",
            "id":37266745500,
            "full_name":"Thomas Morf",
            "author_order":6
          },
          {
            "affiliation":"IBM Research, Ruschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37271117700",
            "id":37271117700,
            "full_name":"Marcel Kossel",
            "author_order":7
          },
          {
            "affiliation":"IBM Research, Ruschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37680744200",
            "id":37680744200,
            "full_name":"Lukas Kull",
            "author_order":8
          },
          {
            "affiliation":"IBM Research, Ruschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085532936",
            "id":37085532936,
            "full_name":"Danny Luu",
            "author_order":9
          },
          {
            "affiliation":"IBM Research, Ruschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088737904",
            "id":37088737904,
            "full_name":"Martino Dazzi",
            "author_order":10
          },
          {
            "affiliation":"IBM Research, Ruschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37283681200",
            "id":37283681200,
            "full_name":"Thomas Toifl",
            "author_order":11
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The growing demand for higher data rates in wireline communications has led to emerging standards in the 100Gb/s+ range using PAM-4 signaling. ADC-based receivers have demonstrated robust operation over channels with high losses (>20dB) [1], but their power consumption (>500mW/lane excluding DSP) is prohibitive for applications requiring large port counts in short-reach chip-to-chip and chip-to-module links (such as OIF-CEI-112G-VSR/XSR/USR). This work demonstrates a dual PAM-4/NRZ RX implemented in 14nm FinFET and measured up to 100Gb/s in PAM-4 mode achieving pre-FEC BER<;10-12 across a 19.2dB-loss channel with low power. To achieve low BER with >16dB loss channel the RX uses a CTLE combined with a 1-tap speculative DFE. To minimize power consumption, the number of slicing levels to resolve the 1-tap PAM-4 DFE speculation is reduced from 12 to 8 by shaping the channel to a 1+0.5D response (h0+0.5*h0) with CTLE and TXFFE. With a 1+0.5D channel, 4 out of 12 speculative decisions are overlapped. Moreover, comparators used for DFE speculation can be shared for phase detection in a baud-rate CDR scheme, extending the concept proposed in [2] to PAM-4. In NRZ mode, the RX features a fully speculative 3-tap DFE to equalize high loss channels (>35dB) at 56Gb/s. The RX incorporates the following key advances: (1) a trans-admittance transimpedance (TAS-TIS) CTLE circuit resulting in a low-power and compact analog-front-end (AFE), (2) a 1-tap PAM-4 speculative DFE based on a 1+0.5D response, and (3) a CMOS quadrature-DLL (QDLL) generating quadrature clock phases resulting in a low jitter/power clock path.",
      "article_number":"8662495",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662495",
      "html_url":"https://ieeexplore.ieee.org/document/8662495/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662495/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"112",
      "end_page":"114",
      "citing_paper_count":24,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Decision feedback equalizers",
            "Optical signal processing",
            "Clocks",
            "FinFETs",
            "Receivers",
            "Loss measurement",
            "Phase detection"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662496",
      "cat_title":"High-Frequency Transceivers for Radar and Communications",
      "cat_num": 9,
      "title":"9.7 A Scalable 71-to-76GHz 64-Element Phased-Array Transceiver Module with 2×2 Direct-Conversion IC in 22nm FinFET CMOS Technology",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":211,
      "authors":{
        "authors":[
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37294497900",
            "id":37294497900,
            "full_name":"Stefano Pellerano",
            "author_order":1
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37596693700",
            "id":37596693700,
            "full_name":"Steven Callender",
            "author_order":2
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37535065900",
            "id":37535065900,
            "full_name":"Woorim Shin",
            "author_order":3
          },
          {
            "affiliation":"Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37281423500",
            "id":37281423500,
            "full_name":"Yanjie Wang",
            "author_order":4
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085608369",
            "id":37085608369,
            "full_name":"Somnath Kundu",
            "author_order":5
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085629823",
            "id":37085629823,
            "full_name":"Abhishek Agrawal",
            "author_order":6
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086554733",
            "id":37086554733,
            "full_name":"Peter Sagazio",
            "author_order":7
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37294498600",
            "id":37294498600,
            "full_name":"Brent Carlton",
            "author_order":8
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37545577900",
            "id":37545577900,
            "full_name":"Farhana Sheikh",
            "author_order":9
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37541870800",
            "id":37541870800,
            "full_name":"Arnaud Amadjikpe",
            "author_order":10
          },
          {
            "affiliation":"Intel, Chandler, AZ",
            "authorUrl":"https://ieeexplore.ieee.org/author/37885630800",
            "id":37885630800,
            "full_name":"William Lambert",
            "author_order":11
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086119361",
            "id":37086119361,
            "full_name":"Divya Shree Vemparala",
            "author_order":12
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088727268",
            "id":37088727268,
            "full_name":"Mark Chakravorti",
            "author_order":13
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/38241141200",
            "id":38241141200,
            "full_name":"Satoshi Suzuki",
            "author_order":14
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088724042",
            "id":37088724042,
            "full_name":"Robert Flory",
            "author_order":15
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37355157500",
            "id":37355157500,
            "full_name":"Chris Hull",
            "author_order":16
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Fifth-generation cellular communication standards (5G) target Gb/s data-rates, pushing the industry beyond the sub-6GHz bands. Tens of GHz of spectrum are available in the frequency bands from 30 to 300GHz. To maintain acceptable link budgets with sufficient antenna apertures, arrays are typically required at these frequencies and electrical beam steering is needed to retain spatial coverage. For such complex systems, highly-integrated, low-cost and energy-efficient SoCs are desirable to enable volume deployment. FinFET technologies are an ideal candidate to tackle this challenging integration, given the excellent balance between density and RF/mm-wave performance that has been recently demonstrated [1].",
      "article_number":"8662496",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662496",
      "html_url":"https://ieeexplore.ieee.org/document/8662496/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662496/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"174",
      "end_page":"176",
      "citing_paper_count":14,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Transceivers",
            "Phase locked loops",
            "Integrated circuits",
            "Mixers",
            "Calibration",
            "Power measurement",
            "Gain measurement"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662497",
      "cat_title":"Power Amplifiers",
      "cat_num": 4,
      "title":"4.8 A Highly Linear Super-Resolution Mixed-Signal Doherty Power Amplifier for High-Efficiency mm-Wave 5G Multi-Gb/s Communications",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":212,
      "authors":{
        "authors":[
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085780135",
            "id":37085780135,
            "full_name":"Fei Wang",
            "author_order":1
          },
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085728671",
            "id":37085728671,
            "full_name":"Tso-Wei Li",
            "author_order":2
          },
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37538488700",
            "id":37538488700,
            "full_name":"Hua Wang",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"As the millimeter-wave (mm-wave) spectrum is believed to drive the next wireless communication revolution, there is a growing need for architectural research on advanced transmitter (TX) or power amplifier (PA) that can radically push the performance envelope of mm-wave power amplification to the next level [1]. This is especially true for future mm-wave 5G deployment that extensively employs high peak-to-average power ratio (PAPR) waveforms and poses demanding TXs/PAs requirements, including linearity, peak efficiency, power back-off (PBO) efficiency, and capability of supporting multi-Gb/s modulation [2-7].",
      "article_number":"8662497",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662497",
      "html_url":"https://ieeexplore.ieee.org/document/8662497/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662497/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"88",
      "end_page":"90",
      "citing_paper_count":32,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Modulation",
            "Quantization (signal)",
            "5G mobile communication",
            "Wideband",
            "Digital control",
            "CMOS process"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662498",
      "cat_title":"Quantum & Photonics Technologies",
      "cat_num": 29,
      "title":"29.4 Ultra-Low-Power Atomic Clock for Satellite Constellation with 2.2×10-12 Long-Term Allan Deviation Using Cesium Coherent Population Trapping",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":213,
      "authors":{
        "authors":[
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086054393",
            "id":37086054393,
            "full_name":"Haosheng Zhang",
            "author_order":1
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085609545",
            "id":37085609545,
            "full_name":"Hans Herdian",
            "author_order":2
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085341661",
            "id":37085341661,
            "full_name":"Aravind Tharayil Narayanan",
            "author_order":3
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38234957500",
            "id":38234957500,
            "full_name":"Atsushi Shirane",
            "author_order":4
          },
          {
            "affiliation":"Ricoh, Miyagi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700715",
            "id":37086700715,
            "full_name":"Mitsuru Suzuki",
            "author_order":5
          },
          {
            "affiliation":"Ricoh, Miyagi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37563304700",
            "id":37563304700,
            "full_name":"Kazuhiro Harasaka",
            "author_order":6
          },
          {
            "affiliation":"Ricoh, Miyagi, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698786",
            "id":37086698786,
            "full_name":"Kazuhiko Adachi",
            "author_order":7
          },
          {
            "affiliation":"National Institute of Advanced Industrial Science and Technology, Ibaraki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37299108700",
            "id":37299108700,
            "full_name":"Shinya Yanagimachi",
            "author_order":8
          },
          {
            "affiliation":"Tokyo Institute of Technology, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37280639100",
            "id":37280639100,
            "full_name":"Kenichi Okada",
            "author_order":9
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Nano/micro satellites in low earth orbit (LEO), and unmanned -aerial-vehicle base stations (UAV-BS) in the stratosphere are being considered to be used for increasing the coverage and provision of on-demand high data rates of mobile communication networks all over the globe as beyond 5G technology. One of the most important key technologies for such high-speed and long-distance communication is a very accurate time standard, especially for the LEO satellites constellation [1]. Presently, the best time accuracy can be acquired from atomic clocks. Atomic clock assisted GEO satellites such as GPS can be a primary reference, but they suffer from large path loss and delay, degrading the clock accuracy to 10-6 in the receiver part. In addition, GPS is not always available in the space, while the conventional atomic clock has deployment difficulties in the large array due to large volume and huge power consumption. For example, due to the special condition of the atomic cell required for reference frequency locking and probing, even a compact atomic clock ranges from 150cm3 to 775cm3 in size and consumes 1.2W-to-l0W of power. Thus, a miniaturized, low power and low cost time standard is required for each LEO satellite. Recent developments in photonics and MEMS processes show the potential to realize low-power and small-volume quantum package atomic clock based on a coherent population trapping (CPT) method [2]. With the reference frequency locking and probing techniques realized by advanced CMOS integrated circuits, it is now possible to manufacture a small form-factor atomic clock. This paper presents a complete ultra-low-power and miniaturized atomic clock (ULPAC) system with a cesium-133 gas cell, vertical-cavity surface-emitting laser (VCSEL), temperature/magnetic controllers inside a quantum package and the driving/controlling circuitry required for complete atomic clock operation. The prototype of ULPAC achieves a long-term Allan deviation of 2.2×1012 at τ =105S 15.4cm3 volume.",
      "article_number":"8662498",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662498",
      "html_url":"https://ieeexplore.ieee.org/document/8662498/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662498/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"462",
      "end_page":"464",
      "citing_paper_count":2,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Vertical cavity surface emitting lasers",
            "Atomic clocks",
            "Cesium",
            "Power demand",
            "Resonant frequency",
            "Prototypes"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662499",
      "cat_title":"Techniques for Low-Power & High-Performance Wireless",
      "cat_num": 28,
      "title":"28.7 A Wideband Blocker-Tolerant Receiver with High-Q RF-Input Selectivity and <-80dBm LO Leakage",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":214,
      "authors":{
        "authors":[
          {
            "affiliation":"University of California, Irvine, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086494227",
            "id":37086494227,
            "full_name":"Huan Wang",
            "author_order":1
          },
          {
            "affiliation":"University of California, Irvine, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698400",
            "id":37086698400,
            "full_name":"Zisong Wang",
            "author_order":2
          },
          {
            "affiliation":"University of California, Irvine, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274529000",
            "id":37274529000,
            "full_name":"Payam Heydari",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"High-Q selectivity at RF input is strongly desirable for wideband radio receivers (WB-RX) to combat strong interferences present in today's cellular mobile communications. Originally explored in the 1950's, the N-path filtering technique has been revisited in recent years to realize tunable high-Q selectivity at RF input [1,2]. From a generic perspective shown in Fig. 28.7.1, it can serve as a bandpass filter in shunt with the wideband RF LNA or as a mixer-first direct downconversion architecture. The N-path technique, however, mandates mixing switches to be directly connected to the RF port with their on-resistances required to be much smaller than 50Ω This leads to excessively large switches and thus strong LO leakage of >-67dBm [1,2] in clear infraction of the <;-76dBm spurious emission requirement for 3GPP2 radios [3]. This work describes a WB-RX architecture that realizes high-Q bandpass (BP) selectivity at RX input while suppressing LO leakage down to <;-80dBm. As will be described, unlike conventional N-path-based RXs, this RX avoids direct switch connection to the antenna interface, thereby breaking the fundamental trade-off between the RX input selectivity and the LO leakage.",
      "article_number":"8662499",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662499",
      "html_url":"https://ieeexplore.ieee.org/document/8662499/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662499/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"450",
      "end_page":"452",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Radio frequency",
            "Impedance",
            "Receivers",
            "Wideband",
            "Noise measurement",
            "Frequency measurement",
            "Frequency conversion"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662500",
      "cat_title":"Power Amplifiers",
      "cat_num": 4,
      "title":"4.6 A mm-Wave 3-Way Linear Doherty Radiator with Multi Antenna Coupling and On-Antenna Current-Scaling Series Combiner for Deep Power Back-Off Efficiency Enhancement",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":215,
      "authors":{
        "authors":[
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086428239",
            "id":37086428239,
            "full_name":"Huy Thong Nguyen",
            "author_order":1
          },
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085668842",
            "id":37085668842,
            "full_name":"Sensen Li",
            "author_order":2
          },
          {
            "affiliation":"Georgia Institute of Technology, Atlanta, GA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37538488700",
            "id":37538488700,
            "full_name":"Hua Wang",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"There is a growing interest in exploring antenna-electronic co-designs that leverage antennas (including their low-loss metal structures, design versatility, multi-feed driving capabilities) as a new design paradigm to radically advance mm-wave front-end performance. In particular, enhancing the peak/back-off transmitting efficiency is essential for future mm-wave wireless communications, such as 5G, which will predominantly use complex modulations with large peak-to-average-power ratio (PAPR) and extra power back-off (PBO) for linearity and reliability. Consequently, mm-wave transmitters often operate at deep PBO (9 to 12dB) with poor average efficiency. Although mm-wave Doherty/Outphasing PAs have been widely explored, there is limited success in high-order active load modulation for deep-PBO efficiency enhancement with high PA linearity, mainly due to the complexity and prohibitive loss of on-chip passive networks. On the other hand, most existing antenna-electronic radiators only follow basic Class-AB/B efficiency roll-off with rapidly degraded PBO efficiency [1,2]. Some use active load modulation on a single multi-feed antenna, whose simple structures support only 6dB PBO efficiency enhancement and limited PBO extension [3].",
      "article_number":"8662500",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662500",
      "html_url":"https://ieeexplore.ieee.org/document/8662500/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662500/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"84",
      "end_page":"86",
      "citing_paper_count":18,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Modulation",
            "Antenna measurements",
            "Linearity",
            "Slot antennas",
            "Antenna feeds"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662501",
      "cat_title":"High-Frequency Transceivers for Radar and Communications",
      "cat_num": 9,
      "title":"9.6 A 42.2Gb/s 4.3pJ/b 60GHz Digital Transmitter with 12b/Symbol Polarization MIMO",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":216,
      "authors":{
        "authors":[
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37681369900",
            "id":37681369900,
            "full_name":"Chintan Thakkar",
            "author_order":1
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37945761300",
            "id":37945761300,
            "full_name":"Stefan Shopov",
            "author_order":2
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/38468730100",
            "id":38468730100,
            "full_name":"Anandaroop Chakrabarti",
            "author_order":3
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086344551",
            "id":37086344551,
            "full_name":"Shuhei Yamada",
            "author_order":4
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/38513735200",
            "id":38513735200,
            "full_name":"Debabani Choudhury",
            "author_order":5
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37273622200",
            "id":37273622200,
            "full_name":"James Jaussi",
            "author_order":6
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37273619900",
            "id":37273619900,
            "full_name":"Bryan Casper",
            "author_order":7
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"With an intent to galvanize high-speed wireless PAN connectivity in modern-day handheld computing devices around the unlicensed 57-to-71GHz band, the IEEE 802.11ay standard [1] supports 2-to-4× bonding of 2.16GHz channels (i.e. 4.32 to 8.64GHz), constellations up to 64QAM, and spatial MIMO. To support such wideband TX, prior linear 60GHz solutions [2] employ baseband modulation followed by a linear upconversion and PA with saturated power of ~10dBm. For OFDM and high-order single-carrier (SC) modulations, the PA operates in significant power back-off, leading to poor average output-to-DC (Pout-to-Pdc) power efficiency (<;1.5%). Additionally, for spectral compliance, these solutions use off-chip pulse-shaping with 8-to-12b, 25-to-65GS/s arbitrary waveform generators (AWG). Implementing such high-performance DACs on-chip would incur significant power overhead in handheld devices.",
      "article_number":"8662501",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662501",
      "html_url":"https://ieeexplore.ieee.org/document/8662501/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662501/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"172",
      "end_page":"174",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "OFDM",
            "Switches",
            "MIMO communication",
            "Antenna measurements",
            "Bonding",
            "System-on-chip",
            "Pulse shaping methods"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662502",
      "cat_title":"Frequency Generation & Interference Mitigation",
      "cat_num": 26,
      "title":"26.3 A 25-to-38GHz, 195dB FoMT LC QVCO in 65nm LP CMOS Using a 4-Port Dual-Mode Resonator for 5G Radios",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":217,
      "authors":{
        "authors":[
          {
            "affiliation":"Indian Institute of Technology Madras, Chennai, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085867215",
            "id":37085867215,
            "full_name":"Abhishek Bhat",
            "author_order":1
          },
          {
            "affiliation":"Indian Institute of Technology Madras, Chennai, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/37297371300",
            "id":37297371300,
            "full_name":"Nagendra Krishnapura",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Because of their promise of wide bandwidths and high data-rates, fifth-generation (5G) wireless systems are expected to be deployed worldwide over the next decade. Several bands in the 25-to-40GHz range are allocated for 5G radios. A single widely tunable LC VCO covering the required bands is difficult to design, but is more compact than a set of multiple narrowly tuned VCOs, and is, therefore, preferred. In practice, it is difficult to simultaneously achieve low phase noise and wide tuning range by varying only the capacitor in an LC VCO because (a) switchable capacitor banks have a poor quality factor, Q, at millimeter-wave frequencies and degrade the phase noise, and (b) using wide switches to increase Q increases parasitics and reduces the tuning range.",
      "article_number":"8662502",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662502",
      "html_url":"https://ieeexplore.ieee.org/document/8662502/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662502/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"412",
      "end_page":"414",
      "citing_paper_count":15,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Voltage-controlled oscillators",
            "Inductance",
            "Inductors",
            "Phase noise",
            "Tuning",
            "Capacitors"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662503",
      "cat_title":"Emerging Technologies",
      "cat_num": 12,
      "title":"12.3 Memory Solutions for Flexible Thin-Film Logic: up to 8kb, >105.9kb/s LPROM and SRAM with Integrated Timing Generation Meeting the ISO NFC Standard",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":218,
      "authors":{
        "authors":[
          {
            "affiliation":"KU Leuven, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085712617",
            "id":37085712617,
            "full_name":"Florian De Roose",
            "author_order":1
          },
          {
            "affiliation":"KU Leuven, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37268141800",
            "id":37268141800,
            "full_name":"Jan Genoe",
            "author_order":2
          },
          {
            "affiliation":"Holst Centre/TNO, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086430310",
            "id":37086430310,
            "full_name":"Auke J. Kronemeijer",
            "author_order":3
          },
          {
            "affiliation":"imec, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37393207600",
            "id":37393207600,
            "full_name":"Kris Myny",
            "author_order":4
          },
          {
            "affiliation":"KU Leuven, Heverlee, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37271994200",
            "id":37271994200,
            "full_name":"Wim Dehaene",
            "author_order":5
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Thin-film transistor (TFT) technologies have long been used predominantly for display fabrication and are attractive for large area, low cost and flexible circuit applications. Thanks to the improving performance of thin-film metal-oxide NFC tags and data processing chips on foil [1], [2], fabs are considering the large-scale production of flexible logic circuits. However, these systems require a memory, but metal-oxide technology lacks reliable, large memory arrays. Today, data storage is limited to ROMs, flipflops and SRAMs. No memory array has been demonstrated with sufficient storage capacity and speed within the typical power and area budget. This paper demonstrates the first large, fast and low-power memory array in flexible metal-oxide technology, comparable to the Si Intel 4000 series in the seventies [3].",
      "article_number":"8662503",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662503",
      "html_url":"https://ieeexplore.ieee.org/document/8662503/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662503/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"206",
      "end_page":"208",
      "citing_paper_count":1,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Random access memory",
            "Delays",
            "Memory management",
            "Transistors",
            "Inverters",
            "Power demand"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662504",
      "cat_title":"Technologies for Human Interaction & Health",
      "cat_num": 17,
      "title":"17.7 A 7.0fps Optical and Electrical Dual Tomographic Imaging SoC for Skin-Disease Diagnosis System",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":219,
      "authors":{
        "authors":[
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085474839",
            "id":37085474839,
            "full_name":"Yongsu Lee",
            "author_order":1
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085737598",
            "id":37085737598,
            "full_name":"Kwantae Kim",
            "author_order":2
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086132265",
            "id":37086132265,
            "full_name":"Jiwon Lee",
            "author_order":3
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085720766",
            "id":37085720766,
            "full_name":"Kyoung-Rog Lee",
            "author_order":4
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698543",
            "id":37086698543,
            "full_name":"Surin Gweon",
            "author_order":5
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085573270",
            "id":37085573270,
            "full_name":"Minseo Kim",
            "author_order":6
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274307200",
            "id":37274307200,
            "full_name":"Hoi-Jun Yoo",
            "author_order":7
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Recently, skin disease patients have been rising rapidly, and more than 5.4 million cases of skin cancer were treated in over 3.3 million people in the U.S. in 2012, and more people are diagnosed with skin cancer each year than all other cancers combined in the U.S. [1]. Because a malignant lesion is difficult to distinguish from pigmented nevus, elaborate detection devices are needed for accurate diagnosis [2]. Optical Coherence Tomography and Laminar Optical Tomography are mainly used for skin disease diagnosis, however, equipment for those tomography are too bulky to be used in house. The Electrical Impedance Spectroscopy is also applied to analyze skin disorders [3], but its equipment requires assistance from experts.",
      "article_number":"8662504",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662504",
      "html_url":"https://ieeexplore.ieee.org/document/8662504/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662504/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"288",
      "end_page":"289",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Tomography",
            "US Department of Transportation",
            "Skin",
            "Receivers",
            "Cancer",
            "Optical switches"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662505",
      "cat_title":"Advanced Wireline Techniques",
      "cat_num": 30,
      "title":"30.2 A 161mW 56Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14nm FinFET",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":220,
      "authors":{
        "authors":[
          {
            "affiliation":"EPFL, Lausanne, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085681233",
            "id":37085681233,
            "full_name":"Gain Kim",
            "author_order":1
          },
          {
            "affiliation":"IBM Zurich Research Laboratory, Rueschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37680744200",
            "id":37680744200,
            "full_name":"Lukas Kull",
            "author_order":2
          },
          {
            "affiliation":"IBM Zurich Research Laboratory, Rueschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085532936",
            "id":37085532936,
            "full_name":"Danny Luu",
            "author_order":3
          },
          {
            "affiliation":"IBM Zurich Research Laboratory, Rueschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/38072684200",
            "id":38072684200,
            "full_name":"Matthias Braendli",
            "author_order":4
          },
          {
            "affiliation":"IBM Zurich Research Laboratory, Rueschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37283682000",
            "id":37283682000,
            "full_name":"Christian Menolfi",
            "author_order":5
          },
          {
            "affiliation":"IBM Zurich Research Laboratory, Rueschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37275750200",
            "id":37275750200,
            "full_name":"Pier-Andrea Francese",
            "author_order":6
          },
          {
            "affiliation":"IBM T. J. Watson Research Center, Yorktown Heights, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085458888",
            "id":37085458888,
            "full_name":"Hazar Yueksel",
            "author_order":7
          },
          {
            "affiliation":"EPFL, Lausanne, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085736285",
            "id":37085736285,
            "full_name":"Cosimo Aprile",
            "author_order":8
          },
          {
            "affiliation":"IBM Zurich Research Laboratory, Rueschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37266745500",
            "id":37266745500,
            "full_name":"Thomas Morf",
            "author_order":9
          },
          {
            "affiliation":"IBM Zurich Research Laboratory, Rueschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37271117700",
            "id":37271117700,
            "full_name":"Marcel Kossel",
            "author_order":10
          },
          {
            "affiliation":"IBM Zurich Research Laboratory, Rueschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37601762100",
            "id":37601762100,
            "full_name":"Alessandro Cevrero",
            "author_order":11
          },
          {
            "affiliation":"EPFL, Lausanne, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085890891",
            "id":37085890891,
            "full_name":"Ilter Ozkaya",
            "author_order":12
          },
          {
            "affiliation":"EPFL, Lausanne, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37268709200",
            "id":37268709200,
            "full_name":"Andreas Burg",
            "author_order":13
          },
          {
            "affiliation":"IBM Zurich Research Laboratory, Rueschlikon, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37283681200",
            "id":37283681200,
            "full_name":"Thomas Toifl",
            "author_order":14
          },
          {
            "affiliation":"EPFL, Lausanne, Switzerland",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276561900",
            "id":37276561900,
            "full_name":"Yusuf Leblebici",
            "author_order":15
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The increasing demand on bandwidth for communicating among processors through wired interconnects in large-scale servers motivates the increase in the lane-data-rate from the current 28Gb/s to 56Gb/s or further. Recently published works [1-3] demonstrated ADC-based receiver (RX) prototypes equalizing >56Gb/s PAM-4 symbols for legacy channels with pre-FEC BERs of less than 2E4 satisfying IEEE p802.bj/bs pre-FEC BER requirements. While the ADC-based >56Gb/s PAM-4 RXs provide strong equalization performance using a large number of feed-forward equalization (FFE) taps and a few decision-feedback equalization (DFE) taps [1,2] implemented in digital, their power consumption remains excessive due to heavy arithmetic operations in the DSP.",
      "article_number":"8662505",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662505",
      "html_url":"https://ieeexplore.ieee.org/document/8662505/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662505/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"476",
      "end_page":"478",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Clocks",
            "Discrete Fourier transforms",
            "Frequency-domain analysis",
            "Constellation diagram",
            "FinFETs",
            "Program processors",
            "System-on-chip"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662506",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"F4: Intelligence at the Edge: How Can We Make Machine Learning More Energy Efficient?",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":221,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Provides an abstract of the tutorial presentation and may include a brief professional biography of the presenter. The complete presentation was not made available for publication as part of the conference proceedings.",
      "article_number":"8662506",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662506",
      "html_url":"https://ieeexplore.ieee.org/document/8662506/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662506/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"504",
      "end_page":"506",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Computer architecture",
            "Deep learning",
            "Electrical engineering",
            "Energy consumption",
            "System-on-chip",
            "Neuromorphics"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662507",
      "cat_title":"Diagnostics",
      "cat_num": 11,
      "title":"11.2 A CMOS Biosensor Array with 1024 3-Electrode Voltammetry Pixels and 93dB Dynamic Range",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":222,
      "authors":{
        "authors":[
          {
            "affiliation":"InSilixa, Sunnyvale, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37600853100",
            "id":37600853100,
            "full_name":"Arun Manickam",
            "author_order":1
          },
          {
            "affiliation":"New York University, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086078014",
            "id":37086078014,
            "full_name":"Kae-Dyi You",
            "author_order":2
          },
          {
            "affiliation":"InSilixa, Sunnyvale, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38466627800",
            "id":38466627800,
            "full_name":"Nicholas Wood",
            "author_order":3
          },
          {
            "affiliation":"InSilixa, Sunnyvale, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088827504",
            "id":37088827504,
            "full_name":"Lei Pei",
            "author_order":4
          },
          {
            "affiliation":"InSilixa, Sunnyvale, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088828434",
            "id":37088828434,
            "full_name":"Yang Liu",
            "author_order":5
          },
          {
            "affiliation":"InSilixa, Sunnyvale, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37954476900",
            "id":37954476900,
            "full_name":"Rituraj Singh",
            "author_order":6
          },
          {
            "affiliation":"InSilixa, Sunnyvale, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086100553",
            "id":37086100553,
            "full_name":"Nader Gamini",
            "author_order":7
          },
          {
            "affiliation":"New York University, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37275930100",
            "id":37275930100,
            "full_name":"Davood Shahrjerdi",
            "author_order":8
          },
          {
            "affiliation":"InSilixa, Sunnyvale, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086252434",
            "id":37086252434,
            "full_name":"Robert G. Kuimelis",
            "author_order":9
          },
          {
            "affiliation":"InSilixa, Sunnyvale, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37295059600",
            "id":37295059600,
            "full_name":"Arjang Hassibi",
            "author_order":10
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Electro-analytical (E-chem) biosensors offer unique advantages over widely used optical biosensors and can be considered ideal for low-cost, mass-deployable point-of-care (PoC) diagnostic devices [1]. They possess fully electronic and real-time transduction methods and require little or no external instrumentation. Despite these advantages, two fundamental challenges have hampered broad adoption of E-chem biosensors: 1C design and transducer (surface) material suitability. E-chem sensors require both low-noise and high detection dynamic range (DDR) front-end circuits and must also accommodate electrode-electrolyte interfaces with significant PVT variations and temporal drifts [2]-[5]. The absence of CMOS-compatible bio-electronic interfaces with adequate chemical and thermal stability has been another impediment [6].",
      "article_number":"8662507",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662507",
      "html_url":"https://ieeexplore.ieee.org/document/8662507/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662507/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"192",
      "end_page":"194",
      "citing_paper_count":6,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Biosensors",
            "DNA",
            "Temperature sensors",
            "Sensor arrays",
            "Electrodes",
            "Temperature measurement"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662508",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"ISSCC 2019 SC: Integrated Phased Arrays: Theory, Practice, and Implementation for 5G and Beyond",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":223,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Provides an abstract of the tutorial presentation and may include a brief professional biography of the presenter. The complete presentation was not made available for publication as part of the conference proceedings.",
      "article_number":"8662508",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662508",
      "html_url":"https://ieeexplore.ieee.org/document/8662508/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662508/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"524",
      "end_page":"525",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Phased arrays",
            "Optical arrays",
            "Integrated circuits",
            "5G mobile communication",
            "Imaging",
            "Electrical engineering",
            "Packaging"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662509",
      "cat_title":"DRAM",
      "cat_num": 23,
      "title":"23.1 A 7.5Gb/s/pin LPDDR5 SDRAM With WCK Clocking and Non-Target ODT for High Speed and With DVFS, Internal Data Copy, and Deep-Sleep Mode for Low Power",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":224,
      "authors":{
        "authors":[
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085404475",
            "id":37085404475,
            "full_name":"Kyung-Soo Ha",
            "author_order":1
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085761955",
            "id":37085761955,
            "full_name":"Chang-Kyo Lee",
            "author_order":2
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37423222600",
            "id":37423222600,
            "full_name":"Dongkeon Lee",
            "author_order":3
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085755011",
            "id":37085755011,
            "full_name":"Daesik Moon",
            "author_order":4
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087910070",
            "id":37087910070,
            "full_name":"Jin-Hun Jang",
            "author_order":5
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38199158900",
            "id":38199158900,
            "full_name":"Hyong-Ryol Hwang",
            "author_order":6
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087908410",
            "id":37087908410,
            "full_name":"Hyungjoon Chi",
            "author_order":7
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37066803300",
            "id":37066803300,
            "full_name":"Junghwan Park",
            "author_order":8
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088628600",
            "id":37088628600,
            "full_name":"Seungjun Shin",
            "author_order":9
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37401347900",
            "id":37401347900,
            "full_name":"Dukha Park",
            "author_order":10
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085485426",
            "id":37085485426,
            "full_name":"Sang-Yun Kim",
            "author_order":11
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37280564900",
            "id":37280564900,
            "full_name":"Sukhyun Lim",
            "author_order":12
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38067670800",
            "id":38067670800,
            "full_name":"Kiwon Park",
            "author_order":13
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37693548600",
            "id":37693548600,
            "full_name":"YeonKyu Choi",
            "author_order":14
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37066730300",
            "id":37066730300,
            "full_name":"Young-Hwa Kim",
            "author_order":15
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085360811",
            "id":37085360811,
            "full_name":"Younghoon Son",
            "author_order":16
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38063696500",
            "id":38063696500,
            "full_name":"Hyunyoon Cho",
            "author_order":17
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38070784900",
            "id":38070784900,
            "full_name":"Byongwook Na",
            "author_order":18
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088739412",
            "id":37088739412,
            "full_name":"Hyo-Joo Ahn",
            "author_order":19
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38576440400",
            "id":38576440400,
            "full_name":"Seungseob Lee",
            "author_order":20
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085642132",
            "id":37085642132,
            "full_name":"Seouk-Kyu Choi",
            "author_order":21
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085418836",
            "id":37085418836,
            "full_name":"Youn-Sik Park",
            "author_order":22
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38059974100",
            "id":38059974100,
            "full_name":"Seok-Hun Hyun",
            "author_order":23
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086140258",
            "id":37086140258,
            "full_name":"Soobong Chang",
            "author_order":24
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086137117",
            "id":37086137117,
            "full_name":"Hyuck-Joon Kwon",
            "author_order":25
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37735241300",
            "id":37735241300,
            "full_name":"Jung-Hwan Choi",
            "author_order":26
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37534018900",
            "id":37534018900,
            "full_name":"Tae-Young Oh",
            "author_order":27
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37325485000",
            "id":37325485000,
            "full_name":"Young-Soo Sohn",
            "author_order":28
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37407246800",
            "id":37407246800,
            "full_name":"Kwang-II Park",
            "author_order":29
          },
          {
            "affiliation":"Samsung Electronics, Hwaseong, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37277202700",
            "id":37277202700,
            "full_name":"Seong-Jin Jang",
            "author_order":30
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"High-speed and low-power techniques for the latest mobile DRAMs, such as LPDDR4/4X [1-3], have been developed to enable high-resolution displays, multiple cameras and 4G communication in mobile devices. However, DRAM with higher bandwidth and lower power consumption than LPDDR4X is indispensable to support 5G communication, on-device artificial intelligence and advanced driver assistance systems. In this paper, we present a 1st generation 10nm-class process LPDDR5. It includes novel schemes that increase the maximum bandwidth, such as WCK clocking and non-target ODT (NT-ODT). Power consumption is also reduced by low power schemes, such as dynamic voltage-frequency scaling (DVFS), an internal data-copy function called write-X and a deep-sleep mode (DSM).",
      "article_number":"8662509",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662509",
      "html_url":"https://ieeexplore.ieee.org/document/8662509/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662509/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"378",
      "end_page":"380",
      "citing_paper_count":9,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Synchronization",
            "Power demand",
            "Generators",
            "SDRAM",
            "Clocks"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662510",
      "cat_title":"Machine Learning & Digital LDO Circuits",
      "cat_num": 14,
      "title":"14.4 All-Digital Time-Domain CNN Engine Using Bidirectional Memory Delay Lines for Energy-Efficient Edge Computing",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":225,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/38243476100",
            "id":38243476100,
            "full_name":"Aseem Sayal",
            "author_order":1
          },
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699363",
            "id":37086699363,
            "full_name":"Shirin Fathima",
            "author_order":2
          },
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699076",
            "id":37086699076,
            "full_name":"S. S. Teja Nibhanupudi",
            "author_order":3
          },
          {
            "affiliation":"University of Texas, Austin, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37298527100",
            "id":37298527100,
            "full_name":"Jaydeep P. Kulkarni",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Convolutional Neural Networks (CNN) provide superior classification accuracy in a variety of machine learning applications, such as image/speech/sensor data processing. However, CNNs require intensive compute and memory resources making it challenging to employ in energy-constrained edge-computing devices. Specifically, Multiply-and-Accumulate (MAC) operations consume a significant portion of the total CNN energy [1].",
      "article_number":"8662510",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662510",
      "html_url":"https://ieeexplore.ieee.org/document/8662510/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662510/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"228",
      "end_page":"230",
      "citing_paper_count":15,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Time-domain analysis",
            "Pulse width modulation",
            "Engines",
            "Bidirectional control",
            "Delays",
            "Delay lines",
            "Machine learning"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662511",
      "cat_title":"Power Amplifiers",
      "cat_num": 4,
      "title":"4.1 A Watt-Level Phase-Interleaved Multi-Subharmonic Switching Digital Power Amplifier Achieving 31.4% Average Drain Efficiency",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":226,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Southern California, Los Angeles, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085828164",
            "id":37085828164,
            "full_name":"Aoyang Zhang",
            "author_order":1
          },
          {
            "affiliation":"University of Southern California, Los Angeles, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38318935100",
            "id":38318935100,
            "full_name":"Mike Shuo-Wei Chen",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Modern wireless communication systems often utilize spectrum-efficient modulation schemes for higher data throughput, given the finite bandwidth. This type of modulation schemes, such as Orthogonal Frequency Division Multiplexing (OFDM), results in a high peak-to-average power ratio (PAPR) for the transmitted signal. Therefore, power amplifier efficiency in the power back-off (PBO) region has become an important design target. Meanwhile, obtaining high output power and high average efficiency still remains a key design challenge when developing an integrated CMOS PA. Recently, a subharmonic switching (SHS) digital PA architecture was reported in [1]. It toggles the PA cell at the subharmonic component of the carrier frequency (Fc) to achieve power back-off. The slower toggling rate reduces dynamic and conduction loss in the switching PA, resulting in better PBO efficiency. However, the SHS PA requires additional notch filtering of the subharmonic components in the matching network. Therefore, we propose a phase-interleaved architecture that combines three SHS PAs to increase output power (Watt-level) and inherently cancel the subharmonic components in the PBO mode, thereby alleviating the burden of the matching network. Moreover, multiple subharmonic components are utilized to create a greater number of efficiency peaks in the PBO region. This is referred to as a multi-SHS scheme. Lastly, a hybrid Class-G operation, in combination with the multi-SHS scheme, is used to further enhance average efficiency.",
      "article_number":"8662511",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662511",
      "html_url":"https://ieeexplore.ieee.org/document/8662511/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662511/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"74",
      "end_page":"76",
      "citing_paper_count":10,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Switches",
            "Computer architecture",
            "Peak to average power ratio",
            "Power generation",
            "Prototypes",
            "Power combiners"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662512",
      "cat_title":"High-Frequency Transceivers for Radar and Communications",
      "cat_num": 9,
      "title":"9.8 A 28GHz 20.3%-Transmitter-Efficiency 1.5°-Phase-Error Beamforming Front-End IC with Embedded Switches and Dual-Vector Variable-Gain Phase Shifters",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":227,
      "authors":{
        "authors":[
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085651187",
            "id":37085651187,
            "full_name":"Jinseok Park",
            "author_order":1
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37067476700",
            "id":37067476700,
            "full_name":"Seungchan Lee",
            "author_order":2
          },
          {
            "affiliation":"Hanbat National University, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085360800",
            "id":37085360800,
            "full_name":"Dongho Lee",
            "author_order":3
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37278990200",
            "id":37278990200,
            "full_name":"Songcheol Hong",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Millimeter-wave beamforming front-end ICs have been studied intensively as the service of 5G wireless communication is scheduled to begin in the near future [1-4]. The ICs include circuit elements such as PAs, LNAs, phase shifters, variable gain blocks, and switches to support antenna arrays for RF/hybrid beamforming. Due to the large number of antennas required for beamforming, the beamforming IC should include as many circuit elements as possible in a chip. The IC also needs high phase- and gain-control resolutions not only for controlling the beams precisely but also for error corrections and calibrations [1]. However, higher-bit controls of the phase and gain as well as high transmitting power increase the chip size in conventional structures, posing a trade-off between them. The front-end IC structure proposed here increases both transmitting power and gain/phase resolutions without increasing either the chip size or the power consumption.",
      "article_number":"8662512",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662512",
      "html_url":"https://ieeexplore.ieee.org/document/8662512/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662512/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"176",
      "end_page":"178",
      "citing_paper_count":6,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Integrated circuits",
            "Gain control",
            "Power demand",
            "Gain",
            "Array signal processing",
            "5G mobile communication",
            "Phase shifters"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662513",
      "cat_title":"Techniques for Low-Power & High-Performance Wireless",
      "cat_num": 28,
      "title":"ISSCC 2019 Session 28 Overview: Techniques for Low-Power & High-Performance Wireless",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":228,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662513",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662513",
      "html_url":"https://ieeexplore.ieee.org/document/8662513/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"436",
      "end_page":"437",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662514",
      "cat_title":"merging Technologies",
      "cat_num": 12,
      "title":"ISSCC 2019 Session 12 Overview: Emerging Technologies",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":229,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662514",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662514",
      "html_url":"https://ieeexplore.ieee.org/document/8662514/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"200",
      "end_page":"201",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662515",
      "cat_title":"Techniques for Low-Power & High-Performance Wireless",
      "cat_num": 28,
      "title":"28.6 Full-Duplex 2×2 MIMO Circulator-Receiver with High TX Power Handling Exploiting MIMO RF and Shared-Delay Baseband Self-Interference Cancellation",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":230,
      "authors":{
        "authors":[
          {
            "affiliation":"Columbia University, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085864103",
            "id":37085864103,
            "full_name":"Mahmood Baraani Dastjerdi",
            "author_order":1
          },
          {
            "affiliation":"Oregon State University, Corvallis, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085798926",
            "id":37085798926,
            "full_name":"Sanket Jain",
            "author_order":2
          },
          {
            "affiliation":"Columbia University, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085701452",
            "id":37085701452,
            "full_name":"Negar Reiskarimian",
            "author_order":3
          },
          {
            "affiliation":"Oregon State University, Corvallis, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37284347100",
            "id":37284347100,
            "full_name":"Arun Natarajan",
            "author_order":4
          },
          {
            "affiliation":"Columbia University, New York, NY",
            "authorUrl":"https://ieeexplore.ieee.org/author/37294429900",
            "id":37294429900,
            "full_name":"Harish Krishnaswamy",
            "author_order":5
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Full-duplex (FD) wireless has garnered a lot of attention in recent years due to multiple benefits such as increased spectral efficiency and improved network latency [1-5]. Several challenges remain in the quest for high-performance integrated FD radios. Transmitter (TX) power handling remains an open problem, particularly in FD radios that integrate a shared-antenna interface. Recent integrated shared-antenna interfaces that exhibit high power handling exploit SOI CMOS technologies and occupy substantial area [6]. Secondly, FD operation must be achieved across antenna VSWR variations and a changing EM environment. Finally, FD operation must be extended to multiple-antenna systems, as beamforming and MIMO are an integral part of emerging wireless networks. While the feasibility of combining FD with beamforming in an integrated radio has been recently demonstrated [4], combining FD with MIMO is fundamentally challenging because of cross-talk self-interference (CT-SI) between every pair of antennas, causing the canceller complexity to grow as O(N2). While there has been work at the system level to investigate these challenges [5], CMOS integrated implementations impose unique challenges and constraints. This work presents a 2×2 MIMO FD Receiver (RX) array with integrated N-path-filterbased non-magnetic circulators that (i) exploits bootstrapping in the circulator N-path filters to enhance TX power handling by 8dB, and (ii) features areaand powerefficient passive RF and active baseband (BB) wideband MIMO cancellation with shared delay elements to address the O(N2) cancellation challenge in the presence of a changing EM environment. We have demonstrated a 2×2 FD MIMO RX achieving (i) up to 35/45dB average self-interference-cancellation (SIC) across 40/20MHz BW, (ii) more than 42dB/53dB average cross-talk (CT)-SIC across 40/20MHz BW with <;2.1dB degradation in RX NF, and (iii) and overall TX power handling of +14dBm enabled by clock bootstrapping.",
      "article_number":"8662515",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662515",
      "html_url":"https://ieeexplore.ieee.org/document/8662515/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662515/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"448",
      "end_page":"450",
      "citing_paper_count":6,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "MIMO communication",
            "Delays",
            "Radio frequency",
            "Capacitors",
            "Interference cancellation",
            "Noise measurement",
            "Circulators"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662516",
      "cat_title":"Frequency Generation & Interference Mitigation",
      "cat_num": 26,
      "title":"26.5 A 0.1-to-0.2V Transformer-Based Switched-Mode Folded DCO in 22nm FDSOI With Active Step-Down Impedance Achieving 197dBc/Hz Peak FoM and 40MHz/V Frequency Pushing",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":231,
      "authors":{
        "authors":[
          {
            "affiliation":"University of California, San Diego La Jolla, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085816744",
            "id":37085816744,
            "full_name":"Omar El-Aassar",
            "author_order":1
          },
          {
            "affiliation":"University of California, San Diego La Jolla, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276327300",
            "id":37276327300,
            "full_name":"Gabriel M. Rebeiz",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The continuous improvement in ultra-low-power/voltage (ULP/V) circuits paves the way for new near-battery-free IoE applications. In this work, we propose an LC oscillator that can significantly improve phase-noise (PN) performance and the figure of merit (FoM) at ULV supply levels. The structure is applied to a 4.15-to-4.97GHz switched-mode DCO that operates from a less-than-100mV supply and achieves a peak FoM of 197dBc/Hz at a 150mV supply.",
      "article_number":"8662516",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662516",
      "html_url":"https://ieeexplore.ieee.org/document/8662516/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662516/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"416",
      "end_page":"418",
      "citing_paper_count":6,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Oscillators",
            "MOS devices",
            "Frequency measurement",
            "Impedance",
            "Switches",
            "Resonant frequency",
            "Harmonic analysis"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662517",
      "cat_title":"Processors",
      "cat_num": 2,
      "title":"2.6 A 2 ×30k-Spin Multichip Scalable Annealing Processor Based on a Processing-In-Memory Approach for Solving Large-Scale Combinatorial Optimization Problems",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":232,
      "authors":{
        "authors":[
          {
            "affiliation":"Hitachi, Sapporo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37587419700",
            "id":37587419700,
            "full_name":"Takashi Takemoto",
            "author_order":1
          },
          {
            "affiliation":"Hitachi, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085671101",
            "id":37085671101,
            "full_name":"Masato Hayashi",
            "author_order":2
          },
          {
            "affiliation":"Hitachi, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38086029400",
            "id":38086029400,
            "full_name":"Chihiro Yoshimura",
            "author_order":3
          },
          {
            "affiliation":"Hitachi, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37275972800",
            "id":37275972800,
            "full_name":"Masanao Yamaoka",
            "author_order":4
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The last decade has seen impressive progress in the development of a new computer architecture, commonly known as annealing processor [1, 2]. An annealing processor provides a fast means for finding the ground state of an Ising model; thus, it can efficiently solve NP-hard combinatorial optimization problems [3]. In addition to quantum annealers based on superconducting circuits [1], annealing processors based on CMOS technology have received increased interest and are being developed on the basis of simulated annealing (SA) [2]. However, these CMOS annealing processors (CMOS-APs) have room for improvement, such as: i) expanding the bit widths of coefficients, and ii) increasing the number of spins handled by the processor. To address these challenges, a CMOS-AP based on the processing-in-memory approach (where CMOS circuits and an SRAM are tightly coupled [4]) has been developed. Its key features are threefold: a spin operator (processing local memory) which provides coefficients with expandable bit width and fast parallel spin updates according to the Gibbs distribution; a low-latency inter-chip interface (I/F) connecting two Ising chips, resulting in an increased number of spins; and a highly integrated spin circuit which directly connects the spin operator with the SRAM cell. Installed in a 2×30k spin system, the CMOS-AP demonstrates the capability for multi-chip operation with energy efficiency 1.75×105 higher than running SA on a CPU.",
      "article_number":"8662517",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662517",
      "html_url":"https://ieeexplore.ieee.org/document/8662517/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662517/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"52",
      "end_page":"54",
      "citing_paper_count":20,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Annealing",
            "Program processors",
            "Central Processing Unit",
            "Clocks",
            "Simulated annealing",
            "Couplings"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662518",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"EE6: \"How Can Hardware Designers Reclaim the Spotlight?\"",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":233,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"No record of the presentation was made available for publication as part of the conference proceedings. Gone seem the heady days when hardware innovation drove entrepreneurship in communications, computing, and other domains. The bar for circuit innovation and design has been inexorably climbing higher, even as circuit components are becoming increasingly commoditized and seemingly losing relevance in the larger scheme of things. Is this trend here to stay? Should we do something about it? What should we do? Are long hardware design cycles to blame? Can we learn something from software design practices? Or, are there new opportunities where hardware innovation can still play a central role? If so, how far out is the horizon? How do we prepare for these opportunities? This evening panel assembles a galaxy of international experts from academia, government, and both the hardware and software industries to discuss these issues. The experts will diagnose the situation, offer insightful prognoses, and engage in a lively discussion with each other, and with the audience.",
      "article_number":"8662518",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662518",
      "html_url":"https://ieeexplore.ieee.org/document/8662518/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"i",
      "end_page":"iii",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Hardware",
            "Computer architecture",
            "Technological innovation",
            "Software",
            "Industries",
            "Electrical engineering",
            "Artificial intelligence"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662519",
      "cat_title":"Power for 5G, Wireless Power, and GaN Converters",
      "cat_num":"15",
      "title":"ISSCC 2019 Session 15 Overview: Power for 5G, Wireless Power, and GaN Converters",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":234,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662519",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662519",
      "html_url":"https://ieeexplore.ieee.org/document/8662519/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"236",
      "end_page":"237",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662520",
      "cat_title":"Physiological Monitoring",
      "cat_num": 22,
      "title":"22.1 A 769μW Battery-Powered Single-Chip SoC With BLE for Multi-Modal Vital Sign Health Patches",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":235,
      "authors":{
        "authors":[
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37078698500",
            "id":37078698500,
            "full_name":"Mario Konijnenburg",
            "author_order":1
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37696717600",
            "id":37696717600,
            "full_name":"Roland van Wegberg",
            "author_order":2
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086351086",
            "id":37086351086,
            "full_name":"Shuang Song",
            "author_order":3
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086126900",
            "id":37086126900,
            "full_name":"Hyunsoo Ha",
            "author_order":4
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698146",
            "id":37086698146,
            "full_name":"Wim Sijbers",
            "author_order":5
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/38007163700",
            "id":38007163700,
            "full_name":"Jiawei Xu",
            "author_order":6
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37870853800",
            "id":37870853800,
            "full_name":"Stefano Stanzione",
            "author_order":7
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37943851300",
            "id":37943851300,
            "full_name":"Chris van Liempd",
            "author_order":8
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/38526500500",
            "id":38526500500,
            "full_name":"Dwaipayan Biswas",
            "author_order":9
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/38075458300",
            "id":38075458300,
            "full_name":"Arjan Breeschoten",
            "author_order":10
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085694625",
            "id":37085694625,
            "full_name":"Peter Vis",
            "author_order":11
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37296240600",
            "id":37296240600,
            "full_name":"Chris Van Hoof",
            "author_order":12
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37572973300",
            "id":37572973300,
            "full_name":"Nick Van Helleputte",
            "author_order":13
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Continuous vital-sign monitoring is of paramount importance in remote heath monitoring or rehabilitation environments for chronic diseases. Medical-grade wireless and wearable bio-sensor systems that can be used at home offer a much more attractive solution than hospital-based monitoring systems. We report an all-in-one battery-powered SoC designed for low-cost single-use health patches (Fig. 22.1.1), allowing continuous monitoring in a home setting to improve patient comfort and reduce cost of care by, e.g., reducing hospital stays. In addition to medical-grade signal quality, low power consumption is key in such a health patch system, to enable a comfortable form factor with miniature battery size and prolong the operational lifetime to at least several weeks.",
      "article_number":"8662520",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662520",
      "html_url":"https://ieeexplore.ieee.org/document/8662520/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662520/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"360",
      "end_page":"362",
      "citing_paper_count":3,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Light emitting diodes",
            "Electrocardiography",
            "Power demand",
            "Monitoring",
            "Biomedical monitoring",
            "Batteries",
            "Data processing"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662521",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"ISSCC 2019 Index to Authors",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":236,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Presents an index of the authors whose articles are published in the conference proceedings record.",
      "article_number":"8662521",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662521",
      "html_url":"https://ieeexplore.ieee.org/document/8662521/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"526",
      "end_page":"529",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662522",
      "cat_title":"Diagnostics",
      "cat_num": 11,
      "title":"11.3 A Capacitive Biosensor for Cancer Diagnosis Using a Functionalized Microneedle and a 13.7b-Resolution Capacitance-to-Digital Converter from 1 to 100nF",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":237,
      "authors":{
        "authors":[
          {
            "affiliation":"Yonsei University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085882446",
            "id":37085882446,
            "full_name":"Seungwoo Song",
            "author_order":1
          },
          {
            "affiliation":"Yonsei University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700803",
            "id":37086700803,
            "full_name":"Jukwan Na",
            "author_order":2
          },
          {
            "affiliation":"Yonsei University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086081561",
            "id":37086081561,
            "full_name":"Moonhyung Jang",
            "author_order":3
          },
          {
            "affiliation":"Yonsei University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086045359",
            "id":37086045359,
            "full_name":"Hyeyeon Lee",
            "author_order":4
          },
          {
            "affiliation":"Yonsei University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086699601",
            "id":37086699601,
            "full_name":"Hyesoo Lee",
            "author_order":5
          },
          {
            "affiliation":"Yonsei University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086697931",
            "id":37086697931,
            "full_name":"Yongbeom Lim",
            "author_order":6
          },
          {
            "affiliation":"Yonsei University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37403213700",
            "id":37403213700,
            "full_name":"Heonjin Choi",
            "author_order":7
          },
          {
            "affiliation":"Yonsei University, Seoul, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274797400",
            "id":37274797400,
            "full_name":"Youngcheol Chae",
            "author_order":8
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"A malignant tumor consists of rapidly growing cancer cells, and requires a dedicated blood supply to provide oxygen and nutrients. Therefore, vascular endothelial growth factor (VEGF), a signal protein produced by cells stimulating angiogenesis, is considered as a key biomarker in clinical diagnosis of cancers [1], [2]. There are already existing methods for the VEGF detection requiring advanced instruments and complex protocols [2]. Recently, significant progress has been achieved in biosensors for the detection and quantification of VEGF using synthetic receptors [2]. In particular, a capacitive biosensor detects the change of dielectric properties when the receptor binds to VEGF, and capacitance change can be used to quantify the reactions. However, the sensitivity of the capacitive biosensors still needs to be improved for use in cancer diagnosis.",
      "article_number":"8662522",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662522",
      "html_url":"https://ieeexplore.ieee.org/document/8662522/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662522/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"194",
      "end_page":"196",
      "citing_paper_count":3,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Capacitance",
            "Cancer",
            "Biosensors",
            "Peptides",
            "Blood",
            "Proteins",
            "Impedance"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662523",
      "cat_title":"Ultra-High-Speed Wireline",
      "cat_num": 6,
      "title":"6.4 A 180mW 56Gb/s DSP-Based Transceiver for High Density IOs in Data Center Switches in 7nm FinFET Technology",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":238,
      "authors":{
        "authors":[
          {
            "affiliation":"MediaTek, Irvine, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37072800500",
            "id":37072800500,
            "full_name":"Tamer Ali",
            "author_order":1
          },
          {
            "affiliation":"MediaTek, Irvine, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37285080100",
            "id":37285080100,
            "full_name":"Ramy Yousry",
            "author_order":2
          },
          {
            "affiliation":"MediaTek, Irvine, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/38238418700",
            "id":38238418700,
            "full_name":"Henry Park",
            "author_order":3
          },
          {
            "affiliation":"MediaTek, Irvine, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088369110",
            "id":37088369110,
            "full_name":"Ehung Chen",
            "author_order":4
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37889504100",
            "id":37889504100,
            "full_name":"Po-Shuan Weng",
            "author_order":5
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38065545700",
            "id":38065545700,
            "full_name":"Yi-Chieh Huang",
            "author_order":6
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37066594700",
            "id":37066594700,
            "full_name":"Chun-Cheng Liu",
            "author_order":7
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088723064",
            "id":37088723064,
            "full_name":"Chien-Hua Wu",
            "author_order":8
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37597211900",
            "id":37597211900,
            "full_name":"Shih-Hao Huang",
            "author_order":9
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088730729",
            "id":37088730729,
            "full_name":"Chungshi Lin",
            "author_order":10
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088738615",
            "id":37088738615,
            "full_name":"Ke-Chung Wu",
            "author_order":11
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087906693",
            "id":37087906693,
            "full_name":"Kun-Hung Tsai",
            "author_order":12
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088730234",
            "id":37088730234,
            "full_name":"Kai-Wen Tan",
            "author_order":13
          },
          {
            "affiliation":"MediaTek, Irvine, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086132376",
            "id":37086132376,
            "full_name":"Ahmed ElShater",
            "author_order":14
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088740671",
            "id":37088740671,
            "full_name":"Kuang-Ren Chen",
            "author_order":15
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088722604",
            "id":37088722604,
            "full_name":"Wei-Hao Tsai",
            "author_order":16
          },
          {
            "affiliation":"MediaTek, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087908858",
            "id":37087908858,
            "full_name":"Huan-Sheng Chen",
            "author_order":17
          },
          {
            "affiliation":"MediaTek, Irvine, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088725079",
            "id":37088725079,
            "full_name":"Weiyu Leng",
            "author_order":18
          },
          {
            "affiliation":"MediaTek, Irvine, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088736781",
            "id":37088736781,
            "full_name":"Mazen Soliman",
            "author_order":19
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"A soaring amount of data transfer has been witnessed in recent years. By 2020, 50 billion connected devices are expected, which will generate more than 2 zettabytes of data traffic annually. Given the constraints in power & space, this explosive growth puts high stress on network infrastructure, which demands low power, high BW, and area efficient transceivers. To improve BW efficiency, modern transceivers use PAM-4 instead of NRZ to double the throughput in the same BW. However, PAM-4 introduces substantial ISI, reduces peak-to-average-ratio, and imposes non-linearity constraints compared to NRZ modulation. Scaling in CMOS technology assisted the rise of DSP-based transceivers and digital equalization schemes to compensate PAM-4 non-idealities and achieve higher SNR at the receiver output [1-3].",
      "article_number":"8662523",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662523",
      "html_url":"https://ieeexplore.ieee.org/document/8662523/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662523/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"118",
      "end_page":"120",
      "citing_paper_count":7,
      "citing_patent_count":1,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Clocks",
            "Transceivers",
            "Jitter",
            "Signal to noise ratio",
            "Timing",
            "Calibration",
            "FinFETs"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662524",
      "cat_title":"Nyquist-Rate ADCs",
      "cat_num": 3,
      "title":"3.2 A 7.6mW 1GS/s 60dB SNDR Single-Channel SAR-Assisted Pipelined ADC with Temperature-Compensated Dynamic Gm-R-Based Amplifier",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":239,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086552870",
            "id":37086552870,
            "full_name":"Wenning Jiang",
            "author_order":1
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37406127300",
            "id":37406127300,
            "full_name":"Yan Zhu",
            "author_order":2
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085491330",
            "id":37085491330,
            "full_name":"Minglei Zhang",
            "author_order":3
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37406799000",
            "id":37406799000,
            "full_name":"Chi-Hang Chan",
            "author_order":4
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37272711500",
            "id":37272711500,
            "full_name":"Rui P. Martins",
            "author_order":5
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Continuous technology scaling has allowed unceasing growth of the sampling rate of a single channel ADC in past decades. Such development not only helps reduce the number of channels in massively time interleaved ADCs, but also contributes to lower their overall jitter and input capacitance, thus enabling a further push on the ADC performance boundary. Being limited by metastability, the conventional SAR architecture is not suitable when both high resolution and speed are essential. While the pipeline SAR offers a higher speed alternative, it also keeps the low and dynamic power nature of the SAR architecture through adopting dynamic or integrating residue amplifiers (RAs) in recent works [1, 2]. With an integrating characteristic, the amplification time can be short but in contrast, the linearity, extra reset time of the load, and PVT sensitivity pose significant design challenges. In this work, rather than adopting the integrating-type amplifier, we present a Gm-R based RA which has a complete-settled amplification characteristic, thus allowing us to compensate the gain variation over temperature easily with a tracking bias technique. Besides this, we use a two-stage amplification to alleviate the RA input parasitic capacitance that enables a small DAC size in all stages. The single channel prototype reaches 1GS/s with 60.02dB SNDR at a Nyquist input consuming 7.6mW from a 1V supply.",
      "article_number":"8662524",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662524",
      "html_url":"https://ieeexplore.ieee.org/document/8662524/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662524/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"60",
      "end_page":"62",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Temperature measurement",
            "Temperature",
            "Capacitance",
            "Frequency measurement",
            "Attenuation",
            "Bandwidth",
            "Linearity"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662525",
      "cat_title":"Advanced Wireline Techniques",
      "cat_num": 30,
      "title":"ISSCC 2019 Session 30 Overview: Advanced Wireline Techniques",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":240,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Start of the above-titled section of the conference proceedings record.",
      "article_number":"8662525",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662525",
      "html_url":"https://ieeexplore.ieee.org/document/8662525/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"472",
      "end_page":"473",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662526",
      "cat_title":"Adaptive Digital & Clocking Techniques",
      "cat_num": 19,
      "title":"19.5 Digital Leakage Compensation for a Low-Power and Low-Jitter 0.5-to-5GHz PLL in 10nm FinFET CMOS Technology",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":241,
      "authors":{
        "authors":[
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085729407",
            "id":37085729407,
            "full_name":"Yongping Fan",
            "author_order":1
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702794",
            "id":37086702794,
            "full_name":"Bo Xiang",
            "author_order":2
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702840",
            "id":37086702840,
            "full_name":"Dan Zhang",
            "author_order":3
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089118066",
            "id":37089118066,
            "full_name":"James S. Ayers",
            "author_order":4
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085730401",
            "id":37085730401,
            "full_name":"Kuan-Yueh James Shen",
            "author_order":5
          },
          {
            "affiliation":"Intel, Hillsboro, OR",
            "authorUrl":"https://ieeexplore.ieee.org/author/37328116000",
            "id":37328116000,
            "full_name":"Andrey Mezhiba",
            "author_order":6
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"As the push for low-power, low-jitter, and low-area phase-locked loop (PLL) design [1] continues in the 10nm node and beyond, the leakage from various sources could become an issue in the applications where the reference clock frequency is low and the static phase error is required to be close to zero at all process corners and temperatures. The impacts of leakage currents on analog PLLs are the increase of static phase error, higher jitter and reference spur. To mitigate the leakage sensitivity in analog PLL designs, digital PLLs have been designed [2-3], but they often exhibit higher power consumption and higher jitter due to quantization noise, and require high-performance voltage regulators or supply-noise cancellation techniques [4] due to their high sensitivity to power-supply noise. To compensate for the leakage current in analog PLLs, analog compensation circuits are proposed [5-6], but it is impossible to achieve zero or low phase error across PVT corners.",
      "article_number":"8662526",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662526",
      "html_url":"https://ieeexplore.ieee.org/document/8662526/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662526/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"320",
      "end_page":"322",
      "citing_paper_count":10,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Phase locked loops",
            "Clocks",
            "Leakage currents",
            "Charge pumps",
            "Pulse width modulation",
            "Jitter",
            "Phase measurement"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662527",
      "cat_title":"Power for 5G, Wireless Power, and GaN Converters",
      "cat_num":"15",
      "title":"15.6 A 10MHz i-Collapse Failure Self-Prognostic GaN Power Converter with TJ-Independent In-Situ Condition Monitoring and Proactive Temperature Frequency Scaling",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":242,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Texas at Dallas, Richardson, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086009643",
            "id":37086009643,
            "full_name":"Yingping Chen",
            "author_order":1
          },
          {
            "affiliation":"University of Texas at Dallas, Richardson, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276762800",
            "id":37276762800,
            "full_name":"D. Brian Ma",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"With superior figure of merits, GaN switchs are highly anticipated to replace MOSFETs in high-performance power circuits [1,2]. However, GaN technology today still faces formidable reliability challenges [3]. While GaN device aging and failure mechanisms are not as well-studied as silicon counterparts, its unique structure and operation also induce new aging and failure problems. Use a GaN switch MH in a buck converter of Fig. 15.6.1 as an example. As a high-side switch, it faces large-switching-current and high-input-voltage stress in each charge phase. After repetitive switching actions, a number of electron carriers can be injected into the AlGaN barrier and buffer layers, known as hot-electron injection. In discharge phase, MH is off, but ML becomes conductive, which shorts the source of MH to ground, creating high VDS stress on MH. This induces charge traps in the insulator and buffer layers, known as charge trapping. As a joint effect of both mechanisms, trapped or injected electrons in the insulator, AlGaN barrier and buffer layers repel free electrons in the channel when MH is on, weakening the 2-dimensional electron-gas (2DEG) layer and further elevating hot-electron injection. This effect, known as current collapse or i-collapse for short, degrades channel conductivity, increases the on-resistance RDS_ON, and is a major cause of GaN-switch aging and failure [3]. On the other hand, another aging cause is thermal effect. To reduce manufacture costs and improve technology compatibility, it is common to fabricate GaN transistors on a silicon substrate. Accordingly, to reduce lattice mismatch, an AlGaN buffer layer is often inserted (Fig. 15.6.1). However, this increases the junction-to-ambient thermal resistance RθJA, which, together with the increased RDS_ON due to the i-collapse, causes higher power and heat generation, elevating the junction temperature, TJ. According to Arrhenius' Law, as TJ increases, the mean-time-to-failure (MTTF) drops exponentially [4]. Even worse, the elevated TJ deteriorates the i-collapse effect with even higher RDS_ON, significantly reducing device lifetime.",
      "article_number":"8662527",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662527",
      "html_url":"https://ieeexplore.ieee.org/document/8662527/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662527/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"248",
      "end_page":"250",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Aging",
            "Gallium nitride",
            "Temperature measurement",
            "Temperature sensors",
            "Condition monitoring",
            "Logic gates"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662528",
      "cat_title":"Processors",
      "cat_num": 2,
      "title":"2.3 An Energy-Efficient Configurable Lattice Cryptography Processor for the Quantum-Secure Internet of Things",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":243,
      "authors":{
        "authors":[
          {
            "affiliation":"Massachusetts Institute of Technology, Cambridge, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086278009",
            "id":37086278009,
            "full_name":"Utsav Banerjee",
            "author_order":1
          },
          {
            "affiliation":"Indian Institute of Technology Delhi, New Delhi, India",
            "authorUrl":"https://ieeexplore.ieee.org/author/38241971300",
            "id":38241971300,
            "full_name":"Abhishek Pathak",
            "author_order":2
          },
          {
            "affiliation":"Massachusetts Institute of Technology, Cambridge, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37269179400",
            "id":37269179400,
            "full_name":"Anantha P. Chandrakasan",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Modern public key protocols, such as RSA and elliptic curve cryptography (ECC), will be rendered insecure by Shor's algorithm [1] when large-scale quantum computers are built. Therefore, cryptographers are working on quantum-resistant algorithms, and lattice-based cryptography has emerged as a prime candidate [1]. However, high computational complexity of these algorithms makes it challenging to implement lattice-based protocols on resource-constrained IoT devices, which need to secure data against both present and future adversaries. To address this challenge, we present a lattice cryptography processor with configurable parameters, which enables up to two orders of magnitude energy savings and 124K-gate reduction in system area through architectural optimizations. The ASIC demonstrates multiple lattice-based protocols proposed in Round 1 of the NIST post-quantum standardization process.",
      "article_number":"8662528",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662528",
      "html_url":"https://ieeexplore.ieee.org/document/8662528/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662528/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"46",
      "end_page":"48",
      "citing_paper_count":10,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Cryptography",
            "Program processors",
            "Random access memory",
            "Protocols",
            "Lattices",
            "Hardware",
            "Computer architecture"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662529",
      "cat_title":"Noise-Shaped & VCO-Based ADCs",
      "cat_num": 20,
      "title":"20.5 A 76.6dB-SNDR 50MHz-BW 29.2mW Noise-Coupling-Assisted CT Sturdy MASH ΔΣ Modulator with 1.5b/4b Quantizers in 28nm CMOS",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":244,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086029294",
            "id":37086029294,
            "full_name":"Liang Qi",
            "author_order":1
          },
          {
            "affiliation":"University of Ulm, Ulm, Germany",
            "authorUrl":"https://ieeexplore.ieee.org/author/37898777700",
            "id":37898777700,
            "full_name":"Ankesh Jain",
            "author_order":2
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086702756",
            "id":37086702756,
            "full_name":"Dongyang Jiang",
            "author_order":3
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37269869400",
            "id":37269869400,
            "full_name":"Sai-Weng Sin",
            "author_order":4
          },
          {
            "affiliation":"University of Macau, Macau, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37272711500",
            "id":37272711500,
            "full_name":"Rui P. Martins",
            "author_order":5
          },
          {
            "affiliation":"University of Ulm, Ulm, Germany",
            "authorUrl":"https://ieeexplore.ieee.org/author/37270110800",
            "id":37270110800,
            "full_name":"Maurits Ortmanns",
            "author_order":6
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The demands for wider cellular bandwidth (BW) drive the development of continuous time (CT) ΔΣ modulators (DSMs). Oversampling ratio (OSR) is generally restricted due to high signal BW. To obtain an adequate resolution while maintaining good power efficiency, CT DSMs generally need to achieve an aggressive noise shaping and employ a multibit quantizer (QTZ) [1]-[3]. Though multibit operation requires a highly linear feedback (FB) DAC, dictating sophisticated linearization techniques [1]-[3]. Multi-stage noise-shaping (MASH) topologies can be employed to increase the order and they can apply multibit quantization only in the latter stages, where linearity requirements are highly relaxed. However, MASH DSMs suffer from quantization noise (ON) leakage due to the mismatch between analog and digital filters.",
      "article_number":"8662529",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662529",
      "html_url":"https://ieeexplore.ieee.org/document/8662529/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662529/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"336",
      "end_page":"338",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Multi-stage noise shaping",
            "Modulation",
            "Topology",
            "Linearization techniques",
            "Linearity",
            "Finite impulse response filters"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662530",
      "cat_title":"DC-DC Converters",
      "cat_num": 8,
      "title":"8.4 Fully Integrated Buck Converter with 78% Efficiency at 365mW Output Power Enabled by Switched-Inductor Capacitor Topology and Inductor Current Reduction Technique",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":245,
      "authors":{
        "authors":[
          {
            "affiliation":"Washington State University, Pullman, WA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085440786",
            "id":37085440786,
            "full_name":"Nghia Tang",
            "author_order":1
          },
          {
            "affiliation":"Washington State University, Pullman, WA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086038460",
            "id":37086038460,
            "full_name":"Bai Nguyen",
            "author_order":2
          },
          {
            "affiliation":"HiSilicon, Shenzhen, China",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086031118",
            "id":37086031118,
            "full_name":"Yangyang Tang",
            "author_order":3
          },
          {
            "affiliation":"Washington State University, Pullman, WA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085535778",
            "id":37085535778,
            "full_name":"Wookpyo Hong",
            "author_order":4
          },
          {
            "affiliation":"Washington State University, Pullman, WA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086369423",
            "id":37086369423,
            "full_name":"Zhiyuan Zhou",
            "author_order":5
          },
          {
            "affiliation":"Washington State University, Pullman, WA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37278448100",
            "id":37278448100,
            "full_name":"Deukhyoun Heo",
            "author_order":6
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Fully integrated buck converters can improve performance and reduce the power consumption of system-on-chip by providing point-of-load regulation with dynamic voltage scaling [1]. As a core component of a buck converter, an inductor with large inductance and small resistance is desirable for high power efficiency, but on-chip inductor integration is challenging due to silicon-area constraints and parasitic effects. Common techniques to integrate on-chip inductors include using on-die spiral inductors [1-3], package bond wires [4], and magnetic cores [5,6], resulting in inductors on the order of nH with resistances of several hundred m μ. Switching frequencies approaching 100MHz and beyond are often used to reduce the current ripple of such small inductors [1-6] at the cost of switching loss. A special hybrid topology, known as a 3-level converter, has been shown to reduce inductor current ripple and the associated power loss by doubling the effective switching frequency [1]. Compared to the conventional buck converter, the 3level topology uses two more power switches that contribute toward switching loss and conduction loss. Some other hybrid topologies have demonstrated unique characteristics and benefits [7], but none have been proposed to improve the performance of fully integrated buck converters.",
      "article_number":"8662530",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662530",
      "html_url":"https://ieeexplore.ieee.org/document/8662530/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662530/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"152",
      "end_page":"154",
      "citing_paper_count":6,
      "citing_patent_count":2,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Inductors",
            "Silicon carbide",
            "Buck converters",
            "Capacitors",
            "Voltage measurement",
            "Topology"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662531",
      "cat_title":"Diagnostics",
      "cat_num": 11,
      "title":"11.1 A 5.37mW/Channel Pitch-Matched Ultrasound ASIC with Dynamic-Bit-Shared SAR ADC and 13.2V Charge-Recycling TX in Standard CMOS for Intracardiac Echocardiography",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":246,
      "authors":{
        "authors":[
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085739349",
            "id":37085739349,
            "full_name":"Jihee Lee",
            "author_order":1
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085720766",
            "id":37085720766,
            "full_name":"Kyoung-Rog Lee",
            "author_order":2
          },
          {
            "affiliation":"University of California, Berkeley, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085643813",
            "id":37085643813,
            "full_name":"Benjamin E. Eovino",
            "author_order":3
          },
          {
            "affiliation":"National University of Singapore Singapore, Singapore",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086926733",
            "id":37086926733,
            "full_name":"Jeong Hoan Park",
            "author_order":4
          },
          {
            "affiliation":"University of California, Berkeley, CA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37280273000",
            "id":37280273000,
            "full_name":"Liwei Lin",
            "author_order":5
          },
          {
            "affiliation":"KAIST, Daejeon, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274307200",
            "id":37274307200,
            "full_name":"Hoi-Jun Yoo",
            "author_order":6
          },
          {
            "affiliation":"National University of Singapore Singapore, Singapore",
            "authorUrl":"https://ieeexplore.ieee.org/author/37292165500",
            "id":37292165500,
            "full_name":"Jerald Yoo",
            "author_order":7
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Intracardiac echocardiography (ICE) is an ultrasound sonogram that visualizes the anatomical structure of the heart in real time, with a mm-scale catheter inserted through the intracardiac vessels, and guides surgical intervention for atrial septal defect (ASD) closure. To achieve high-quality medical imaging, an ICE system must meet stringent power consumption requirements with low-noise operation. Since an ASIC and ultrasound transducers are tightly bonded through flip-chip or direct integration, an ultrasound unit TRX channel must be pitchmatched to each transducer channel [1,2]. A piezoelectric Micromachined Ultrasound Transducer (pMUT) is a suitable ultrasound transducer for implantable sensor applications, since it does not need high (~200V) bias that is a must in capacitive MUTs (cMUT) [3]. However, pMUT devices suffer from process variation, which leads to low image quality, and to date, no work addresses this issue for both TX/RX in real time. To meet all these requirements at once, we present a 6×6 TRX pitch-matched pMUT ASIC with a standard CMOS-compatible 13.2V HV pulser, on-chip per-pixel calibration scheme, and a Dynamic Bit-Shared (DBS) ADC for portable ICE applications.",
      "article_number":"8662531",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662531",
      "html_url":"https://ieeexplore.ieee.org/document/8662531/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662531/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"190",
      "end_page":"192",
      "citing_paper_count":12,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Ultrasonic imaging",
            "Standards",
            "Power demand",
            "Satellite broadcasting",
            "Ice",
            "Calibration",
            "Transducers"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662532",
      "cat_title":"Frequency Synthesizers",
      "cat_num":"16",
      "title":"16.2 A 76fsrms Jitter and –40dBc Integrated-Phase-Noise 28-to-31GHz Frequency Synthesizer Based on Digital Sub-Sampling PLL Using Optimally Spaced Voltage Comparators and Background Loop-Gain Optimization",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":247,
      "authors":{
        "authors":[
          {
            "affiliation":"Ulsan National Institute of Science and Technology, Ulsan, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38241407100",
            "id":38241407100,
            "full_name":"Juyeop Kim",
            "author_order":1
          },
          {
            "affiliation":"Ulsan National Institute of Science and Technology, Ulsan, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085689700",
            "id":37085689700,
            "full_name":"Heein Yoon",
            "author_order":2
          },
          {
            "affiliation":"Ulsan National Institute of Science and Technology, Ulsan, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085687704",
            "id":37085687704,
            "full_name":"Younghyun Lim",
            "author_order":3
          },
          {
            "affiliation":"Ulsan National Institute of Science and Technology, Ulsan, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085474853",
            "id":37085474853,
            "full_name":"Yongsun Lee",
            "author_order":4
          },
          {
            "affiliation":"Ulsan National Institute of Science and Technology, Ulsan, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37855486400",
            "id":37855486400,
            "full_name":"Yoonseo Cho",
            "author_order":5
          },
          {
            "affiliation":"Ulsan National Institute of Science and Technology, Ulsan, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085464308",
            "id":37085464308,
            "full_name":"Taeho Seong",
            "author_order":6
          },
          {
            "affiliation":"Ulsan National Institute of Science and Technology, Ulsan, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37405965600",
            "id":37405965600,
            "full_name":"Jaehyouk Choi",
            "author_order":7
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"The generation of mm-wave (mmW) signals that have ultra-low phase noise (PN) is very important for the design of RF transceivers (TRXs) for high-data-rate 5G systems. Direct-RF-sampling TRXs also require high-frequency clock signals, having extremely low integrated PN (IPN) [1]. To satisfy such stringent noise requirements, the rms jitter of mmW-band signals must be reduced to sub-100fs. Recently, a charge-pump (CP) PLL in [1] achieved a very low rms jitter of less than 60fs at 14GHz. However, to suppress the in-band PN of PLL building blocks, that design used a reference clock that had an impractically high frequency, fREF, of 500MHz. To avoid the use of such a high fREF while minimizing in-band PN, sub-sampling PLLs (SSPLLs) are seen as a promising solution. However, conventional SSPLLs are not suitable for generating mmW-band signals directly, since, as the frequency increases, the capture range of their sampling operation is reduced rapidly, thereby hindering the reliable operation. To extend the capture range, a prescaler can be used after the VCO [2], but it increases the in-band PN and power consumption. Direct-mmW SSPLLs are limited even at suppressing out-of-band PN, since their PN skirt is determined by an mmW VCO that has a relatively low Q. To overcome the problems of analog SSPLLs, such as a large area and a PVT-sensitive loop gain, digital SSPLLs using ADCs to digitize the sampled voltage have been developed recently [3]. However, digital SSPLLs suffer from another problem in that, to reduce the quantization noise (Q-noise) and improve the overall IPN, they must use high-performance ADCs that concurrently have high-sampling frequencies, fine resolutions, and wide dynamic ranges. Thus, they demand high power and occupy larger area.",
      "article_number":"8662532",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662532",
      "html_url":"https://ieeexplore.ieee.org/document/8662532/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662532/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"258",
      "end_page":"260",
      "citing_paper_count":3,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Jitter",
            "Frequency synthesizers",
            "Phase locked loops",
            "Voltage-controlled oscillators",
            "Phase noise",
            "5G mobile communication",
            "Clocks"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662533",
      "cat_title":"Machine Learning & Digital LDO Circuits",
      "cat_num": 14,
      "title":"14.6 A 745pA Hybrid Asynchronous Binary-Searching and Synchronous Linear-Searching Digital LDO with 3.8×105 Dynamic Load Range, 99.99% Current Efficiency, and 2mV Output Voltage Ripple",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":248,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Virginia, Charlottesville, VA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086158682",
            "id":37086158682,
            "full_name":"Shuo Li",
            "author_order":1
          },
          {
            "affiliation":"University of Virginia, Charlottesville, VA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37267284100",
            "id":37267284100,
            "full_name":"Benton H. Calhoun",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Voltage regulators for emerging nW-to-μW Internet-of-Things (IoT) systems-onchip (SoCs) require ultra-low quiescent power to enhance lifetime, a large dynamic load range to support multiple components and applications, and fast transient performance to support duty-cycled loads. Switching regulators [1,2] can achieve sub-nW operation, but suffer from slow settling time and large output voltage ripple that deteriorate analog and RF performance. Digital low-dropout regulators (DLDOs) offer faster transient response, low-voltage operation, and flexible control schemes [3-6]. However, conventional synchronous DLDOs that use a high frequency clock for fast response consume too much power [3], and asynchronous DLDOs can achieve lower current consumption and fast response, but suffer from larger steady-state error [4]. Also, previous DLDOs do not target load current in the <;10μA range. To achieve ultra-low-current consumption, a wide dynamic load range down to nA loads, and good transient and steady-state performance, we propose a hybrid asynchronous binary-searching (ABS) and synchronous linear-searching (SLS) DLDO that achieves 3.8×105 dynamic load range, 99.99% current efficiency, and 2mV output voltage ripple, while consuming 745pA quiescent current.",
      "article_number":"8662533",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662533",
      "html_url":"https://ieeexplore.ieee.org/document/8662533/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662533/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"232",
      "end_page":"234",
      "citing_paper_count":5,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Current measurement",
            "Dynamic range",
            "Voltage control",
            "Regulators",
            "Transient analysis",
            "Clocks",
            "Steady-state"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662534",
      "cat_title":"Power for 5G, Wireless Power, and GaN Converters",
      "cat_num":"15",
      "title":"15.8 A 4.5V/ns Active Slew-Rate-Controlling Gate Driver with Robust Discrete-Time Feedback Technique for 600V Superjunction MOSFETs",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":249,
      "authors":{
        "authors":[
          {
            "affiliation":"Toshiba, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086059022",
            "id":37086059022,
            "full_name":"Shusuke Kawai",
            "author_order":1
          },
          {
            "affiliation":"Toshiba, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37285110200",
            "id":37285110200,
            "full_name":"Takeshi Ueno",
            "author_order":2
          },
          {
            "affiliation":"Toshiba, Kawasaki, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37293735900",
            "id":37293735900,
            "full_name":"Kohei Onizuka",
            "author_order":3
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Active gate control is an emerging technique to minimize the switching loss of high-power converters facing noise-suppression challenges. In a conventional gate-driver design, a fixed value of gate resistance is chosen by the converter designers so that the slew rate (SR) of the drain voltage Vd, namely dVd/dt, does not exceed noise-aware design guidelines in each application and use case. Minimizing the gate resistance leads to high dVd/dt and the reduction in switching loss while shortening the turn-on delay for the overall converter performance. However, the impact is limited because of uncontrollable dVd/dt drift caused by load-current, temperature, and Vth variations of the power transistors. Thus, in practice there is significant room for further loss and turn-on-delay minimization for the active gate control that adaptively modulates gate driving ability within every switching cycle.",
      "article_number":"8662534",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662534",
      "html_url":"https://ieeexplore.ieee.org/document/8662534/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662534/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"252",
      "end_page":"254",
      "citing_paper_count":2,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Logic gates",
            "Switches",
            "Temperature measurement",
            "Delays",
            "Switching loss"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662535",
      "cat_title":"Power for 5G, Wireless Power, and GaN Converters",
      "cat_num":"15",
      "title":"15.3 A 100W and 91% GaN-Based Class-E Wireless-Power-Transfer Transmitter with Differential-Impedance-Matching Control for Charging Multiple Devices",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":250,
      "authors":{
        "authors":[
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086345011",
            "id":37086345011,
            "full_name":"Cheng-Yu Xie",
            "author_order":1
          },
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085366826",
            "id":37085366826,
            "full_name":"Shang-Hsien Yang",
            "author_order":2
          },
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086344534",
            "id":37086344534,
            "full_name":"Shen-Fu Lu",
            "author_order":3
          },
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698829",
            "id":37086698829,
            "full_name":"Fa-Yi Lin",
            "author_order":4
          },
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086703599",
            "id":37086703599,
            "full_name":"Yen-An Lin",
            "author_order":5
          },
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086698972",
            "id":37086698972,
            "full_name":"You-Zheng Ou-Yang",
            "author_order":6
          },
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37291295300",
            "id":37291295300,
            "full_name":"Ke-Horng Chen",
            "author_order":7
          },
          {
            "affiliation":"National Chiao Tung University, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086345175",
            "id":37086345175,
            "full_name":"Kuo-Chi Liu",
            "author_order":8
          },
          {
            "affiliation":"Realtek Semiconductor, Hsinchu, Taiwan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086703598",
            "id":37086703598,
            "full_name":"Yin-Hsi Lin",
            "author_order":9
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Having multiple devices charged by a wireless-power-transfer (WPT) system has become more common as illustrated in Fig. 15.3.1. A wide-power-range (no load ~100W), compact, and efficient WPT system needs to include the following features. First, an impedance-matching technique that achieves zero-voltage switching (ZVS) and zero voltage-derivative switching (ZVDS) on a Gallium Nitride (GaN) switch is needed to reduce the efficiency loss caused by hard switching (HS) and reverse conduction (RC). Second, under high-power conditions, it is desirable to reduce the voltage and current stress on each switch and passive components. Third, there is a need to reduce the number of external components for compact size. In [1] and [2], an external capacitor array for impedance matching occupies a large printed circuit board (PCB) area. If the output power is as high as 100W, the controlled switch needs to withstand high voltage stresses of up to 600V. The fractional-capacitance tuning technique in [3] achieves a wide range of equivalent capacitance, but there are still high-voltage-stress problems similar to [1,2]. Although [4] provides a highpower solution, the voltage-controlled-capacitance (VCC) technique needs to tune the internal parasitic capacitance, COSS, from 350 to 3500pF and thus requires more external components and large bias voltage VBIAS.",
      "article_number":"8662535",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662535",
      "html_url":"https://ieeexplore.ieee.org/document/8662535/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662535/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"242",
      "end_page":"244",
      "citing_paper_count":1,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Switches",
            "Gallium nitride",
            "Impedance matching",
            "Zero voltage switching",
            "Delays"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662536",
      "cat_title":"High-Frequency Transceivers for Radar and Communications",
      "cat_num": 9,
      "title":"9.3 A680 μW Burst-Chirp UWB Radar Transceiver for Vital Signs and Occupancy Sensing up to 15m Distance",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":251,
      "authors":{
        "authors":[
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37695323400",
            "id":37695323400,
            "full_name":"Yao-Hong Liu",
            "author_order":1
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701254",
            "id":37086701254,
            "full_name":"Sunil Sheelavant",
            "author_order":2
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/38234903500",
            "id":38234903500,
            "full_name":"Marco Mercuri",
            "author_order":3
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085687864",
            "id":37085687864,
            "full_name":"Paul Mateman",
            "author_order":4
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085696207",
            "id":37085696207,
            "full_name":"Johan Dijkhuis",
            "author_order":5
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088725654",
            "id":37088725654,
            "full_name":"Wilfried Zomagboguelou",
            "author_order":6
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/38075458300",
            "id":38075458300,
            "full_name":"Arjan Breeschoten",
            "author_order":7
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086045271",
            "id":37086045271,
            "full_name":"Stefano Traferro",
            "author_order":8
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088728645",
            "id":37088728645,
            "full_name":"Yan Zhan",
            "author_order":9
          },
          {
            "affiliation":"imec, Leuven, Belgium",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088740058",
            "id":37088740058,
            "full_name":"Tom Torf",
            "author_order":10
          },
          {
            "affiliation":"imec - Netherlands, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37529238700",
            "id":37529238700,
            "full_name":"Christian Bachmann",
            "author_order":11
          },
          {
            "affiliation":"TU Eindhoven, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37299089900",
            "id":37299089900,
            "full_name":"Pieter Harpe",
            "author_order":12
          },
          {
            "affiliation":"Delft University of Technology, Delft, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37294875700",
            "id":37294875700,
            "full_name":"Masoud Babaie",
            "author_order":13
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"For remote vital signs and occupancy detection in many smart home/building applications, radar sensors are a preferred option over cameras, due to privacy preservation and robustness to ambient light conditions. These radars not only need to provide precise range and vital signs information over meters distance, but also preferably can operate on a battery up to a few months or even years, for cost and practical reasons (like smoke detectors). State-of-the-art remote vital-sign sensors typically use an impulse-radio UWB (IR-UWB) radar [1,2] because it provides a range resolution <;20 cm. However, their power consumption is typically in the order of 100's of mW, preventing long-term maintenance-free battery-powered operations. Although mains power can be used to supply such radars, this is not always available, depending on the location and the building type, and the installation cost (e.g., power routing) is significantly higher than for battery-powered ones. In this work, a burst-chirp radar with an energy-efficient chirp generation is proposed, leading to a record-low power consumption of 680 μW.",
      "article_number":"8662536",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662536",
      "html_url":"https://ieeexplore.ieee.org/document/8662536/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662536/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"166",
      "end_page":"168",
      "citing_paper_count":5,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Chirp",
            "Radar detection",
            "Ultra wideband radar",
            "Power demand",
            "Sensors",
            "Transceivers"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662537",
      "cat_title":"Circuits Enabling Security",
      "cat_num": 25,
      "title":"25.1 A 562F2 Physically Unclonable Function with a Zero-Overhead Stabilization Scheme",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":252,
      "authors":{
        "authors":[
          {
            "affiliation":"Rice University, Houston, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086701567",
            "id":37086701567,
            "full_name":"Dai Li",
            "author_order":1
          },
          {
            "affiliation":"Rice University, Houston, TX",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085386877",
            "id":37085386877,
            "full_name":"Kaiyuan Yang",
            "author_order":2
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Internet of Things (IoT) devices bring a growing demand for secure, low-power, and low-cost secret key and ID storage solutions. Physically unclonable functions (PUFs) are one of the most promising alternatives to conventional non-volatile memory (NVM) solutions, which usually incur extra cost and are vulnerable to physical attackers. In recent years, significant research efforts have been devoted to improving the stability of PUF responses/keys across PVT variations, while maintaining the low-cost and low-power benefits. PUF design involves circuit topologies, stabilization methods, and error correction schemes. While redundancy-based stabilizing methods, such as extensive unstable bit masking and error correction codes (ECCs), are powerful to achieve 100% reliable keys [1,2,7], the on-chip area cost for redundancy, energy and latency during key extraction, and testing cost grow super linearly with the percentage of unstable bits in most cases (Fig. 25.1.1). Therefore, PUF designs with native reliability and lossless stabilizing methods are desirable. PUFs using metastability are fast and efficient [1,2], but suffer from transient noise. PUFs relying on shared digitizers [3,4] save area but require accurate comparators and suffer from noise during readout. PUF cells with static operation and local digitizing are shown to achieve the best stability [5-7], among which the amplifier chain structure shown in Fig. 25.1.1 demonstrates best native stability and low cost [6-7]. A NAND-based design [7] suffers from high power consumption and large area, while a 2T amplifier-based PUF [6] achieves a good trade-off among desired properties. However, the 2T amplifier in [6] does not scale well with technology, limited by its amplification gain and asymmetrical headroom (Fig. 25.1.1, top right). In this paper, a 562F2 PUF cell, which can be reconfigured to a different PUF cell locally for lossless stabilization with zero area overhead (Fig. 25.1.1, bottom right), is implemented in 65nm CMOS. It features: 1) a 0.00182% native bit error after lossless stabilization and 0.44% across the military temperature range (-55 to 125°C); 2) a low-cost stabilization scheme combining a reconfigurable PUF cell with a body-bias-based V/T emulation method, which improves bit error rate (BER) by 149× and bit instability by 120×; 3) sub-threshold operation with only 0.062fJ/b core energy.",
      "article_number":"8662537",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662537",
      "html_url":"https://ieeexplore.ieee.org/document/8662537/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662537/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"400",
      "end_page":"402",
      "citing_paper_count":15,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Bit error rate",
            "Thermal stability",
            "Semiconductor device measurement",
            "Circuit stability",
            "Stability analysis",
            "Inverters",
            "Transistors"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662538",
      "cat_title":"Analog Techniques",
      "cat_num": 18,
      "title":"18.8 A 192pW Hybrid Bandgap-Vth Reference with Process Dependence Compensated by a Dimension-Induced Side-Effect",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":253,
      "authors":{
        "authors":[
          {
            "affiliation":"Pohang University of Science and Technology, Pohang, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086070723",
            "id":37086070723,
            "full_name":"Youngwoo Ji",
            "author_order":1
          },
          {
            "affiliation":"Pohang University of Science and Technology, Pohang, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700205",
            "id":37086700205,
            "full_name":"Jungho Lee",
            "author_order":2
          },
          {
            "affiliation":"Pohang University of Science and Technology, Pohang, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/38570570300",
            "id":38570570300,
            "full_name":"Byungsub Kim",
            "author_order":3
          },
          {
            "affiliation":"Pohang University of Science and Technology, Pohang, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37277119400",
            "id":37277119400,
            "full_name":"Hong-June Park",
            "author_order":4
          },
          {
            "affiliation":"Pohang University of Science and Technology, Pohang, Korea",
            "authorUrl":"https://ieeexplore.ieee.org/author/37287288800",
            "id":37287288800,
            "full_name":"Jae-Yoon Sim",
            "author_order":5
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"A voltage reference circuit is an essential block of a system to generate various internal voltages. Since it consumes static power in standby modes, it plays an important role in energy management of battery-limited applications. The bandgap reference (BGR) has been a widely used approach since it provides a well-defined large value (~1.15V) with strong immunity to process, supply and temperature changes. Recently proposed BGR approaches achieved a great reduction of power consumption by taking only complementary-to-absolute-temperature (CTAT) quantity from a PN junction while they obtained proportional-to-absolutetemperature (PTAT) quantity from alternative CMOS circuits such as a CTAT divider [1] or leakage-based two diodes [2,3]. However, these BGR schemes are formed with multiple branches fed from a supply voltage above 1.4V and require power consumption of order larger than 10nW. To further reduce power consumption, threshold-based reference approaches with CMOS-only circuits have been proposed [4,5]. However, generation of a practical voltage level by upscaling of a threshold-based reference also causes an amplification of the uncertainty by the same factor. In addition, though [4] has successfully achieved sub-nW power consumption, the threshold voltage eventually suffers from a large sensitivity to process variation because the threshold voltage is affected by process and design parameters. To reduce the effect of process variation, [5] proposed a PMOS-only circuit. However, it requires a different body biasing for a threshold difference that is needed to generate a non-zero reference.",
      "article_number":"8662538",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662538",
      "html_url":"https://ieeexplore.ieee.org/document/8662538/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662538/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"308",
      "end_page":"310",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Temperature measurement",
            "Threshold voltage",
            "Sensitivity",
            "Photonic band gap",
            "Temperature dependence",
            "Power demand",
            "CMOS technology"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662539",
      "cat_title":"Advanced Wireline Techniques",
      "cat_num": 30,
      "title":"30.1 Single-Pair Automotive PHY Solutions from 10Mb/s to 10Gb/s and Beyond",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":254,
      "authors":{
        "authors":[
          {
            "affiliation":"NXP Semiconductors, Eindhoven, The Netherlands",
            "authorUrl":"https://ieeexplore.ieee.org/author/37442811000",
            "id":37442811000,
            "full_name":"Gerrit W. den Besten",
            "author_order":1
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Car communication networks are rapidly evolving from a collection of sub-MHz control busses to a high-performance data network for connecting sensors, processors, and actuators to enable autonomous driving [1]. A plurality of high-bandwidth nodes like cameras, displays, radars, and wireless transceivers, demand a network architecture revision and drive the need-for-speed on individual links [1], [2]. Harsh automotive requirements on emissions, robustness, and reliability apply [3]. Size and weight of cables are critical factors too. These challenges inspired a new class of single-pair physical layer solutions, with 100Mb/s currently in production, 1Gb/s ramping up soon, and new standards for 2.5-10Gb/s in development.",
      "article_number":"8662539",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662539",
      "html_url":"https://ieeexplore.ieee.org/document/8662539/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662539/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"474",
      "end_page":"476",
      "citing_paper_count":1,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Automobiles",
            "Transceivers",
            "Ethernet",
            "Cable shielding",
            "Automotive engineering",
            "Bandwidth",
            "Robustness"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662540",
      "cat_title":"Technologies for Human Interaction & Health",
      "cat_num": 17,
      "title":"17.2 A 142nW Voice and Acoustic Activity Detection Chip for mm-Scale Sensor Nodes Using Time-Interleaved Mixer-Based Frequency Scanning",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":255,
      "authors":{
        "authors":[
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086178390",
            "id":37086178390,
            "full_name":"Minchang Cho",
            "author_order":1
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085469414",
            "id":37085469414,
            "full_name":"Sechang Oh",
            "author_order":2
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086700808",
            "id":37086700808,
            "full_name":"Zhan Shi",
            "author_order":3
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086349786",
            "id":37086349786,
            "full_name":"Jongyup Lim",
            "author_order":4
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37965798900",
            "id":37965798900,
            "full_name":"Yejoong Kim",
            "author_order":5
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37072942700",
            "id":37072942700,
            "full_name":"Seokhyeon Jeong",
            "author_order":6
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089071489",
            "id":37089071489,
            "full_name":"Yu Chen",
            "author_order":7
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37276099100",
            "id":37276099100,
            "full_name":"David Blaauw",
            "author_order":8
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085665370",
            "id":37085665370,
            "full_name":"Hun-Seok Kim",
            "author_order":9
          },
          {
            "affiliation":"University of Michigan, Ann Arbor, MI",
            "authorUrl":"https://ieeexplore.ieee.org/author/37274874600",
            "id":37274874600,
            "full_name":"Dennis Sylvester",
            "author_order":10
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Acoustic sensing is one of the most widely used sensing modalities to intelligently assess the environment. In particular, ultra-low power (ULP) always-on voice activity detection (VAD) is gaining attention as an enabling technology for IoT platforms. In many practical applications, acoustic events-of-interest occur infrequently. Therefore, the system power consumption is typically dominated by the always-on acoustic wakeup detector, while the remainder of the system is power-gated the vast majority of the time. A previous acoustic wakeup detector [1] consumed just 12nW but could not process voice signals (up to 4kHz bandwidth) or handle non-stationary events, which are essential qualities for a VAD. Prior VAD ICs [2,3] demonstrated reliable performance but consumed significant power (>20μW) and lacked an analog frontend (AFE), which further increases power. Recent analog-domain feature extraction-based VADs [4,5] also reported μW-level power consumption, and their simple decision tree [4] or fixed neural network-based approach [5] limited broader use for various acoustic event targets. In summary, no sub-μW VAD has been reported to date, preventing the use of VADs in unobtrusive mm-scale sensor nodes.",
      "article_number":"8662540",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662540",
      "html_url":"https://ieeexplore.ieee.org/document/8662540/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662540/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"278",
      "end_page":"280",
      "citing_paper_count":23,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Mixers",
            "Feature extraction",
            "Acoustics",
            "Discrete cosine transforms",
            "Bandwidth",
            "Power demand",
            "Computer architecture"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662541",
      "cat_title":"Emerging Technologies",
      "cat_num": 12,
      "title":"12.2 Micro Short-Circuit Detector Including S/H Circuit for 1hr Retention and 52dB Comparator Composed of C-Axis Aligned Crystalline IGZO FETs for Li-Ion Battery Protection IC",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":256,
      "authors":{
        "authors":[
          {
            "affiliation":"Semiconductor Energy Laboratory, Kanagawa, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38025959100",
            "id":38025959100,
            "full_name":"Hiroki Inoue",
            "author_order":1
          },
          {
            "affiliation":"Semiconductor Energy Laboratory, Kanagawa, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37962729200",
            "id":37962729200,
            "full_name":"Takeshi Aoki",
            "author_order":2
          },
          {
            "affiliation":"Semiconductor Energy Laboratory, Kanagawa, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088723900",
            "id":37088723900,
            "full_name":"Fumika Akasawa",
            "author_order":3
          },
          {
            "affiliation":"Semiconductor Energy Laboratory, Kanagawa, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088737248",
            "id":37088737248,
            "full_name":"Toshiki Hamada",
            "author_order":4
          },
          {
            "affiliation":"Semiconductor Energy Laboratory, Kanagawa, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085763926",
            "id":37085763926,
            "full_name":"Toshihiko Takeuchi",
            "author_order":5
          },
          {
            "affiliation":"Semiconductor Energy Laboratory, Kanagawa, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088735243",
            "id":37088735243,
            "full_name":"Kousei Nei",
            "author_order":6
          },
          {
            "affiliation":"Semiconductor Energy Laboratory, Kanagawa, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37086596319",
            "id":37086596319,
            "full_name":"Takako Seki",
            "author_order":7
          },
          {
            "affiliation":"Semiconductor Energy Laboratory, Kanagawa, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085566871",
            "id":37085566871,
            "full_name":"Yuto Yakubo",
            "author_order":8
          },
          {
            "affiliation":"Semiconductor Energy Laboratory, Kanagawa, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37087913388",
            "id":37087913388,
            "full_name":"Kei Takahashi",
            "author_order":9
          },
          {
            "affiliation":"Semiconductor Energy Laboratory, Kanagawa, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088744791",
            "id":37088744791,
            "full_name":"Shuji Fukai",
            "author_order":10
          },
          {
            "affiliation":"Semiconductor Energy Laboratory, Kanagawa, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/38030176900",
            "id":38030176900,
            "full_name":"Takahiko Ishizu",
            "author_order":11
          },
          {
            "affiliation":"Semiconductor Energy Laboratory, Kanagawa, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37698366600",
            "id":37698366600,
            "full_name":"Munehiro Kozuma",
            "author_order":12
          },
          {
            "affiliation":"Semiconductor Energy Laboratory, Kanagawa, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37088725746",
            "id":37088725746,
            "full_name":"Ryota Tajima",
            "author_order":13
          },
          {
            "affiliation":"Semiconductor Energy Laboratory, Kanagawa, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37693475200",
            "id":37693475200,
            "full_name":"Takanori Matsuzaki",
            "author_order":14
          },
          {
            "affiliation":"Semiconductor Energy Laboratory, Kanagawa, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37694620500",
            "id":37694620500,
            "full_name":"Takayuki Ikeda",
            "author_order":15
          },
          {
            "affiliation":"University of Tokyo, Tokyo, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37273902900",
            "id":37273902900,
            "full_name":"Makoto Ikeda",
            "author_order":16
          },
          {
            "affiliation":"Semiconductor Energy Laboratory, Kanagawa, Japan",
            "authorUrl":"https://ieeexplore.ieee.org/author/37687628100",
            "id":37687628100,
            "full_name":"Shunpei Yamazaki",
            "author_order":17
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Li-ion batteries are primarily used as power sources in electronic devices and electric vehicles and offer substantial conveniences to consumers. However, fires have broken out likely due to micro short-circuit (also called internal or soft shortcircuit) in Li-ion batteries [1]. The micro short-circuit is a failure mode where Li metal first precipitates on a negative electrode and then reaches a positive electrode; eventually a short-circuit occurs between the negative and positive electrodes and the battery voltage slightly decreases. Repetitive occurrences of micro short-circuit will generate heat and lead to serious accidents with a fire or an explosion in the worst-case scenario. Micro short-circuit detection methods are still in the research phase, and applications of battery voltage monitoring systems with AI are expected [1], [2]. This situation demands urgent research and development of micro short-circuit detectors for battery protection ICs.",
      "article_number":"8662541",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662541",
      "html_url":"https://ieeexplore.ieee.org/document/8662541/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662541/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"204",
      "end_page":"206",
      "citing_paper_count":4,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Field effect transistors",
            "Batteries",
            "Detectors",
            "Integrated circuits",
            "Logic gates",
            "Silicon",
            "Electrodes"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662542",
      "cat_title":"Sensor Interfaces",
      "cat_num": 10,
      "title":"10.1 An Energy Measurement Front-End with Integrated In-Situ Background Full System Accuracy Monitoring Including the Current and Voltage Sensors",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":257,
      "authors":{
        "authors":[
          {
            "affiliation":"Analog Devices, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/38181199100",
            "id":38181199100,
            "full_name":"Seyed Danesh",
            "author_order":1
          },
          {
            "affiliation":"Analog Devices, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37578310400",
            "id":37578310400,
            "full_name":"William Holland",
            "author_order":2
          },
          {
            "affiliation":"Analog Devices, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37089126024",
            "id":37089126024,
            "full_name":"Joe Spalding",
            "author_order":3
          },
          {
            "affiliation":"Analog Devices, Wilmington, MA",
            "authorUrl":"https://ieeexplore.ieee.org/author/37085636576",
            "id":37085636576,
            "full_name":"Michael Guidry",
            "author_order":4
          },
          {
            "affiliation":"Analog Devices, Edinburgh, United Kingdom",
            "authorUrl":"https://ieeexplore.ieee.org/author/37268635900",
            "id":37268635900,
            "full_name":"J. E. D. Hurwitz",
            "author_order":5
          }
        ]
      },
      "access_type":"LOCKED",
      "content_type":"Conferences",
      "abstract":"Millions of utility electricity meters are deployed globally to determine billable energy consumption. These devices are factory calibrated, and then perform measurement without interruption over their lifetime. Once in the field their accuracy is unknown due to component aging and high voltage/current events [1]. Meters are periodically replaced as a preventive measure, leading to the unnecessary replacement of perfectly good meters while some inaccurate meters may remain in field. This paper presents an energy-measurement front-end that enables continuous background Condition Base Monitoring (CbM) over the lifetime of a meter. Crucially it monitors the performance of its voltage and current sensors, which are typically the largest sources of inaccuracy and drift. During normal operation, small test signals (“stimuli”), with adaptable but well-defined characteristics are injected into the sensors. Their amplitudes at the front-end's output are then extracted to determine the gain accuracy of the full signal chain. In order to do this, the system must meet 3 main challenges. First, it must be able to generate and inject highly stable and accurate stimuli signals into the sensors. Second, it must have a wide dynamic range in order to accurately extract the stimuli in the presence of unknown and significantly larger load signals. Third, it must incorporate all the digital signal processing involved with stimuli signal selection, extraction and removal. This paper describes the circuit techniques used to address the first two challenges.",
      "article_number":"8662542",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662542",
      "html_url":"https://ieeexplore.ieee.org/document/8662542/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662542/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"180",
      "end_page":"182",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Current measurement",
            "Energy measurement",
            "Meters",
            "Monitoring",
            "Capacitors",
            "Temperature measurement",
            "Switches"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662543",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"EE5: \"Moving to The Dark Side\"",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":258,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"No record of the presentation was made available for publication as part of the conference proceedings. Many practicing engineers view management and business as 'The Dark Side', and executive decisions often baffle them. Can engineers do a good job on 'The Dark Side' in management and business? Is it possible to return to engineering from 'The Dark Side'? The relation between business and management on one side and engineering on the other side has always been complex. On one hand, innovative engineers often don't understand the limitations imposed on them by more financially driven business managers. On the other hand, business needs solid engineering, within their budgetary boundaries, in order to be successful. Is it possible to transform from a good engineer to a good business manager? Can business managers return to engineering and be successful engineers after having spent time on 'The Dark Side'? Can engineers and business managers peacefully coexist, and are they able to understand each other? Is that a situation we should work towards or, is a world where each side sees the other as a necessary evil perfectly balanced and sustainable? In an entertaining and educational discussion between the panelists, the audience will get a closer look into the hearts and minds of Captains of Industry, sharing their views on the subject. How do they view the world after moving to 'The Dark Side' and have they truly moved to 'The Dark Side'?",
      "article_number":"8662543",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662543",
      "html_url":"https://ieeexplore.ieee.org/document/8662543/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"i",
      "end_page":"ii",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        "ieee_terms":{
          "terms":[
            "Companies",
            "Integrated circuits",
            "Silicon",
            "Patents",
            "Radio frequency"
          ]
        }
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662544",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"ISSCC 2019 Foreword",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":259,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Presents the introductory welcome message from the conference proceedings. May include the conference officers' congratulations to all involved with the conference event and publication of the proceedings record.",
      "article_number":"8662544",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662544",
      "html_url":"https://ieeexplore.ieee.org/document/8662544/",
      "abstract_url":"https://ieeexplore.ieee.org/document/8662544/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"8",
      "end_page":"9",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    },
    {
      "doi":"10.1109/ISSCC.2019.8662545",
      "cat_title":"No category!",
      "cat_num": 0,
      "title":"[Front cover]",
      "publisher":"IEEE",
      "isbn":"978-1-5386-8532-7",
      "issn":"0193-6530",
      "rank":260,
      "authors":{
        "authors":[
          
        ]
      },
      "access_type":"EPHEMERA",
      "content_type":"Conferences",
      "abstract":"Presents the front cover or splash screen of the proceedings record.",
      "article_number":"8662545",
      "pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662545",
      "html_url":"https://ieeexplore.ieee.org/document/8662545/",
      "publication_title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)",
      "conference_location":"San Francisco, CA, USA",
      "conference_dates":"17-21 Feb. 2019",
      "publication_number":8656625,
      "is_number":8662285,
      "publication_year":2019,
      "publication_date":"17-21 Feb. 2019",
      "start_page":"c1",
      "end_page":"c1",
      "citing_paper_count":0,
      "citing_patent_count":0,
      "index_terms":{
        
      },
      "isbn_formats":{
        "isbns":[
          {
            "format":"Print on Demand(PoD) ISBN",
            "value":"978-1-5386-8532-7",
            "isbnType":"New-2005"
          },
          {
            "format":"Electronic ISBN",
            "value":"978-1-5386-8531-0",
            "isbnType":"New-2005"
          }
        ]
      }
    }
  ]