#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Oct 26 23:38:08 2024
# Process ID: 60044
# Current directory: C:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.runs/impl_1
# Command line: vivado.exe -log racaster_test_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source racaster_test_wrapper.tcl -notrace
# Log file: C:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.runs/impl_1/racaster_test_wrapper.vdi
# Journal file: C:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source racaster_test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/keyur/Documents/Vivado/vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/keyur/Documents/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top racaster_test_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_axi_bram_ctrl_0_0/racaster_test_axi_bram_ctrl_0_0.dcp' for cell 'racaster_test_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_axi_bram_ctrl_0_bram_0/racaster_test_axi_bram_ctrl_0_bram_0.dcp' for cell 'racaster_test_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_axi_smc_0/racaster_test_axi_smc_0.dcp' for cell 'racaster_test_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_clock_div_25_0_0/racaster_test_clock_div_25_0_0.dcp' for cell 'racaster_test_i/clock_div_25_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_pixel_pusher_0_0/racaster_test_pixel_pusher_0_0.dcp' for cell 'racaster_test_i/pixel_pusher_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_processing_system7_0_3/racaster_test_processing_system7_0_3.dcp' for cell 'racaster_test_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_rgb2dvi_0_0/racaster_test_rgb2dvi_0_0.dcp' for cell 'racaster_test_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_rst_ps7_0_100M_0/racaster_test_rst_ps7_0_100M_0.dcp' for cell 'racaster_test_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_vga_ctrl_0_0/racaster_test_vga_ctrl_0_0.dcp' for cell 'racaster_test_i/vga_ctrl_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1134.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'racaster_test_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'racaster_test_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_processing_system7_0_3/racaster_test_processing_system7_0_3.xdc] for cell 'racaster_test_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_processing_system7_0_3/racaster_test_processing_system7_0_3.xdc] for cell 'racaster_test_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_axi_smc_0/bd_0/ip/ip_1/bd_c8d1_psr_aclk_0_board.xdc] for cell 'racaster_test_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_axi_smc_0/bd_0/ip/ip_1/bd_c8d1_psr_aclk_0_board.xdc] for cell 'racaster_test_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_axi_smc_0/bd_0/ip/ip_1/bd_c8d1_psr_aclk_0.xdc] for cell 'racaster_test_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_axi_smc_0/bd_0/ip/ip_1/bd_c8d1_psr_aclk_0.xdc] for cell 'racaster_test_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_rst_ps7_0_100M_0/racaster_test_rst_ps7_0_100M_0_board.xdc] for cell 'racaster_test_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_rst_ps7_0_100M_0/racaster_test_rst_ps7_0_100M_0_board.xdc] for cell 'racaster_test_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_rst_ps7_0_100M_0/racaster_test_rst_ps7_0_100M_0.xdc] for cell 'racaster_test_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_rst_ps7_0_100M_0/racaster_test_rst_ps7_0_100M_0.xdc] for cell 'racaster_test_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.srcs/constrs_1/new/Zybo-Z710.xdc]
Finished Parsing XDC File [C:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.srcs/constrs_1/new/Zybo-Z710.xdc]
Parsing XDC File [c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'racaster_test_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.gen/sources_1/bd/racaster_test/ip/racaster_test_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'racaster_test_i/rgb2dvi_0/U0'
INFO: [Project 1-1714] 19 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'racaster_test_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1134.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 36 instances

21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1134.977 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.602 . Memory (MB): peak = 1134.977 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 220f5f151

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1465.273 ; gain = 330.297

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 77 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 24d8658a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1682.812 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 13 cells and removed 52 cells
INFO: [Opt 31-1021] In phase Retarget, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 13 load pin(s).
Phase 2 Constant propagation | Checksum: 287749479

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1682.812 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 53 cells and removed 101 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 29ca08a74

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.423 . Memory (MB): peak = 1682.812 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 320 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG racaster_test_i/clock_div_25_0/U0/div_BUFG_inst to drive 181 load(s) on clock net racaster_test_i/clock_div_25_0/U0/div_BUFG
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 84 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 20107b1e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.468 . Memory (MB): peak = 1682.812 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 20107b1e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.477 . Memory (MB): peak = 1682.812 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20107b1e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.490 . Memory (MB): peak = 1682.812 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              13  |              52  |                                             15  |
|  Constant propagation         |              53  |             101  |                                             20  |
|  Sweep                        |               0  |             320  |                                             25  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             15  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1682.812 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1bf9414f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.578 . Memory (MB): peak = 1682.812 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 1d919ad32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1792.836 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1d919ad32

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.855 . Memory (MB): peak = 1792.836 ; gain = 110.023

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d919ad32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1792.836 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1792.836 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 19c27ce9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1792.836 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1792.836 ; gain = 657.859
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1792.836 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.runs/impl_1/racaster_test_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file racaster_test_wrapper_drc_opted.rpt -pb racaster_test_wrapper_drc_opted.pb -rpx racaster_test_wrapper_drc_opted.rpx
Command: report_drc -file racaster_test_wrapper_drc_opted.rpt -pb racaster_test_wrapper_drc_opted.pb -rpx racaster_test_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.runs/impl_1/racaster_test_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1792.836 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13b4cbf49

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1792.836 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1845000ba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.347 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18f69a6ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.721 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18f69a6ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.726 . Memory (MB): peak = 1792.836 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18f69a6ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.733 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 200e88f3d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.840 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 191128417

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.920 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 191128417

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.925 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 8 LUTNM shape to break, 233 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 7, two critical 1, total 8, new lutff created 3
INFO: [Physopt 32-1138] End 1 Pass. Optimized 70 nets or LUTs. Breaked 8 LUTs, combined 62 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1792.836 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1792.836 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            8  |             62  |                    70  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            8  |             62  |                    70  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 143675855

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1792.836 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 19e76b92e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1792.836 ; gain = 0.000
Phase 2 Global Placement | Checksum: 19e76b92e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 189dfcf18

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170355638

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ad201708

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: cccc8026

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 100ab7a15

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 21cd26831

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 24b1817a9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1eac67107

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 13714b5d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1792.836 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 13714b5d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e7016d59

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.373 | TNS=-1.361 |
Phase 1 Physical Synthesis Initialization | Checksum: 2033dd6f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1792.836 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15637e6e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1792.836 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e7016d59

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.465. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 126ed3534

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1792.836 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1792.836 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 126ed3534

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 126ed3534

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 126ed3534

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1792.836 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 126ed3534

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1792.836 ; gain = 0.000

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1792.836 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d53d0f21

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1792.836 ; gain = 0.000
Ending Placer Task | Checksum: 68daa34c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1792.836 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1792.836 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1792.836 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.runs/impl_1/racaster_test_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file racaster_test_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1792.836 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file racaster_test_wrapper_utilization_placed.rpt -pb racaster_test_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file racaster_test_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1792.836 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1792.836 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.runs/impl_1/racaster_test_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9cc9787 ConstDB: 0 ShapeSum: 5f0e0bc5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e01edc5e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1792.836 ; gain = 0.000
Post Restoration Checksum: NetGraph: 1c3e5fb1 NumContArr: c3e07cad Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e01edc5e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e01edc5e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e01edc5e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1792.836 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 8f2cb138

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1792.988 ; gain = 0.152
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.600  | TNS=0.000  | WHS=-0.327 | THS=-79.450|

Phase 2 Router Initialization | Checksum: c0fccedd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1797.688 ; gain = 4.852

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000281532 %
  Global Horizontal Routing Utilization  = 0.000229779 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2936
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2936
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 1


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: c0fccedd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1799.430 ; gain = 6.594
Phase 3 Initial Routing | Checksum: 1ddfdbe81

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1800.469 ; gain = 7.633

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 432
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.021  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e9218b62

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1802.426 ; gain = 9.590

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.325  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2039d1b3a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1802.426 ; gain = 9.590
Phase 4 Rip-up And Reroute | Checksum: 2039d1b3a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1802.426 ; gain = 9.590

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2039d1b3a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1802.426 ; gain = 9.590

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2039d1b3a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1802.426 ; gain = 9.590
Phase 5 Delay and Skew Optimization | Checksum: 2039d1b3a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1802.426 ; gain = 9.590

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1136e715d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1802.426 ; gain = 9.590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.437  | TNS=0.000  | WHS=0.048  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d685b24f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1802.426 ; gain = 9.590
Phase 6 Post Hold Fix | Checksum: 1d685b24f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1802.426 ; gain = 9.590

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.46974 %
  Global Horizontal Routing Utilization  = 2.02528 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14c1709cc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1802.426 ; gain = 9.590

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14c1709cc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1802.426 ; gain = 9.590

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f440c5bc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1802.426 ; gain = 9.590

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.437  | TNS=0.000  | WHS=0.048  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f440c5bc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1802.426 ; gain = 9.590
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1802.426 ; gain = 9.590

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1802.426 ; gain = 9.590
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.202 . Memory (MB): peak = 1821.957 ; gain = 19.531
INFO: [Common 17-1381] The checkpoint 'C:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.runs/impl_1/racaster_test_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file racaster_test_wrapper_drc_routed.rpt -pb racaster_test_wrapper_drc_routed.pb -rpx racaster_test_wrapper_drc_routed.rpx
Command: report_drc -file racaster_test_wrapper_drc_routed.rpt -pb racaster_test_wrapper_drc_routed.pb -rpx racaster_test_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.runs/impl_1/racaster_test_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file racaster_test_wrapper_methodology_drc_routed.rpt -pb racaster_test_wrapper_methodology_drc_routed.pb -rpx racaster_test_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file racaster_test_wrapper_methodology_drc_routed.rpt -pb racaster_test_wrapper_methodology_drc_routed.pb -rpx racaster_test_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/keyur/Documents/Vivado/raycaster_test/raycaster_test.runs/impl_1/racaster_test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file racaster_test_wrapper_power_routed.rpt -pb racaster_test_wrapper_power_summary_routed.pb -rpx racaster_test_wrapper_power_routed.rpx
Command: report_power -file racaster_test_wrapper_power_routed.rpt -pb racaster_test_wrapper_power_summary_routed.pb -rpx racaster_test_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
125 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file racaster_test_wrapper_route_status.rpt -pb racaster_test_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file racaster_test_wrapper_timing_summary_routed.rpt -pb racaster_test_wrapper_timing_summary_routed.pb -rpx racaster_test_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file racaster_test_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file racaster_test_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file racaster_test_wrapper_bus_skew_routed.rpt -pb racaster_test_wrapper_bus_skew_routed.pb -rpx racaster_test_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block racaster_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the racaster_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block racaster_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the racaster_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block racaster_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the racaster_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block racaster_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the racaster_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block racaster_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the racaster_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force racaster_test_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 racaster_test_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster. This can result in corrupted data. The racaster_test_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK / racaster_test_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 racaster_test_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave. This can result in corrupted data. The racaster_test_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK / racaster_test_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 racaster_test_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster. This can result in corrupted data. The racaster_test_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK / racaster_test_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 racaster_test_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave. This can result in corrupted data. The racaster_test_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK / racaster_test_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 racaster_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster. This can result in corrupted data. The racaster_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK / racaster_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 racaster_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave. This can result in corrupted data. The racaster_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK / racaster_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 racaster_test_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster. This can result in corrupted data. The racaster_test_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK / racaster_test_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 racaster_test_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave. This can result in corrupted data. The racaster_test_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK / racaster_test_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./racaster_test_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2283.203 ; gain = 449.414
INFO: [Common 17-206] Exiting Vivado at Sat Oct 26 23:39:10 2024...
