Implementation;Synthesis||VERI-1063||Warning: instantiating unknown module UJTAG||(null);(null)||corejtagdebug.v(166);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v'/linenumber/166
Implementation;Synthesis||VERI-1063||Warning: instantiating unknown module CLKINT||(null);(null)||corejtagdebug.v(174);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v'/linenumber/174
Implementation;Synthesis||VERI-1063||Warning: instantiating unknown module GND||(null);(null)||coreriscv_axi4_d_cache_data_array_g4.v(92);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache_data_array_g4.v'/linenumber/92
Implementation;Synthesis||VERI-1063||Warning: instantiating unknown module VCC||(null);(null)||coreriscv_axi4_d_cache_data_array_g4.v(96);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache_data_array_g4.v'/linenumber/96
Implementation;Synthesis||VERI-1063||Warning: instantiating unknown module RAM1K18||(null);(null)||coreriscv_axi4_d_cache_data_array_g4.v(134);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache_data_array_g4.v'/linenumber/134
HelpInfo,C:\Microsemi\synplify_L201609M-2_W\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\synplify_L201609M-2_W\bin\mbin\assistant
Implementation;Synthesis;RootName:PROC_SUBSYSTEM
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAHBLite in library COREAHBLITE_LIB||PROC_SUBSYSTEM.srr(163);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/163||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis|| CG775 ||@W:Found Component COREAHBTOAPB3 in library COREAHBTOAPB3_LIB||PROC_SUBSYSTEM.srr(164);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/164||coreahbtoapb3.v(25);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/25
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||PROC_SUBSYSTEM.srr(165);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/165||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG775 ||@W:Found Component COREAXITOAHBL in library COREAXITOAHBL||PROC_SUBSYSTEM.srr(166);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/166||CoreAXItoAHBL.v(21);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/21
Implementation;Synthesis|| CG775 ||@W:Found Component COREJTAGDEBUG in library COREJTAGDEBUG_LIB||PROC_SUBSYSTEM.srr(167);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/167||corejtagdebug.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v'/linenumber/23
Implementation;Synthesis|| CG775 ||@W:Found Component PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4 in library CORERISCV_AXI4_LIB||PROC_SUBSYSTEM.srr(168);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/168||coreriscv_axi4.v(38);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4.v'/linenumber/38
Implementation;Synthesis|| CG775 ||@W:Found Component CORESPI in library CORESPI_LIB||PROC_SUBSYSTEM.srr(169);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/169||corespi.v(25);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.0.100\rtl\vlog\core\corespi.v'/linenumber/25
Implementation;Synthesis|| CG775 ||@W:Found Component CoreTimer in library CORETIMER_LIB||PROC_SUBSYSTEM.srr(170);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/170||coretimer.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/24
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||PROC_SUBSYSTEM.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/218||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||PROC_SUBSYSTEM.srr(257);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/257||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||PROC_SUBSYSTEM.srr(438);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/438||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||PROC_SUBSYSTEM.srr(477);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/477||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis|| CG360 ||@W:Removing wire IA_PRDATA, as there is no assignment to it.||PROC_SUBSYSTEM.srr(698);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/698||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AXILenInt[3:0]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(751);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/751||CoreAXItoAHBL_AHBMasterCtrl.v(251);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/251
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[31].APB_32.edge_both[31]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(905);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/905||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[31].APB_32.edge_neg[31]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(906);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/906||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[31].APB_32.edge_pos[31]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(907);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/907||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[30].APB_32.edge_both[30]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(908);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/908||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[30].APB_32.edge_neg[30]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(909);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/909||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[30].APB_32.edge_pos[30]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(910);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/910||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[29].APB_32.edge_both[29]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(911);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/911||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[29].APB_32.edge_neg[29]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(912);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/912||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[29].APB_32.edge_pos[29]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(913);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/913||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[28].APB_32.edge_both[28]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(914);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/914||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[28].APB_32.edge_neg[28]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(915);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/915||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[28].APB_32.edge_pos[28]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(916);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/916||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[27].APB_32.edge_both[27]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(917);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/917||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[27].APB_32.edge_neg[27]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(918);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/918||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[27].APB_32.edge_pos[27]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(919);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/919||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[26].APB_32.edge_both[26]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(920);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/920||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[26].APB_32.edge_neg[26]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(921);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/921||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[26].APB_32.edge_pos[26]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(922);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/922||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[25].APB_32.edge_both[25]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(923);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/923||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[25].APB_32.edge_neg[25]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(924);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/924||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[25].APB_32.edge_pos[25]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(925);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/925||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[24].APB_32.edge_both[24]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(926);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/926||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[24].APB_32.edge_neg[24]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(927);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/927||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[24].APB_32.edge_pos[24]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(928);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/928||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[23].APB_32.edge_both[23]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(929);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/929||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[23].APB_32.edge_neg[23]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(930);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/930||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[23].APB_32.edge_pos[23]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(931);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/931||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[22].APB_32.edge_both[22]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(932);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/932||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[22].APB_32.edge_neg[22]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(933);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/933||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[22].APB_32.edge_pos[22]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(934);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/934||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[21].APB_32.edge_both[21]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(935);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/935||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[21].APB_32.edge_neg[21]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(936);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/936||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[21].APB_32.edge_pos[21]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(937);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/937||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[20].APB_32.edge_both[20]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(938);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/938||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[20].APB_32.edge_neg[20]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(939);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/939||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[20].APB_32.edge_pos[20]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(940);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/940||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[19].APB_32.edge_both[19]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(941);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/941||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[19].APB_32.edge_neg[19]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(942);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/942||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[19].APB_32.edge_pos[19]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(943);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/943||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[18].APB_32.edge_both[18]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(944);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/944||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[18].APB_32.edge_neg[18]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(945);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/945||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[18].APB_32.edge_pos[18]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(946);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/946||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[17].APB_32.edge_both[17]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(947);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/947||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[17].APB_32.edge_neg[17]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(948);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/948||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[17].APB_32.edge_pos[17]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(949);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/949||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[16].APB_32.edge_both[16]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(950);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/950||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[16].APB_32.edge_neg[16]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(951);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/951||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[16].APB_32.edge_pos[16]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(952);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/952||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[15].APB_32.edge_both[15]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(953);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/953||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[15].APB_32.edge_neg[15]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(954);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/954||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[15].APB_32.edge_pos[15]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(955);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/955||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[14].APB_32.edge_both[14]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(956);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/956||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[14].APB_32.edge_neg[14]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(957);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/957||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[14].APB_32.edge_pos[14]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(958);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/958||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[13].APB_32.edge_both[13]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(959);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/959||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[13].APB_32.edge_neg[13]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(960);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/960||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[13].APB_32.edge_pos[13]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(961);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/961||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[12].APB_32.edge_both[12]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(962);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/962||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[12].APB_32.edge_neg[12]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(963);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/963||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[12].APB_32.edge_pos[12]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(964);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/964||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[11].APB_32.edge_both[11]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(965);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/965||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[11].APB_32.edge_neg[11]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(966);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/966||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[11].APB_32.edge_pos[11]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(967);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/967||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[10].APB_32.edge_both[10]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(968);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/968||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[10].APB_32.edge_neg[10]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(969);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/969||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[10].APB_32.edge_pos[10]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(970);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/970||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[9].APB_32.edge_both[9]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(971);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/971||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[9].APB_32.edge_neg[9]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(972);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/972||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[9].APB_32.edge_pos[9]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(973);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/973||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[8].APB_32.edge_both[8]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(974);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/974||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[8].APB_32.edge_neg[8]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(975);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/975||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[8].APB_32.edge_pos[8]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(976);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/976||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[7].APB_32.edge_both[7]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(977);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/977||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[7].APB_32.edge_neg[7]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(978);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/978||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[7].APB_32.edge_pos[7]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(979);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/979||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_both[6]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(980);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/980||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_neg[6]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(981);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/981||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_pos[6]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(982);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/982||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_both[5]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(983);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/983||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_neg[5]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(984);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/984||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_pos[5]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(985);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/985||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_both[4]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(986);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/986||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_neg[4]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(987);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/987||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_pos[4]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(988);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/988||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(989);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/989||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(990);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/990||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(991);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/991||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(992);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/992||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(993);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/993||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(994);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/994||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(995);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/995||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(996);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/996||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(997);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/997||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(998);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/998||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(999);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/999||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1000);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1000||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1001);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1001||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1002);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1002||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1003);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1003||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1004);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1004||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[4].APB_32.INTR_reg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1005);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1005||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[5].APB_32.INTR_reg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1006);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1006||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[6].APB_32.INTR_reg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1007);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1007||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[7].APB_32.INTR_reg[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1008);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1008||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[8].APB_32.INTR_reg[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1009);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1009||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[9].APB_32.INTR_reg[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1010);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1010||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[10].APB_32.INTR_reg[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1011);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1011||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[11].APB_32.INTR_reg[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1012);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1012||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[12].APB_32.INTR_reg[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1013);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1013||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[13].APB_32.INTR_reg[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1014);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1014||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[14].APB_32.INTR_reg[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1015);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1015||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[15].APB_32.INTR_reg[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1016);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1016||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[16].APB_32.INTR_reg[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1017);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1017||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[17].APB_32.INTR_reg[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1018);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1018||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[18].APB_32.INTR_reg[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1019);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1019||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[19].APB_32.INTR_reg[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1020);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1020||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[20].APB_32.INTR_reg[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1021);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1021||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[21].APB_32.INTR_reg[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1022);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1022||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[22].APB_32.INTR_reg[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1023);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1023||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[23].APB_32.INTR_reg[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1024);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1024||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[24].APB_32.INTR_reg[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1025);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1025||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[25].APB_32.INTR_reg[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1026);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1026||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[26].APB_32.INTR_reg[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1027);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1027||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[27].APB_32.INTR_reg[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1028);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1028||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[28].APB_32.INTR_reg[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1029);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1029||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[29].APB_32.INTR_reg[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1030);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1030||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[30].APB_32.INTR_reg[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1031);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1031||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[31].APB_32.INTR_reg[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1032);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1032||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1033);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1033||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1034);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1034||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1035);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1035||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1036);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1036||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[4].APB_32.INTR_reg[4]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1037);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1037||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[5].APB_32.INTR_reg[5]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1038);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1038||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[6].APB_32.INTR_reg[6]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1039);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1039||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[7].APB_32.INTR_reg[7]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1040);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1040||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[8].APB_32.INTR_reg[8]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1041);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1041||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[9].APB_32.INTR_reg[9]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1042);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1042||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[10].APB_32.INTR_reg[10]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1043);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1043||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[11].APB_32.INTR_reg[11]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1044);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1044||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[12].APB_32.INTR_reg[12]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1045);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1045||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[13].APB_32.INTR_reg[13]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1046);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1046||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[14].APB_32.INTR_reg[14]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1047);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1047||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[15].APB_32.INTR_reg[15]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1048);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1048||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[16].APB_32.INTR_reg[16]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1049);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1049||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[17].APB_32.INTR_reg[17]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1050);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1050||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[18].APB_32.INTR_reg[18]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1051);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1051||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[19].APB_32.INTR_reg[19]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1052);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1052||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[20].APB_32.INTR_reg[20]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1053);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1053||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[21].APB_32.INTR_reg[21]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1054);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1054||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[22].APB_32.INTR_reg[22]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1055);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1055||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[23].APB_32.INTR_reg[23]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1056);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1056||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[24].APB_32.INTR_reg[24]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1057);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1057||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[25].APB_32.INTR_reg[25]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1058);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1058||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[26].APB_32.INTR_reg[26]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1059);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1059||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[27].APB_32.INTR_reg[27]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1060);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1060||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[28].APB_32.INTR_reg[28]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1061);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1061||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[29].APB_32.INTR_reg[29]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1062);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1062||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[30].APB_32.INTR_reg[30]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1063);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1063||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[31].APB_32.INTR_reg[31]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1064);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1064||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[31].APB_32.edge_both[31]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1207);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1207||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[31].APB_32.edge_neg[31]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1208);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1208||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[31].APB_32.edge_pos[31]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1209);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1209||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[31].gpin3[31]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1210);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1210||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[31].gpin1[31]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1211);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1211||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[31].gpin2[31]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1212);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1212||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[30].APB_32.edge_both[30]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1213);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1213||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[30].APB_32.edge_neg[30]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1214);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1214||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[30].APB_32.edge_pos[30]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1215);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1215||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[30].gpin3[30]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1216);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1216||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[30].gpin1[30]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1217);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1217||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[30].gpin2[30]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1218);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1218||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[29].APB_32.edge_both[29]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1219);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1219||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S150_Advanced_Devlopment_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Place and Route;RootName:PROC_SUBSYSTEM
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||PROC_SUBSYSTEM_layout_log.log;liberoaction://open_report/file/PROC_SUBSYSTEM_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||PROC_SUBSYSTEM_generateBitstream.log;liberoaction://open_report/file/PROC_SUBSYSTEM_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:PROC_SUBSYSTEM
