{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 15:50:02 2013 " "Info: Processing started: Tue Mar 05 15:50:02 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Audio_Filter_18_bit -c DE2_TOP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Audio_Filter_18_bit -c DE2_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" nodes.v(35) " "Error (10170): Verilog HDL syntax error at nodes.v(35) near text \";\";  expecting \")\"" {  } { { "nodes.v" "" { Text "C:/ece5760/lab3/nodes.v" 35 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" nodes.v(70) " "Error (10170): Verilog HDL syntax error at nodes.v(70) near text \";\";  expecting \")\"" {  } { { "nodes.v" "" { Text "C:/ece5760/lab3/nodes.v" 70 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" nodes.v(105) " "Error (10170): Verilog HDL syntax error at nodes.v(105) near text \";\";  expecting \")\"" {  } { { "nodes.v" "" { Text "C:/ece5760/lab3/nodes.v" 105 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" nodes.v(140) " "Error (10170): Verilog HDL syntax error at nodes.v(140) near text \";\";  expecting \")\"" {  } { { "nodes.v" "" { Text "C:/ece5760/lab3/nodes.v" 140 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" nodes.v(175) " "Error (10170): Verilog HDL syntax error at nodes.v(175) near text \";\";  expecting \")\"" {  } { { "nodes.v" "" { Text "C:/ece5760/lab3/nodes.v" 175 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" nodes.v(210) " "Error (10170): Verilog HDL syntax error at nodes.v(210) near text \";\";  expecting \")\"" {  } { { "nodes.v" "" { Text "C:/ece5760/lab3/nodes.v" 210 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" nodes.v(245) " "Error (10170): Verilog HDL syntax error at nodes.v(245) near text \";\";  expecting \")\"" {  } { { "nodes.v" "" { Text "C:/ece5760/lab3/nodes.v" 245 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" nodes.v(280) " "Error (10170): Verilog HDL syntax error at nodes.v(280) near text \";\";  expecting \")\"" {  } { { "nodes.v" "" { Text "C:/ece5760/lab3/nodes.v" 280 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" nodes.v(315) " "Error (10170): Verilog HDL syntax error at nodes.v(315) near text \";\";  expecting \")\"" {  } { { "nodes.v" "" { Text "C:/ece5760/lab3/nodes.v" 315 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" nodes.v(350) " "Error (10170): Verilog HDL syntax error at nodes.v(350) near text \";\";  expecting \")\"" {  } { { "nodes.v" "" { Text "C:/ece5760/lab3/nodes.v" 350 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" nodes.v(385) " "Error (10170): Verilog HDL syntax error at nodes.v(385) near text \";\";  expecting \")\"" {  } { { "nodes.v" "" { Text "C:/ece5760/lab3/nodes.v" 385 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" nodes.v(420) " "Error (10170): Verilog HDL syntax error at nodes.v(420) near text \";\";  expecting \")\"" {  } { { "nodes.v" "" { Text "C:/ece5760/lab3/nodes.v" 420 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" nodes.v(455) " "Error (10170): Verilog HDL syntax error at nodes.v(455) near text \";\";  expecting \")\"" {  } { { "nodes.v" "" { Text "C:/ece5760/lab3/nodes.v" 455 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" nodes.v(490) " "Error (10170): Verilog HDL syntax error at nodes.v(490) near text \";\";  expecting \")\"" {  } { { "nodes.v" "" { Text "C:/ece5760/lab3/nodes.v" 490 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" nodes.v(525) " "Error (10170): Verilog HDL syntax error at nodes.v(525) near text \";\";  expecting \")\"" {  } { { "nodes.v" "" { Text "C:/ece5760/lab3/nodes.v" 525 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" nodes.v(560) " "Error (10170): Verilog HDL syntax error at nodes.v(560) near text \";\";  expecting \")\"" {  } { { "nodes.v" "" { Text "C:/ece5760/lab3/nodes.v" 560 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" nodes.v(595) " "Error (10170): Verilog HDL syntax error at nodes.v(595) near text \";\";  expecting \")\"" {  } { { "nodes.v" "" { Text "C:/ece5760/lab3/nodes.v" 595 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" nodes.v(630) " "Error (10170): Verilog HDL syntax error at nodes.v(630) near text \";\";  expecting \")\"" {  } { { "nodes.v" "" { Text "C:/ece5760/lab3/nodes.v" 630 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" nodes.v(665) " "Error (10170): Verilog HDL syntax error at nodes.v(665) near text \";\";  expecting \")\"" {  } { { "nodes.v" "" { Text "C:/ece5760/lab3/nodes.v" 665 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nodes.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file nodes.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_dac_adc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_dac_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC_ADC " "Info: Found entity 1: AUDIO_DAC_ADC" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/ece5760/lab3/AUDIO_DAC_ADC.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Info: Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "C:/ece5760/lab3/I2C_AV_Config.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/ece5760/lab3/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/ece5760/lab3/Reset_Delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Info: Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/ece5760/lab3/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_filter_18bit_parallel.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file audio_filter_18bit_parallel.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_TOP " "Info: Found entity 1: DE2_TOP" {  } { { "Audio_Filter_18bit_parallel.v" "" { Text "C:/ece5760/lab3/Audio_Filter_18bit_parallel.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 signed_mult " "Info: Found entity 2: signed_mult" {  } { { "Audio_Filter_18bit_parallel.v" "" { Text "C:/ece5760/lab3/Audio_Filter_18bit_parallel.v" 637 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Error: Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 05 15:50:04 2013 " "Error: Processing ended: Tue Mar 05 15:50:04 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 21 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
