#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Jan  5 16:18:09 2022
# Process ID: 14144
# Current directory: D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12696 D:\code\HWproject\lab_4_pro\lab_4_pro\lab_4\lab_4.xpr
# Log file: D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/vivado.log
# Journal file: D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4\vivado.jou
# Running On: CSC, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 8466 MB
#-----------------------------------------------------------
start_gui
open_project D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.074 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem_dual.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol regdstD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:261]
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol writeregW_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol regdstE_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
ERROR: [VRFC 10-2934] 'mem_op_type' is already declared [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv:39]
ERROR: [VRFC 10-2989] 'op' is not declared [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv:40]
ERROR: [VRFC 10-2865] module 'decode_field' ignored due to previous errors [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv:24]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1385.074 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse {D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem_dual.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol regdstD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:261]
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol writeregW_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
ERROR: [VRFC 10-1280] procedural assignment to a non-register _enable_slave is not permitted, left-hand side should be reg/integer/time/genvar [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v:59]
ERROR: [VRFC 10-1280] procedural assignment to a non-register _enable_slave is not permitted, left-hand side should be reg/integer/time/genvar [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v:66]
ERROR: [VRFC 10-1280] procedural assignment to a non-register _enable_slave is not permitted, left-hand side should be reg/integer/time/genvar [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register _enable_slave is not permitted, left-hand side should be reg/integer/time/genvar [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v:75]
ERROR: [VRFC 10-1280] procedural assignment to a non-register load_use_stall_slave is not permitted, left-hand side should be reg/integer/time/genvar [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v:84]
ERROR: [VRFC 10-1280] procedural assignment to a non-register load_use_stall_slave is not permitted, left-hand side should be reg/integer/time/genvar [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v:86]
ERROR: [VRFC 10-2865] module 'dual_engine' ignored due to previous errors [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v:26]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem_dual.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol regdstD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:261]
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol writeregW_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol regdstE_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2458] undeclared symbol pc_address1, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv:42]
INFO: [VRFC 10-2458] undeclared symbol pr_address2, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
ERROR: [VRFC 10-2989] 'ck' is not declared [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv:100]
ERROR: [VRFC 10-2865] module 'register' ignored due to previous errors [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem_dual.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol regdstD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:261]
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol writeregW_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol regdstE_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2458] undeclared symbol pc_address1, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv:42]
INFO: [VRFC 10-2458] undeclared symbol pr_address2, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1385.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'regwriteW_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:113]
ERROR: [VRFC 10-3180] cannot find port 'memtoregW_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:112]
ERROR: [VRFC 10-3180] cannot find port 'regwriteM_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:110]
ERROR: [VRFC 10-3180] cannot find port 'memwriteM_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
ERROR: [VRFC 10-3180] cannot find port 'memtoregM_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:108]
ERROR: [VRFC 10-3180] cannot find port 'alucontrolE_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:105]
ERROR: [VRFC 10-3180] cannot find port 'regwriteE_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:104]
ERROR: [VRFC 10-3180] cannot find port 'alusrcE_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:103]
ERROR: [VRFC 10-3180] cannot find port 'memtoregE_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:102]
ERROR: [VRFC 10-3180] cannot find port 'flushE_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:101]
ERROR: [VRFC 10-3180] cannot find port 'regdstD_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:98]
ERROR: [VRFC 10-3180] cannot find port 'regwriteD_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:97]
ERROR: [VRFC 10-3180] cannot find port 'jumpD_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
ERROR: [VRFC 10-3180] cannot find port 'equalD_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:95]
ERROR: [VRFC 10-3180] cannot find port 'branchD_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
ERROR: [VRFC 10-3180] cannot find port 'pcsrcD_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:93]
ERROR: [VRFC 10-3180] cannot find port 'functD_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:92]
ERROR: [VRFC 10-3180] cannot find port 'opD_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:91]
ERROR: [VRFC 10-3180] cannot find port 'regdstE_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:160]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.074 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem_dual.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol regdstD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:261]
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol writeregW_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol regdstE_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'regdstE_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:160]
ERROR: [VRFC 10-3180] cannot find port 'memtoregM_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:190]
ERROR: [VRFC 10-3180] cannot find port 'regwriteM_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:189]
ERROR: [VRFC 10-3180] cannot find port 'writeregM_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:188]
ERROR: [VRFC 10-3180] cannot find port 'memtoregE_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:182]
ERROR: [VRFC 10-3180] cannot find port 'regwriteE_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:181]
ERROR: [VRFC 10-3180] cannot find port 'writeregE_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:180]
ERROR: [VRFC 10-3180] cannot find port 'rtE_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:179]
ERROR: [VRFC 10-3180] cannot find port 'rsE_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:178]
ERROR: [VRFC 10-3180] cannot find port 'flushE_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:176]
ERROR: [VRFC 10-3180] cannot find port 'rtD_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:167]
ERROR: [VRFC 10-3180] cannot find port 'rsD_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:166]
ERROR: [VRFC 10-3180] cannot find port 'stallD_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
ERROR: [VRFC 10-3180] cannot find port 'stallF_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:156]
ERROR: [VRFC 10-3180] cannot find port 'wdaWaW_master' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:343]
ERROR: [VRFC 10-3180] cannot find port 'writerWgW_master' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:342]
ERROR: [VRFC 10-3180] cannot find port 'wdaWaW_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:339]
ERROR: [VRFC 10-3180] cannot find port 'wdaWaW_master' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:406]
ERROR: [VRFC 10-3180] cannot find port 'writerWgW_master' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:405]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1385.074 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.v] -no_script -reset -force -quiet
remove_files  D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.v
add_files -norecurse D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem_dual.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol regdstD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:261]
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol writeregW_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardaD is not permitted, left-hand side should be reg/integer/time/genvar [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv:92]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardaD is not permitted, left-hand side should be reg/integer/time/genvar [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv:94]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardaD is not permitted, left-hand side should be reg/integer/time/genvar [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv:96]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardbD is not permitted, left-hand side should be reg/integer/time/genvar [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv:101]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardbD is not permitted, left-hand side should be reg/integer/time/genvar [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv:103]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardbD is not permitted, left-hand side should be reg/integer/time/genvar [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv:105]
ERROR: [VRFC 10-2865] module 'hazard' ignored due to previous errors [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv:31]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1385.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1385.074 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem_dual.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol regdstD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:261]
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol writeregW_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'wdaWaW_master' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:343]
ERROR: [VRFC 10-3180] cannot find port 'writerWgW_master' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:342]
ERROR: [VRFC 10-3180] cannot find port 'wdaWaW_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:339]
ERROR: [VRFC 10-3180] cannot find port 'wdaWaW_master' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:406]
ERROR: [VRFC 10-3180] cannot find port 'writerWgW_master' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:405]
ERROR: [VRFC 10-3180] cannot find port 'wdaWaW_slave' on this module [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:402]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1385.074 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem_dual.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol regdstD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:261]
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol writeregW_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:162]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'branch_address' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'pc_address_1' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:218]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'pc_address_2' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:219]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wa_b' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:458]
WARNING: [VRFC 10-5021] port 'instrF_slave' is not connected on this instance [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:401]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1385.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1385.074 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
boost::filesystem::remove: : "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem_dual.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol regdstD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:261]
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol writeregW_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1385.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:162]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'branch_address' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'pc_address_1' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:218]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'pc_address_2' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:219]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wa_b' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:401]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1385.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1385.074 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/pcF_1}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/pcF_2}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/inst_1}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/inst_2}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/codingsoft/vivado2021/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem_dual.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol regdstD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:261]
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol writeregW_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:162]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'branch_address' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'pc_address_1' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:218]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'pc_address_2' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:219]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wa_b' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:401]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.074 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1385.074 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/stallF}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/enable_slave}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/pcsrcD}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/pcnextFD}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:162]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'branch_address' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'pc_address_1' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:218]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'pc_address_2' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:219]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wa_b' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:401]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1385.074 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/pc/inst_ok_1}} {{/testbench/dut/mips/dp/pc/inst_ok_2}} {{/testbench/dut/mips/dp/pc/branch_taken}} {{/testbench/dut/mips/dp/pc/branch_address}} {{/testbench/dut/mips/dp/pc/pc_address_1}} {{/testbench/dut/mips/dp/pc/pc_address_2}} {{/testbench/dut/mips/dp/pc/real_pc_address1}} {{/testbench/dut/mips/dp/pc/pc_address_next}} {{/testbench/dut/mips/dp/pc/real_pc_address2}} {{/testbench/dut/mips/dp/pc/pc_address1}} {{/testbench/dut/mips/dp/pc/pr_address2}} {{/testbench/dut/mips/dp/pc/WIDTH}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:162]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'branch_address' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'pc_address_1' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:218]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'pc_address_2' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:219]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wa_b' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:401]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1385.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2458] undeclared symbol pc_address1, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv:42]
INFO: [VRFC 10-2458] undeclared symbol pr_address2, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:162]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wa_b' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:401]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.074 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1385.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:162]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wa_b' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:401]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.074 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1385.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol regdstD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:261]
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol writeregW_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:162]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wa_b' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:401]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.074 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1385.074 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/pcF_1}} {{/testbench/dut/mips/dp/pcF_2}} {{/testbench/dut/mips/dp/inst_1}} {{/testbench/dut/mips/dp/inst_2}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:162]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wa_b' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:401]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1385.074 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/rsD}} {{/testbench/dut/mips/dp/rtD}} {{/testbench/dut/mips/dp/rdD}} {{/testbench/dut/mips/dp/writeregE}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/writeregD}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/writeregD}} {{/testbench/dut/mips/dp/rsD_slave}} {{/testbench/dut/mips/dp/rtD_slave}} {{/testbench/dut/mips/dp/rdD_slave}} {{/testbench/dut/mips/dp/writeregD_slave}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:162]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:270]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:277]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wa_b' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:458]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:401]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1385.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:272]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:279]
INFO: [VRFC 10-2458] undeclared symbol writeregW_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:311]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3633] port 'regdstD' is already connected [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:118]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:163]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:196]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:279]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wa_b' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:340]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:460]
ERROR: [VRFC 10-3633] port 'regwriteD' is already connected [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:145]
ERROR: [VRFC 10-3633] port 'regdstD' is already connected [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:146]
WARNING: [VRFC 10-5021] port 'regwriteD_slave' is not connected on this instance [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:118]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:403]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:272]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:279]
INFO: [VRFC 10-2458] undeclared symbol writeregW_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:311]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1385.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1385.074 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:163]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:196]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:279]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wa_b' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:340]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:460]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:403]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1385.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1385.074 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 1385.074 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/srcaD}} {{/testbench/dut/mips/dp/srca2D}} {{/testbench/dut/mips/dp/srcbD}} {{/testbench/dut/mips/dp/srcb2D}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/srcaD}} {{/testbench/dut/mips/dp/srca2D}} {{/testbench/dut/mips/dp/srcbD}} {{/testbench/dut/mips/dp/srcb2D}} {{/testbench/dut/mips/dp/srcaD_slave}} {{/testbench/dut/mips/dp/srca2D_slave}} {{/testbench/dut/mips/dp/srcbD_slave}} {{/testbench/dut/mips/dp/srcb2D_slave}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:272]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:279]
INFO: [VRFC 10-2458] undeclared symbol writeregW_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:311]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1385.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1385.074 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:163]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:196]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:279]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wa_b' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:340]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:460]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:403]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.074 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1385.074 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/srca2E_slave}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/srcbE}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/srcbE_slave}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/srca2E}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/srcb3E}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/srcb3E_slave}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:163]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:196]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:279]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wa_b' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:340]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:460]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:403]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/aluoutE}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/aluoutE_slave}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:163]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:196]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:279]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wa_b' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:340]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:460]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:403]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/resultW}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/resultW_slave}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/writeregW}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/writeregW_slave}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/aluoutM}} {{/testbench/dut/mips/dp/aluoutM_slave}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/srcae_slave/regwriteM_slave}} {{/testbench/dut/mips/dp/srcae_slave/writeregM_slave}} {{/testbench/dut/mips/dp/srcae_slave/wdataM_slave}} {{/testbench/dut/mips/dp/srcae_slave/regwriteM_master}} {{/testbench/dut/mips/dp/srcae_slave/writeregM_master}} {{/testbench/dut/mips/dp/srcae_slave/wdataM_master}} {{/testbench/dut/mips/dp/srcae_slave/regwriteW_slave}} {{/testbench/dut/mips/dp/srcae_slave/writeregW_slave}} {{/testbench/dut/mips/dp/srcae_slave/wdataW_slave}} {{/testbench/dut/mips/dp/srcae_slave/regwriteW_master}} {{/testbench/dut/mips/dp/srcae_slave/writeregW_master}} {{/testbench/dut/mips/dp/srcae_slave/wdataW_master}} {{/testbench/dut/mips/dp/srcae_slave/reg_addr}} {{/testbench/dut/mips/dp/srcae_slave/reg_data}} {{/testbench/dut/mips/dp/srcae_slave/result_data}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/rtE_slave}} {{/testbench/dut/mips/dp/rdE_slave}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/rsD_slave}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/rtD_slave}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/enable_slave}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1917.906 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/pc/en}} {{/testbench/dut/mips/dp/pc/inst_ok_1}} {{/testbench/dut/mips/dp/pc/inst_ok_2}} {{/testbench/dut/mips/dp/pc/branch_taken}} {{/testbench/dut/mips/dp/pc/branch_address}} {{/testbench/dut/mips/dp/pc/pc_address_1}} {{/testbench/dut/mips/dp/pc/pc_address_2}} {{/testbench/dut/mips/dp/pc/pc_address_next}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/pcF_1}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1917.906 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1917.906 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
ERROR: [VRFC 10-4982] syntax error near ',' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1917.906 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation Failed
$stop called at time : 390 ns : File "D:/code/HWproject/lab_4_pro/lab_4_pro/sim/testbench.v" Line 56
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:275]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:282]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:282]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation Failed
$stop called at time : 350 ns : File "D:/code/HWproject/lab_4_pro/lab_4_pro/sim/testbench.v" Line 56
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 200 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 200 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/pc/inst_ok_one_pre}} {{/testbench/dut/mips/dp/pc/inst_ok_two_pre}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/srca2E}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/srcb3E}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/srcb2E_slave}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/srca2E_slave}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/srcb3E_slave}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1917.906 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.906 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1917.906 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation Failed
$stop called at time : 670 ns : File "D:/code/HWproject/lab_4_pro/lab_4_pro/sim/testbench.v" Line 56
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/srcb2E}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation Failed
$stop called at time : 670 ns : File "D:/code/HWproject/lab_4_pro/lab_4_pro/sim/testbench.v" Line 56
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/srcbe_master}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation Failed
$stop called at time : 670 ns : File "D:/code/HWproject/lab_4_pro/lab_4_pro/sim/testbench.v" Line 56
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/writeregE_slave}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/writeregD_slave}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation Failed
$stop called at time : 670 ns : File "D:/code/HWproject/lab_4_pro/lab_4_pro/sim/testbench.v" Line 56
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/writeregM_slave}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1917.906 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation Failed
$stop called at time : 670 ns : File "D:/code/HWproject/lab_4_pro/lab_4_pro/sim/testbench.v" Line 56
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/regwriteW}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/pc}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation Failed
$stop called at time : 670 ns : File "D:/code/HWproject/lab_4_pro/lab_4_pro/sim/testbench.v" Line 56
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1917.906 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/code/HWproject/lab_4_pro/lab_4_pro/coe/mipstest.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/mipstest.coe'
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/c_master}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation Failed
$stop called at time : 670 ns : File "D:/code/HWproject/lab_4_pro/lab_4_pro/sim/testbench.v" Line 56
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/stallD}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/hazard_ins}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation Failed
$stop called at time : 670 ns : File "D:/code/HWproject/lab_4_pro/lab_4_pro/sim/testbench.v" Line 56
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation Failed
$stop called at time : 670 ns : File "D:/code/HWproject/lab_4_pro/lab_4_pro/sim/testbench.v" Line 56
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/flushE}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbD' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1917.906 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1917.906 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
ERROR: [VRFC 10-4982] syntax error near 'else' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv:65]
ERROR: [VRFC 10-2790] SystemVerilog keyword else used in incorrect context [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv:65]
ERROR: [VRFC 10-2865] module 'pc_ctrl' ignored due to previous errors [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv:22]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1917.906 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
ERROR: [VRFC 10-4982] syntax error near 'else' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv:65]
ERROR: [VRFC 10-2790] SystemVerilog keyword else used in incorrect context [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv:65]
ERROR: [VRFC 10-2865] module 'pc_ctrl' ignored due to previous errors [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv:22]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1917.906 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/hazard_ins}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/rsE}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/rdE}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/flushE_slave}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation Failed
$stop called at time : 670 ns : File "D:/code/HWproject/lab_4_pro/lab_4_pro/sim/testbench.v" Line 56
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation Failed
$stop called at time : 670 ns : File "D:/code/HWproject/lab_4_pro/lab_4_pro/sim/testbench.v" Line 56
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/rsE_slave}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/rtE_slave}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1917.906 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:287]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation Failed
$stop called at time : 670 ns : File "D:/code/HWproject/lab_4_pro/lab_4_pro/sim/testbench.v" Line 56
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1917.906 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:283]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:290]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_field
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1917.906 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:248]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:290]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:248]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:290]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:283]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:290]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1917.906 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:290]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation Failed
$stop called at time : 670 ns : File "D:/code/HWproject/lab_4_pro/lab_4_pro/sim/testbench.v" Line 56
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1917.906 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:283]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:290]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
ERROR: [VRFC 10-4982] syntax error near '!=' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v:63]
ERROR: [VRFC 10-4982] syntax error near 'else' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v:74]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v:74]
ERROR: [VRFC 10-2865] module 'dual_engine' ignored due to previous errors [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v:26]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:283]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:290]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1917.906 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:290]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation Failed
$stop called at time : 670 ns : File "D:/code/HWproject/lab_4_pro/lab_4_pro/sim/testbench.v" Line 56
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1917.906 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/mips/dp/issue_engine/enable_slave}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:285]
INFO: [VRFC 10-2458] undeclared symbol memtypeD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1917.906 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:285]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeD_slave' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:292]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation Failed
$stop called at time : 670 ns : File "D:/code/HWproject/lab_4_pro/lab_4_pro/sim/testbench.v" Line 56
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1917.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:285]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1917.906 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/codingsoft/vivado2021/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'memtypeE' [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:285]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_ctrl
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.decode_field
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.dual_engine
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_dual
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.906 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation succeeded
$stop called at time : 730 ns : File "D:/code/HWproject/lab_4_pro/lab_4_pro/sim/testbench.v" Line 52
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1917.906 ; gain = 0.000
save_wave_config {D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/testbench_behav.wcfg
set_property xsim.view {D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/testbench_behav.wcfg D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/testbench_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan  6 03:07:16 2022...
