verilog work "regfile.v"
verilog work "PC.v"
verilog work "MEM_WBstage.v"
verilog work "memory.v"
verilog work "ID_EXEstage.v"
verilog work "EXE_MEMstage.v"
verilog work "control.v"
verilog work "alu.v"
verilog work "pipelined_regfile_5stage.v"
verilog work "pip5_data_test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
