///Register `HS_DIEPEACHMSK1` reader
pub type R = crate::R<HS_DIEPEACHMSK1rs>;
///Register `HS_DIEPEACHMSK1` writer
pub type W = crate::W<HS_DIEPEACHMSK1rs>;
///Field `XFRCM` reader - XFRCM
pub type XFRCM_R = crate::BitReader;
///Field `XFRCM` writer - XFRCM
pub type XFRCM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EPDM` reader - EPDM
pub type EPDM_R = crate::BitReader;
///Field `EPDM` writer - EPDM
pub type EPDM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AHBERRM` reader - AHBERRM
pub type AHBERRM_R = crate::BitReader;
///Field `AHBERRM` writer - AHBERRM
pub type AHBERRM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TOM` reader - TOM
pub type TOM_R = crate::BitReader;
///Field `TOM` writer - TOM
pub type TOM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ITTXFEMSK` reader - ITTXFEMSK
pub type ITTXFEMSK_R = crate::BitReader;
///Field `ITTXFEMSK` writer - ITTXFEMSK
pub type ITTXFEMSK_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `INEPNEM` reader - INEPNEM
pub type INEPNEM_R = crate::BitReader;
///Field `INEPNEM` writer - INEPNEM
pub type INEPNEM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TXFURM` reader - TXFURM
pub type TXFURM_R = crate::BitReader;
///Field `TXFURM` writer - TXFURM
pub type TXFURM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `BNAM` reader - BNAM
pub type BNAM_R = crate::BitReader;
///Field `BNAM` writer - BNAM
pub type BNAM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `NAKM` reader - NAKM
pub type NAKM_R = crate::BitReader;
///Field `NAKM` writer - NAKM
pub type NAKM_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - XFRCM
    #[inline(always)]
    pub fn xfrcm(&self) -> XFRCM_R {
        XFRCM_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - EPDM
    #[inline(always)]
    pub fn epdm(&self) -> EPDM_R {
        EPDM_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - AHBERRM
    #[inline(always)]
    pub fn ahberrm(&self) -> AHBERRM_R {
        AHBERRM_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - TOM
    #[inline(always)]
    pub fn tom(&self) -> TOM_R {
        TOM_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - ITTXFEMSK
    #[inline(always)]
    pub fn ittxfemsk(&self) -> ITTXFEMSK_R {
        ITTXFEMSK_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 6 - INEPNEM
    #[inline(always)]
    pub fn inepnem(&self) -> INEPNEM_R {
        INEPNEM_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 8 - TXFURM
    #[inline(always)]
    pub fn txfurm(&self) -> TXFURM_R {
        TXFURM_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - BNAM
    #[inline(always)]
    pub fn bnam(&self) -> BNAM_R {
        BNAM_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 13 - NAKM
    #[inline(always)]
    pub fn nakm(&self) -> NAKM_R {
        NAKM_R::new(((self.bits >> 13) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("HS_DIEPEACHMSK1")
            .field("xfrcm", &self.xfrcm())
            .field("epdm", &self.epdm())
            .field("ahberrm", &self.ahberrm())
            .field("tom", &self.tom())
            .field("ittxfemsk", &self.ittxfemsk())
            .field("inepnem", &self.inepnem())
            .field("txfurm", &self.txfurm())
            .field("bnam", &self.bnam())
            .field("nakm", &self.nakm())
            .finish()
    }
}
impl W {
    ///Bit 0 - XFRCM
    #[inline(always)]
    pub fn xfrcm(&mut self) -> XFRCM_W<HS_DIEPEACHMSK1rs> {
        XFRCM_W::new(self, 0)
    }
    ///Bit 1 - EPDM
    #[inline(always)]
    pub fn epdm(&mut self) -> EPDM_W<HS_DIEPEACHMSK1rs> {
        EPDM_W::new(self, 1)
    }
    ///Bit 2 - AHBERRM
    #[inline(always)]
    pub fn ahberrm(&mut self) -> AHBERRM_W<HS_DIEPEACHMSK1rs> {
        AHBERRM_W::new(self, 2)
    }
    ///Bit 3 - TOM
    #[inline(always)]
    pub fn tom(&mut self) -> TOM_W<HS_DIEPEACHMSK1rs> {
        TOM_W::new(self, 3)
    }
    ///Bit 4 - ITTXFEMSK
    #[inline(always)]
    pub fn ittxfemsk(&mut self) -> ITTXFEMSK_W<HS_DIEPEACHMSK1rs> {
        ITTXFEMSK_W::new(self, 4)
    }
    ///Bit 6 - INEPNEM
    #[inline(always)]
    pub fn inepnem(&mut self) -> INEPNEM_W<HS_DIEPEACHMSK1rs> {
        INEPNEM_W::new(self, 6)
    }
    ///Bit 8 - TXFURM
    #[inline(always)]
    pub fn txfurm(&mut self) -> TXFURM_W<HS_DIEPEACHMSK1rs> {
        TXFURM_W::new(self, 8)
    }
    ///Bit 9 - BNAM
    #[inline(always)]
    pub fn bnam(&mut self) -> BNAM_W<HS_DIEPEACHMSK1rs> {
        BNAM_W::new(self, 9)
    }
    ///Bit 13 - NAKM
    #[inline(always)]
    pub fn nakm(&mut self) -> NAKM_W<HS_DIEPEACHMSK1rs> {
        NAKM_W::new(self, 13)
    }
}
/**This register works with the OTG_DIEPINT1 register to generate a dedicated interrupt OTG_HS_EP1_IN for endpoint #1. The IN endpoint interrupt for a specific status in the OTG_DOEPINT1 register can be masked by writing into the corresponding bit in this register. Status bits are masked by default.

You can [`read`](crate::Reg::read) this register and get [`hs_diepeachmsk1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`hs_diepeachmsk1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP157.html#OTG:HS_DIEPEACHMSK1)*/
pub struct HS_DIEPEACHMSK1rs;
impl crate::RegisterSpec for HS_DIEPEACHMSK1rs {
    type Ux = u32;
}
///`read()` method returns [`hs_diepeachmsk1::R`](R) reader structure
impl crate::Readable for HS_DIEPEACHMSK1rs {}
///`write(|w| ..)` method takes [`hs_diepeachmsk1::W`](W) writer structure
impl crate::Writable for HS_DIEPEACHMSK1rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets HS_DIEPEACHMSK1 to value 0
impl crate::Resettable for HS_DIEPEACHMSK1rs {}
