project_root = "resources/neorv32/rtl"

target_file = "resources/neorv32/rtl/core/neorv32_top.vhd"

task_file = "resources/exploration_files/neorv_exploration_file.csv" # if csv we go points mode, if toml we go space mode

target_module = "neorv32_top" # optional if only one module is present in file

board = "some_board_name"

clock_port = "clk_port_identifier"

# Optionals
implementation = false
incremental = false
synthesis_directives = ["RuntimeOptimized"]
implementation_directives = ["RuntimeOptimized"]
target_clock = 1000 # 1000 Mhz
metrics = [1, 2, 3] # default is interactive, you will be asked
