/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for WAKEUP_XSPI_RESPONDER
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_WAKEUP_XSPI_RESPONDER.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for WAKEUP_XSPI_RESPONDER
 *
 * CMSIS Peripheral Access Layer for WAKEUP_XSPI_RESPONDER
 */

#if !defined(PERI_WAKEUP_XSPI_RESPONDER_H_)
#define PERI_WAKEUP_XSPI_RESPONDER_H_            /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- WAKEUP_XSPI_RESPONDER Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup WAKEUP_XSPI_RESPONDER_Peripheral_Access_Layer WAKEUP_XSPI_RESPONDER Peripheral Access Layer
 * @{
 */

/** WAKEUP_XSPI_RESPONDER - Size of Registers Arrays */
#define WAKEUP_XSPI_RESPONDER_SPI_MAILBOXN_COUNT  8u

/** WAKEUP_XSPI_RESPONDER - Register Layout Typedef */
typedef struct {
  __IO uint32_t MODULE_CONTROL;                    /**< Module Control, offset: 0x0 */
  __IO uint32_t READ_COMMAND_CONTROL;              /**< Read Command Control, offset: 0x4 */
  __IO uint32_t READ_REGISTER_COMMAND0;            /**< Read Register Command Setting, offset: 0x8 */
  __IO uint32_t READ_COMMAND1;                     /**< Read Command 1 setting, offset: 0xC */
  __IO uint32_t READ_COMMAND2;                     /**< Read Command 2 setting, offset: 0x10 */
  __IO uint32_t WRITE_COMMAND_CONTROL;             /**< Write Command Control, offset: 0x14 */
  __IO uint32_t WRITE_REGISTER_COMMAND0;           /**< Write Register Command 0 Setting, offset: 0x18 */
  __IO uint32_t WRITE_COMMAND1;                    /**< Write Command 1 Setting, offset: 0x1C */
  __IO uint32_t WRITE_COMMAND2;                    /**< Write Command 2 Setting, offset: 0x20 */
  __IO uint32_t RW_COMMAND_BASE;                   /**< Read Write Command Address Base, offset: 0x24 */
  __IO uint32_t CMD1_RANGE;                        /**< Command Suit 1 Range, offset: 0x28 */
  __IO uint32_t CMD2_RANGE;                        /**< Command Suit 2 Range, offset: 0x2C */
  __I  uint32_t MODULE_STATUS;                     /**< Module Status, offset: 0x30 */
  __IO uint32_t MODULE_INT;                        /**< SPI FLR interrupt, offset: 0x34 */
  __IO uint32_t MODULE_INTEN;                      /**< SPI FLR Interrupt Enable, offset: 0x38 */
  __IO uint32_t SPI_MAIL_CTRL;                     /**< SPI Mailbox control, offset: 0x3C */
  __I  uint32_t SPIMAIL0;                          /**< SPI Mail Interrupt, offset: 0x40 */
  __I  uint32_t SPIMAIL[WAKEUP_XSPI_RESPONDER_SPI_MAILBOXN_COUNT]; /**< SPI Mail Interrupt 1..SPI Mail Interrupt 8, array offset: 0x44, array step: 0x4 */
} WAKEUP_XSPI_RESPONDER_Type;

/* ----------------------------------------------------------------------------
   -- WAKEUP_XSPI_RESPONDER Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup WAKEUP_XSPI_RESPONDER_Register_Masks WAKEUP_XSPI_RESPONDER Register Masks
 * @{
 */

/*! @name MODULE_CONTROL - Module Control */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_SWRESET_MASK (0x1U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_SWRESET_SHIFT (0U)
/*! SWRESET - Software Reset
 *  0b0..Finished
 *  0b1..Initiate
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_SWRESET(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_SWRESET_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_SWRESET_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_IOMODE_MASK (0x6U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_IOMODE_SHIFT (1U)
/*! IOMODE - SPI IO Mode Control
 *  0b00..SDR*4
 *  0b01..SDR*8
 *  0b10..DDR*4
 *  0b11..DDR*8
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_IOMODE(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_IOMODE_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_IOMODE_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_DQSSTOP_MASK (0x8U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_DQSSTOP_SHIFT (3U)
/*! DQSSTOP - DQS Stop Feature
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_DQSSTOP(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_DQSSTOP_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_DQSSTOP_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_CSMASK_MASK (0x10U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_CSMASK_SHIFT (4U)
/*! CSMASK - Chip Select Mask
 *  0b0..Not masked
 *  0b1..Masked
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_CSMASK(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_CSMASK_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_CSMASK_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKREAD_MASK (0x20U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKREAD_SHIFT (5U)
/*! BLKREAD - Block Read
 *  0b0..Allowed
 *  0b1..Blocked
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKREAD(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKREAD_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKREAD_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKWRITE_MASK (0x40U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKWRITE_SHIFT (6U)
/*! BLKWRITE - Block Write
 *  0b0..Allowed
 *  0b1..Blocked
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKWRITE(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKWRITE_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKWRITE_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKNXTWR_MASK (0x80U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKNXTWR_SHIFT (7U)
/*! BLKNXTWR - Block Next Write Command
 *  0b0..Allowed
 *  0b1..Blocked. The next write command is not blocked. The write commands after the next one are all blocked and
 *       all incoming write data is discarded.
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKNXTWR(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKNXTWR_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKNXTWR_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKNXTRD_MASK (0x100U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKNXTRD_SHIFT (8U)
/*! BLKNXTRD - Block Next Read
 *  0b0..Allowed
 *  0b1..Blocked. The next read command is not blocked. The read commands after the next one are all blocked and return all zeroes.
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKNXTRD(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKNXTRD_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKNXTRD_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_ALLOWONEWR_MASK (0x200U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_ALLOWONEWR_SHIFT (9U)
/*! ALLOWONEWR - Allow One More Write
 *  0b0..Not allowed
 *  0b1..Allowed
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_ALLOWONEWR(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_ALLOWONEWR_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_ALLOWONEWR_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_ALLOWONERD_MASK (0x400U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_ALLOWONERD_SHIFT (10U)
/*! ALLOWONERD - Allow One More Read
 *  0b0..Not allowed
 *  0b1..Allowed
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_ALLOWONERD(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_ALLOWONERD_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_ALLOWONERD_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_CMDRANGEBASEUPDATE_MASK (0x800U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_CMDRANGEBASEUPDATE_SHIFT (11U)
/*! CMDRANGEBASEUPDATE - AXI Command Range Base Update
 *  0b0..Not updated
 *  0b1..Updated
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_CMDRANGEBASEUPDATE(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_CMDRANGEBASEUPDATE_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_CMDRANGEBASEUPDATE_MASK)
/*! @} */

/*! @name READ_COMMAND_CONTROL - Read Command Control */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDFETCHSIZE_MASK (0x3U)
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDFETCHSIZE_SHIFT (0U)
/*! RDFETCHSIZE - Read Fetch Size
 *  0b00..256 bytes
 *  0b01..512 bytes
 *  0b10..1 KB
 *  0b11..2 KB
 */
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDFETCHSIZE(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDFETCHSIZE_SHIFT)) & WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDFETCHSIZE_MASK)

#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDWM_MASK (0xFCU)
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDWM_SHIFT (2U)
/*! RDWM - Read Watermark Level */
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDWM(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDWM_SHIFT)) & WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDWM_MASK)

#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDOT_MASK (0x100U)
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDOT_SHIFT (8U)
/*! RDOT - Read Outstanding
 *  0b0..Send requests after previous leaders finish
 *  0b1..Send requests outstandingly
 */
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDOT(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDOT_SHIFT)) & WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDOT_MASK)

#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_WMEN_MASK (0x200U)
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_WMEN_SHIFT (9U)
/*! WMEN - Read Water Mark Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_WMEN(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_WMEN_SHIFT)) & WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_WMEN_MASK)
/*! @} */

/*! @name READ_REGISTER_COMMAND0 - Read Register Command Setting */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_READ_REGISTER_COMMAND0_DUMMYCYCLES_MASK (0xFFFFU)
#define WAKEUP_XSPI_RESPONDER_READ_REGISTER_COMMAND0_DUMMYCYCLES_SHIFT (0U)
/*! DUMMYCYCLES - Read Register Dummy Cycles */
#define WAKEUP_XSPI_RESPONDER_READ_REGISTER_COMMAND0_DUMMYCYCLES(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_READ_REGISTER_COMMAND0_DUMMYCYCLES_SHIFT)) & WAKEUP_XSPI_RESPONDER_READ_REGISTER_COMMAND0_DUMMYCYCLES_MASK)

#define WAKEUP_XSPI_RESPONDER_READ_REGISTER_COMMAND0_COMMANDSET_MASK (0xFFFF0000U)
#define WAKEUP_XSPI_RESPONDER_READ_REGISTER_COMMAND0_COMMANDSET_SHIFT (16U)
/*! COMMANDSET - Read Register Command Setting */
#define WAKEUP_XSPI_RESPONDER_READ_REGISTER_COMMAND0_COMMANDSET(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_READ_REGISTER_COMMAND0_COMMANDSET_SHIFT)) & WAKEUP_XSPI_RESPONDER_READ_REGISTER_COMMAND0_COMMANDSET_MASK)
/*! @} */

/*! @name READ_COMMAND1 - Read Command 1 setting */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_READ_COMMAND1_DUMMYCYCLES_MASK (0xFFFFU)
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND1_DUMMYCYCLES_SHIFT (0U)
/*! DUMMYCYCLES - Read Command 1 Dummy Cycles */
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND1_DUMMYCYCLES(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_READ_COMMAND1_DUMMYCYCLES_SHIFT)) & WAKEUP_XSPI_RESPONDER_READ_COMMAND1_DUMMYCYCLES_MASK)

#define WAKEUP_XSPI_RESPONDER_READ_COMMAND1_COMMANDSET_MASK (0xFFFF0000U)
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND1_COMMANDSET_SHIFT (16U)
/*! COMMANDSET - Read Command 1 Setting */
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND1_COMMANDSET(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_READ_COMMAND1_COMMANDSET_SHIFT)) & WAKEUP_XSPI_RESPONDER_READ_COMMAND1_COMMANDSET_MASK)
/*! @} */

/*! @name READ_COMMAND2 - Read Command 2 setting */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_READ_COMMAND2_DUMMYCYCLES_MASK (0xFFFFU)
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND2_DUMMYCYCLES_SHIFT (0U)
/*! DUMMYCYCLES - Read Command 2 Dummy Cycles */
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND2_DUMMYCYCLES(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_READ_COMMAND2_DUMMYCYCLES_SHIFT)) & WAKEUP_XSPI_RESPONDER_READ_COMMAND2_DUMMYCYCLES_MASK)

#define WAKEUP_XSPI_RESPONDER_READ_COMMAND2_COMMANDSET_MASK (0xFFFF0000U)
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND2_COMMANDSET_SHIFT (16U)
/*! COMMANDSET - Read Command 2 Setting */
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND2_COMMANDSET(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_READ_COMMAND2_COMMANDSET_SHIFT)) & WAKEUP_XSPI_RESPONDER_READ_COMMAND2_COMMANDSET_MASK)
/*! @} */

/*! @name WRITE_COMMAND_CONTROL - Write Command Control */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_WRITE_COMMAND_CONTROL_WRWM_MASK (0x3U)
#define WAKEUP_XSPI_RESPONDER_WRITE_COMMAND_CONTROL_WRWM_SHIFT (0U)
/*! WRWM - Write Watermark
 *  0b00..32 bytes
 *  0b01..64 bytes
 *  0b10..128 bytes
 *  0b11..256 bytes
 */
#define WAKEUP_XSPI_RESPONDER_WRITE_COMMAND_CONTROL_WRWM(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_WRITE_COMMAND_CONTROL_WRWM_SHIFT)) & WAKEUP_XSPI_RESPONDER_WRITE_COMMAND_CONTROL_WRWM_MASK)
/*! @} */

/*! @name WRITE_REGISTER_COMMAND0 - Write Register Command 0 Setting */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_WRITE_REGISTER_COMMAND0_COMMANDSET_MASK (0xFFFF0000U)
#define WAKEUP_XSPI_RESPONDER_WRITE_REGISTER_COMMAND0_COMMANDSET_SHIFT (16U)
/*! COMMANDSET - Write Register Command Setting */
#define WAKEUP_XSPI_RESPONDER_WRITE_REGISTER_COMMAND0_COMMANDSET(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_WRITE_REGISTER_COMMAND0_COMMANDSET_SHIFT)) & WAKEUP_XSPI_RESPONDER_WRITE_REGISTER_COMMAND0_COMMANDSET_MASK)
/*! @} */

/*! @name WRITE_COMMAND1 - Write Command 1 Setting */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_WRITE_COMMAND1_COMMANDSET_MASK (0xFFFF0000U)
#define WAKEUP_XSPI_RESPONDER_WRITE_COMMAND1_COMMANDSET_SHIFT (16U)
/*! COMMANDSET - Write Command 1 Setting */
#define WAKEUP_XSPI_RESPONDER_WRITE_COMMAND1_COMMANDSET(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_WRITE_COMMAND1_COMMANDSET_SHIFT)) & WAKEUP_XSPI_RESPONDER_WRITE_COMMAND1_COMMANDSET_MASK)
/*! @} */

/*! @name WRITE_COMMAND2 - Write Command 2 Setting */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_WRITE_COMMAND2_COMMANDSET_MASK (0xFFFF0000U)
#define WAKEUP_XSPI_RESPONDER_WRITE_COMMAND2_COMMANDSET_SHIFT (16U)
/*! COMMANDSET - Write Command 2 Setting */
#define WAKEUP_XSPI_RESPONDER_WRITE_COMMAND2_COMMANDSET(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_WRITE_COMMAND2_COMMANDSET_SHIFT)) & WAKEUP_XSPI_RESPONDER_WRITE_COMMAND2_COMMANDSET_MASK)
/*! @} */

/*! @name RW_COMMAND_BASE - Read Write Command Address Base */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_RW_COMMAND_BASE_ADDRBASE1_MASK (0xFFFFU)
#define WAKEUP_XSPI_RESPONDER_RW_COMMAND_BASE_ADDRBASE1_SHIFT (0U)
/*! ADDRBASE1 - Address Base 1 */
#define WAKEUP_XSPI_RESPONDER_RW_COMMAND_BASE_ADDRBASE1(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_RW_COMMAND_BASE_ADDRBASE1_SHIFT)) & WAKEUP_XSPI_RESPONDER_RW_COMMAND_BASE_ADDRBASE1_MASK)

#define WAKEUP_XSPI_RESPONDER_RW_COMMAND_BASE_ADDRBASE2_MASK (0xFFFF0000U)
#define WAKEUP_XSPI_RESPONDER_RW_COMMAND_BASE_ADDRBASE2_SHIFT (16U)
/*! ADDRBASE2 - Address Base 2 */
#define WAKEUP_XSPI_RESPONDER_RW_COMMAND_BASE_ADDRBASE2(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_RW_COMMAND_BASE_ADDRBASE2_SHIFT)) & WAKEUP_XSPI_RESPONDER_RW_COMMAND_BASE_ADDRBASE2_MASK)
/*! @} */

/*! @name CMD1_RANGE - Command Suit 1 Range */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_CMD1_RANGE_RANGE_MASK (0xFFFFFC00U)
#define WAKEUP_XSPI_RESPONDER_CMD1_RANGE_RANGE_SHIFT (10U)
/*! RANGE - Memory Range */
#define WAKEUP_XSPI_RESPONDER_CMD1_RANGE_RANGE(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_CMD1_RANGE_RANGE_SHIFT)) & WAKEUP_XSPI_RESPONDER_CMD1_RANGE_RANGE_MASK)
/*! @} */

/*! @name CMD2_RANGE - Command Suit 2 Range */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_CMD2_RANGE_RANGE_MASK (0xFFFFFC00U)
#define WAKEUP_XSPI_RESPONDER_CMD2_RANGE_RANGE_SHIFT (10U)
/*! RANGE - Memory Range */
#define WAKEUP_XSPI_RESPONDER_CMD2_RANGE_RANGE(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_CMD2_RANGE_RANGE_SHIFT)) & WAKEUP_XSPI_RESPONDER_CMD2_RANGE_RANGE_MASK)
/*! @} */

/*! @name MODULE_STATUS - Module Status */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_WIP_MASK (0x1U)
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_WIP_SHIFT (0U)
/*! WIP - Write in Progress
 *  0b0..Not busy
 *  0b1..Busy
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_WIP(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_STATUS_WIP_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_STATUS_WIP_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_AXIREADIDLE_MASK (0x2U)
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_AXIREADIDLE_SHIFT (1U)
/*! AXIREADIDLE - AXI Read Leader Idle
 *  0b0..Busy
 *  0b1..Idle
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_AXIREADIDLE(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_STATUS_AXIREADIDLE_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_STATUS_AXIREADIDLE_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_REGRWIDLE_MASK (0x4U)
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_REGRWIDLE_SHIFT (2U)
/*! REGRWIDLE - Register Read Write Idle
 *  0b0..Busy
 *  0b1..Idle
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_REGRWIDLE(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_STATUS_REGRWIDLE_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_STATUS_REGRWIDLE_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_SEQIDLE_MASK (0x8U)
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_SEQIDLE_SHIFT (3U)
/*! SEQIDLE - SEQ Controller Idle
 *  0b0..Busy
 *  0b1..Idle
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_SEQIDLE(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_STATUS_SEQIDLE_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_STATUS_SEQIDLE_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_RDOFR_MASK (0xF0U)
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_RDOFR_SHIFT (4U)
/*! RDOFR - Read Out-of-Range Counter */
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_RDOFR(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_STATUS_RDOFR_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_STATUS_RDOFR_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_WROFR_MASK (0xF00U)
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_WROFR_SHIFT (8U)
/*! WROFR - Write Out-of-Range Counter */
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_WROFR(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_STATUS_WROFR_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_STATUS_WROFR_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_ALLOWAXIRD_MASK (0x1000U)
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_ALLOWAXIRD_SHIFT (12U)
/*! ALLOWAXIRD - Allow AXI Read Access
 *  0b0..Denied
 *  0b1..Allowed
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_ALLOWAXIRD(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_STATUS_ALLOWAXIRD_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_STATUS_ALLOWAXIRD_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_ALLOWAXIWR_MASK (0x2000U)
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_ALLOWAXIWR_SHIFT (13U)
/*! ALLOWAXIWR - Allow AXI Write Access
 *  0b0..Denied
 *  0b1..Allowed
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_ALLOWAXIWR(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_STATUS_ALLOWAXIWR_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_STATUS_ALLOWAXIWR_MASK)
/*! @} */

/*! @name MODULE_INT - SPI FLR interrupt */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_MODULE_INT_WOF_MASK (0x1U)
#define WAKEUP_XSPI_RESPONDER_MODULE_INT_WOF_SHIFT (0U)
/*! WOF - Write Overflow Interrupt
 *  0b0..Did not occur
 *  0b1..Occurred
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_INT_WOF(x)  (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_INT_WOF_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_INT_WOF_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_INT_RUF_MASK (0x2U)
#define WAKEUP_XSPI_RESPONDER_MODULE_INT_RUF_SHIFT (1U)
/*! RUF - Read Underflow
 *  0b0..Did not occur
 *  0b1..Occurred
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_INT_RUF(x)  (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_INT_RUF_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_INT_RUF_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_INT_ERRCMD_MASK (0x4U)
#define WAKEUP_XSPI_RESPONDER_MODULE_INT_ERRCMD_SHIFT (2U)
/*! ERRCMD - Error Command
 *  0b0..Not received
 *  0b1..Received
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_INT_ERRCMD(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_INT_ERRCMD_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_INT_ERRCMD_MASK)
/*! @} */

/*! @name MODULE_INTEN - SPI FLR Interrupt Enable */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_WOFEN_MASK (0x1U)
#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_WOFEN_SHIFT (0U)
/*! WOFEN - Write Overflow Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_WOFEN(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_INTEN_WOFEN_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_INTEN_WOFEN_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_RUFEN_MASK (0x2U)
#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_RUFEN_SHIFT (1U)
/*! RUFEN - Read Underflow Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_RUFEN(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_INTEN_RUFEN_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_INTEN_RUFEN_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_ERRCMDEN_MASK (0x4U)
#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_ERRCMDEN_SHIFT (2U)
/*! ERRCMDEN - Error Command Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_ERRCMDEN(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_INTEN_ERRCMDEN_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_INTEN_ERRCMDEN_MASK)
/*! @} */

/*! @name SPI_MAIL_CTRL - SPI Mailbox control */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_SPI_MAIL_CTRL_CLRINT_MASK (0x1U)
#define WAKEUP_XSPI_RESPONDER_SPI_MAIL_CTRL_CLRINT_SHIFT (0U)
/*! CLRINT - Clear Interrupt
 *  0b0..Do not clear
 *  0b1..Clear
 */
#define WAKEUP_XSPI_RESPONDER_SPI_MAIL_CTRL_CLRINT(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPI_MAIL_CTRL_CLRINT_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPI_MAIL_CTRL_CLRINT_MASK)

#define WAKEUP_XSPI_RESPONDER_SPI_MAIL_CTRL_SPIINTEN_MASK (0x2U)
#define WAKEUP_XSPI_RESPONDER_SPI_MAIL_CTRL_SPIINTEN_SHIFT (1U)
/*! SPIINTEN - XSPI leader Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_XSPI_RESPONDER_SPI_MAIL_CTRL_SPIINTEN(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPI_MAIL_CTRL_SPIINTEN_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPI_MAIL_CTRL_SPIINTEN_MASK)
/*! @} */

/*! @name SPIMAIL0 - SPI Mail Interrupt */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_SPIMAIL0_MAILn_MASK (0xFFFFFFFFU)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL0_MAILn_SHIFT (0U)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL0_MAILn(x)  (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPIMAIL0_MAILn_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPIMAIL0_MAILn_MASK)
/*! @} */

/*! @name SPIMAIL - SPI Mail Interrupt 1..SPI Mail Interrupt 8 */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL1_MASK (0xFFFFFFFFU)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL1_SHIFT (0U)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL1(x)   (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL1_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL1_MASK)

#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL2_MASK (0xFFFFFFFFU)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL2_SHIFT (0U)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL2(x)   (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL2_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL2_MASK)

#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL3_MASK (0xFFFFFFFFU)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL3_SHIFT (0U)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL3(x)   (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL3_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL3_MASK)

#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL4_MASK (0xFFFFFFFFU)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL4_SHIFT (0U)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL4(x)   (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL4_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL4_MASK)

#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL5_MASK (0xFFFFFFFFU)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL5_SHIFT (0U)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL5(x)   (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL5_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL5_MASK)

#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL6_MASK (0xFFFFFFFFU)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL6_SHIFT (0U)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL6(x)   (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL6_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL6_MASK)

#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL7_MASK (0xFFFFFFFFU)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL7_SHIFT (0U)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL7(x)   (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL7_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL7_MASK)

#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL8_MASK (0xFFFFFFFFU)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL8_SHIFT (0U)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL8(x)   (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL8_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL8_MASK)
/*! @} */

/* The count of WAKEUP_XSPI_RESPONDER_SPIMAIL */
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_COUNT      (8U)


/*!
 * @}
 */ /* end of group WAKEUP_XSPI_RESPONDER_Register_Masks */


/*!
 * @}
 */ /* end of group WAKEUP_XSPI_RESPONDER_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_WAKEUP_XSPI_RESPONDER_H_ */

