var structtrlc_1_1platform_1_1ArchitectureInfo =
[
    [ "hasSimdSupport", "structtrlc_1_1platform_1_1ArchitectureInfo.html#ae0fd3dc47e691641290ac63ec8544b18", null ],
    [ "is32Bit", "structtrlc_1_1platform_1_1ArchitectureInfo.html#ae44523237e5c9397cdc2d1b962c924fd", null ],
    [ "is64Bit", "structtrlc_1_1platform_1_1ArchitectureInfo.html#a6bd43da45244365df1c287ba1aa7164e", null ],
    [ "isARM", "structtrlc_1_1platform_1_1ArchitectureInfo.html#afc9618a9a50823b12be8a8a0d1d87516", null ],
    [ "isLittleEndian", "structtrlc_1_1platform_1_1ArchitectureInfo.html#adc8cc66473e02e5f25b1752adb389e34", null ],
    [ "isX86", "structtrlc_1_1platform_1_1ArchitectureInfo.html#a054b4e767c499b691016ee3226fef35c", null ],
    [ "supportsUnalignedAccess", "structtrlc_1_1platform_1_1ArchitectureInfo.html#ac617ce633c9998bc04d030702ac22c54", null ],
    [ "arch_name", "structtrlc_1_1platform_1_1ArchitectureInfo.html#ac89f3c7cc2247c606877675027fc4501", null ],
    [ "architecture", "structtrlc_1_1platform_1_1ArchitectureInfo.html#af35fc09088c9d1f70290fa98813e3565", null ],
    [ "byte_order", "structtrlc_1_1platform_1_1ArchitectureInfo.html#a1917f92b6882f43fc47d59a00816d192", null ],
    [ "cache_line_size", "structtrlc_1_1platform_1_1ArchitectureInfo.html#a0cb10157defe16671b61d131f78957bf", null ],
    [ "pointer_size_bits", "structtrlc_1_1platform_1_1ArchitectureInfo.html#a8e47be8ae6e7c90cf021e229dbc2f695", null ]
];