// Seed: 636271415
`timescale 1ps / 1ps
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`timescale 1ps / 1ps
`define pp_10 0
`default_nettype wire
`define pp_11 0
`define pp_12 0
`define pp_13 0
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3
);
  assign id_1[1] = SystemTFIdentifier();
  logic id_4;
  type_7(
      id_2 << (id_0), 1 == 1, 1, 1
  );
endmodule
