# AXIS_MM_PL2PS

A data‐pipeline module to convert AXI‑Stream (AXIS) input into memory‑mapped PL2PS frames. Designed for SoC [Xilinx UltraScale+].
Utilizes AXI light for control, and AXI Stream For pushing data [FPGA -> ARM on chip].
---

For more info check attached AXIMM_PPT.ppt slide deck for more thorough explanation.

Author:
Hussam Abdellatif
