time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
8,1 added to ready queue,enqueue,1,,['1'],[],"[None, None, None]","[None, None]"
8,2 added to ready queue,enqueue,2,,"['1', '2']",[],"[None, None, None]","[None, None]"
8,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],[],"['1', None, None]","[None, None]"
8,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2', None]","[None, None]"
9,3 added to ready queue,enqueue,3,,['3'],[],"['1', '2', None]","[None, None]"
9,3 dispatched to CPU2,dispatch_cpu,3,CPU2,[],[],"['1', '2', '3']","[None, None]"
12,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '2', '3']","[None, None]"
12,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['1', '2']",[],"[None, None, '3']","[None, None]"
12,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],[],"['1', None, '3']","[None, None]"
12,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2', '3']","[None, None]"
13,2 finished CPU → wait queue,cpu_to_io,2,CPU1,[],['2'],"['1', None, '3']","[None, None]"
13,3 finished CPU → wait queue,cpu_to_io,3,CPU2,[],"['2', '3']","['1', None, None]","[None, None]"
13,2 dispatched to IO0,dispatch_io,2,IO0,[],['3'],"['1', None, None]","['2', None]"
13,3 dispatched to IO1,dispatch_io,3,IO1,[],[],"['1', None, None]","['2', '3']"
16,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None, None]","['2', '3']"
16,3 finished I/O → ready queue,io_to_ready,3,IO1,"['1', '3']",[],"[None, None, None]","['2', None]"
16,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['3'],[],"['1', None, None]","['2', None]"
16,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['1', '3', None]","['2', None]"
18,4 added to ready queue,enqueue,4,,['4'],[],"['1', '3', None]","['2', None]"
18,4 dispatched to CPU2,dispatch_cpu,4,CPU2,[],[],"['1', '3', '4']","['2', None]"
19,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,['3'],[],"['1', None, '4']","['2', None]"
19,4 finished CPU → wait queue,cpu_to_io,4,CPU2,['3'],['4'],"['1', None, None]","['2', None]"
19,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],['4'],"['1', '3', None]","['2', None]"
19,4 dispatched to IO1,dispatch_io,4,IO1,[],[],"['1', '3', None]","['2', '4']"
20,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '3', None]","['2', '4']"
20,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '3', None]","['2', '4']"
23,3 finished CPU → wait queue,cpu_to_io,3,CPU1,[],['3'],"['1', None, None]","['2', '4']"
24,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],['3'],"[None, None, None]","['2', '4']"
24,4 finished I/O → ready queue,io_to_ready,4,IO1,"['1', '4']",['3'],"[None, None, None]","['2', None]"
24,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['4'],['3'],"['1', None, None]","['2', None]"
24,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],['3'],"['1', '4', None]","['2', None]"
24,3 dispatched to IO1,dispatch_io,3,IO1,[],[],"['1', '4', None]","['2', '3']"
28,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],['1'],"[None, '4', None]","['2', '3']"
28,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,['4'],['1'],"[None, None, None]","['2', '3']"
28,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],['1'],"['4', None, None]","['2', '3']"
30,3 finished I/O → ready queue,io_to_ready,3,IO1,['3'],['1'],"['4', None, None]","['2', None]"
30,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],['1'],"['4', '3', None]","['2', None]"
30,1 dispatched to IO1,dispatch_io,1,IO1,[],[],"['4', '3', None]","['2', '1']"
32,4 finished CPU → wait queue,cpu_to_io,4,CPU0,[],['4'],"[None, '3', None]","['2', '1']"
33,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],['4'],"[None, '3', None]","[None, '1']"
33,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],['4'],"['2', '3', None]","[None, '1']"
33,4 dispatched to IO0,dispatch_io,4,IO0,[],[],"['2', '3', None]","['4', '1']"
34,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"['2', None, None]","['4', '1']"
34,4 finished I/O → ready queue,io_to_ready,4,IO0,"['3', '4']",[],"['2', None, None]","[None, '1']"
34,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['4'],[],"['2', '3', None]","[None, '1']"
34,4 dispatched to CPU2,dispatch_cpu,4,CPU2,[],[],"['2', '3', '4']","[None, '1']"
35,3 finished CPU → wait queue,cpu_to_io,3,CPU1,[],['3'],"['2', None, '4']","[None, '1']"
35,3 dispatched to IO0,dispatch_io,3,IO0,[],[],"['2', None, '4']","['3', '1']"
36,5 added to ready queue,enqueue,5,,['5'],[],"['2', None, '4']","['3', '1']"
36,4 finished CPU → wait queue,cpu_to_io,4,CPU2,['5'],['4'],"['2', None, None]","['3', '1']"
36,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],['4'],"['2', '5', None]","['3', '1']"
37,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],['4'],"[None, '5', None]","['3', '1']"
37,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],['4'],"['2', '5', None]","['3', '1']"
38,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,['2'],['4'],"[None, '5', None]","['3', '1']"
38,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],['4'],"['2', '5', None]","['3', '1']"
40,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],['4'],"['2', None, None]","['3', '1']"
40,3 finished I/O → ready queue,io_to_ready,3,IO0,"['5', '3']",['4'],"['2', None, None]","[None, '1']"
40,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['3'],['4'],"['2', '5', None]","[None, '1']"
40,3 dispatched to CPU2,dispatch_cpu,3,CPU2,[],['4'],"['2', '5', '3']","[None, '1']"
40,4 dispatched to IO0,dispatch_io,4,IO0,[],[],"['2', '5', '3']","['4', '1']"
41,1 finished I/O → ready queue,io_to_ready,1,IO1,['1'],[],"['2', '5', '3']","['4', None]"
42,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['1', '2']",[],"[None, '5', '3']","['4', None]"
42,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],[],"['1', '5', '3']","['4', None]"
43,5 finished CPU → wait queue,cpu_to_io,5,CPU1,['2'],['5'],"['1', None, '3']","['4', None]"
43,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],['5'],"['1', '2', '3']","['4', None]"
43,5 dispatched to IO1,dispatch_io,5,IO1,[],[],"['1', '2', '3']","['4', '5']"
44,3 finished CPU → wait queue,cpu_to_io,3,CPU2,[],['3'],"['1', '2', None]","['4', '5']"
46,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],['3'],"[None, '2', None]","['4', '5']"
46,4 finished I/O → ready queue,io_to_ready,4,IO0,"['1', '4']",['3'],"[None, '2', None]","[None, '5']"
46,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['4'],['3'],"['1', '2', None]","[None, '5']"
46,4 dispatched to CPU2,dispatch_cpu,4,CPU2,[],['3'],"['1', '2', '4']","[None, '5']"
46,3 dispatched to IO0,dispatch_io,3,IO0,[],[],"['1', '2', '4']","['3', '5']"
47,2 finished CPU → wait queue,cpu_to_io,2,CPU1,[],['2'],"['1', None, '4']","['3', '5']"
49,6 added to ready queue,enqueue,6,,['6'],['2'],"['1', None, '4']","['3', '5']"
49,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],['2'],"['1', '6', '4']","['3', '5']"
50,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],['2'],"[None, '6', '4']","['3', '5']"
50,4 finished CPU → wait queue,cpu_to_io,4,CPU2,['1'],"['2', '4']","[None, '6', None]","['3', '5']"
50,3 finished I/O → ready queue,io_to_ready,3,IO0,"['1', '3']","['2', '4']","[None, '6', None]","[None, '5']"
50,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['3'],"['2', '4']","['1', '6', None]","[None, '5']"
50,3 dispatched to CPU2,dispatch_cpu,3,CPU2,[],"['2', '4']","['1', '6', '3']","[None, '5']"
50,2 dispatched to IO0,dispatch_io,2,IO0,[],['4'],"['1', '6', '3']","['2', '5']"
51,7 added to ready queue,enqueue,7,,['7'],['4'],"['1', '6', '3']","['2', '5']"
51,1 finished CPU → wait queue,cpu_to_io,1,CPU0,['7'],"['4', '1']","[None, '6', '3']","['2', '5']"
51,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['4', '1']","['7', '6', '3']","['2', '5']"
53,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['4', '1']","['7', None, '3']","['2', '5']"
53,3 finished CPU → ready queue,cpu_to_ready,3,CPU2,"['6', '3']","['4', '1']","['7', None, None]","['2', '5']"
53,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['3'],"['4', '1']","['7', '6', None]","['2', '5']"
53,3 dispatched to CPU2,dispatch_cpu,3,CPU2,[],"['4', '1']","['7', '6', '3']","['2', '5']"
54,8 added to ready queue,enqueue,8,,['8'],"['4', '1']","['7', '6', '3']","['2', '5']"
55,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['8', '7']","['4', '1']","[None, '6', '3']","['2', '5']"
55,3 finished CPU → ready queue,cpu_to_ready,3,CPU2,"['8', '7', '3']","['4', '1']","[None, '6', None]","['2', '5']"
55,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['7', '3']","['4', '1']","['8', '6', None]","['2', '5']"
55,7 dispatched to CPU2,dispatch_cpu,7,CPU2,['3'],"['4', '1']","['8', '6', '7']","['2', '5']"
56,7 finished CPU → wait queue,cpu_to_io,7,CPU2,['3'],"['4', '1', '7']","['8', '6', None]","['2', '5']"
56,3 dispatched to CPU2,dispatch_cpu,3,CPU2,[],"['4', '1', '7']","['8', '6', '3']","['2', '5']"
57,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['4', '1', '7']","['8', None, '3']","['2', '5']"
57,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['4', '1', '7']","['8', '6', '3']","['2', '5']"
59,8 finished CPU → wait queue,cpu_to_io,8,CPU0,[],"['4', '1', '7', '8']","[None, '6', '3']","['2', '5']"
59,3 finished CPU → wait queue,cpu_to_io,3,CPU2,[],"['4', '1', '7', '8', '3']","[None, '6', None]","['2', '5']"
60,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,['6'],"['4', '1', '7', '8', '3']","[None, None, None]","['2', '5']"
60,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['4', '1', '7', '8', '3']","['6', None, None]","['2', '5']"
64,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['4', '1', '7', '8', '3']","[None, None, None]","['2', '5']"
64,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['4', '1', '7', '8', '3']","['6', None, None]","['2', '5']"
65,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],"['4', '1', '7', '8', '3']","['6', None, None]","[None, '5']"
65,5 finished I/O → ready queue,io_to_ready,5,IO1,"['2', '5']","['4', '1', '7', '8', '3']","['6', None, None]","[None, None]"
65,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['5'],"['4', '1', '7', '8', '3']","['6', '2', None]","[None, None]"
65,5 dispatched to CPU2,dispatch_cpu,5,CPU2,[],"['4', '1', '7', '8', '3']","['6', '2', '5']","[None, None]"
65,4 dispatched to IO0,dispatch_io,4,IO0,[],"['1', '7', '8', '3']","['6', '2', '5']","['4', None]"
65,1 dispatched to IO1,dispatch_io,1,IO1,[],"['7', '8', '3']","['6', '2', '5']","['4', '1']"
67,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,['6'],"['7', '8', '3']","[None, '2', '5']","['4', '1']"
67,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '8', '3']","['6', '2', '5']","['4', '1']"
69,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],"['7', '8', '3']","['6', None, '5']","['4', '1']"
69,5 preempted (RR quantum expired),preempt_cpu,5,CPU2,"['2', '5']","['7', '8', '3']","['6', None, None]","['4', '1']"
69,4 finished I/O → ready queue,io_to_ready,4,IO0,"['2', '5', '4']","['7', '8', '3']","['6', None, None]","[None, '1']"
69,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '4']","['7', '8', '3']","['6', '2', None]","[None, '1']"
69,5 dispatched to CPU2,dispatch_cpu,5,CPU2,['4'],"['7', '8', '3']","['6', '2', '5']","[None, '1']"
69,7 dispatched to IO0,dispatch_io,7,IO0,['4'],"['8', '3']","['6', '2', '5']","['7', '1']"
70,5 finished CPU → wait queue,cpu_to_io,5,CPU2,['4'],"['8', '3', '5']","['6', '2', None]","['7', '1']"
70,4 dispatched to CPU2,dispatch_cpu,4,CPU2,[],"['8', '3', '5']","['6', '2', '4']","['7', '1']"
71,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['8', '3', '5']","[None, '2', '4']","['7', '1']"
71,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['8', '3', '5']","['6', '2', '4']","['7', '1']"
73,9 added to ready queue,enqueue,9,,['9'],"['8', '3', '5']","['6', '2', '4']","['7', '1']"
73,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['9', '2']","['8', '3', '5']","['6', None, '4']","['7', '1']"
73,4 finished CPU → ready queue,cpu_to_ready,4,CPU2,"['9', '2', '4']","['8', '3', '5']","['6', None, None]","['7', '1']"
73,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['2', '4']","['8', '3', '5']","['6', '9', None]","['7', '1']"
73,2 dispatched to CPU2,dispatch_cpu,2,CPU2,['4'],"['8', '3', '5']","['6', '9', '2']","['7', '1']"
75,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '6']","['8', '3', '5']","[None, '9', '2']","['7', '1']"
75,2 finished CPU → wait queue,cpu_to_io,2,CPU2,"['4', '6']","['8', '3', '5', '2']","[None, '9', None]","['7', '1']"
75,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['6'],"['8', '3', '5', '2']","['4', '9', None]","['7', '1']"
75,6 dispatched to CPU2,dispatch_cpu,6,CPU2,[],"['8', '3', '5', '2']","['4', '9', '6']","['7', '1']"
77,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,['9'],"['8', '3', '5', '2']","['4', None, '6']","['7', '1']"
77,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['8', '3', '5', '2']","['4', '9', '6']","['7', '1']"
78,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['8', '3', '5', '2']","[None, '9', '6']","['7', '1']"
78,6 finished CPU → ready queue,cpu_to_ready,6,CPU2,"['4', '6']","['8', '3', '5', '2']","[None, '9', None]","['7', '1']"
78,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['6'],"['8', '3', '5', '2']","['4', '9', None]","['7', '1']"
78,6 dispatched to CPU2,dispatch_cpu,6,CPU2,[],"['8', '3', '5', '2']","['4', '9', '6']","['7', '1']"
81,4 finished all bursts,finished,4,CPU0,[],"['8', '3', '5', '2']","[None, '9', '6']","['7', '1']"
81,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,['9'],"['8', '3', '5', '2']","[None, None, '6']","['7', '1']"
81,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['8', '3', '5', '2']","['9', None, '6']","['7', '1']"
82,6 preempted (RR quantum expired),preempt_cpu,6,CPU2,['6'],"['8', '3', '5', '2']","['9', None, None]","['7', '1']"
82,1 finished I/O → ready queue,io_to_ready,1,IO1,"['6', '1']","['8', '3', '5', '2']","['9', None, None]","['7', None]"
82,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['1'],"['8', '3', '5', '2']","['9', '6', None]","['7', None]"
82,1 dispatched to CPU2,dispatch_cpu,1,CPU2,[],"['8', '3', '5', '2']","['9', '6', '1']","['7', None]"
82,8 dispatched to IO1,dispatch_io,8,IO1,[],"['3', '5', '2']","['9', '6', '1']","['7', '8']"
83,10 added to ready queue,enqueue,10,,['10'],"['3', '5', '2']","['9', '6', '1']","['7', '8']"
83,1 finished CPU → ready queue,cpu_to_ready,1,CPU2,"['10', '1']","['3', '5', '2']","['9', '6', None]","['7', '8']"
83,7 finished I/O → ready queue,io_to_ready,7,IO0,"['10', '1', '7']","['3', '5', '2']","['9', '6', None]","[None, '8']"
83,10 dispatched to CPU2,dispatch_cpu,10,CPU2,"['1', '7']","['3', '5', '2']","['9', '6', '10']","[None, '8']"
83,3 dispatched to IO0,dispatch_io,3,IO0,"['1', '7']","['5', '2']","['9', '6', '10']","['3', '8']"
85,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['1', '7', '9']","['5', '2']","[None, '6', '10']","['3', '8']"
85,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['7', '9']","['5', '2']","['1', '6', '10']","['3', '8']"
86,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['7', '9', '6']","['5', '2']","['1', None, '10']","['3', '8']"
86,8 finished I/O → ready queue,io_to_ready,8,IO1,"['7', '9', '6', '8']","['5', '2']","['1', None, '10']","['3', None]"
86,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['9', '6', '8']","['5', '2']","['1', '7', '10']","['3', None]"
86,5 dispatched to IO1,dispatch_io,5,IO1,"['9', '6', '8']",['2'],"['1', '7', '10']","['3', '5']"
87,10 preempted (RR quantum expired),preempt_cpu,10,CPU2,"['9', '6', '8', '10']",['2'],"['1', '7', None]","['3', '5']"
87,9 dispatched to CPU2,dispatch_cpu,9,CPU2,"['6', '8', '10']",['2'],"['1', '7', '9']","['3', '5']"
89,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['6', '8', '10', '1']",['2'],"[None, '7', '9']","['3', '5']"
89,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['6', '8', '10', '1']","['2', '7']","[None, None, '9']","['3', '5']"
89,9 finished CPU → ready queue,cpu_to_ready,9,CPU2,"['6', '8', '10', '1', '9']","['2', '7']","[None, None, None]","['3', '5']"
89,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['8', '10', '1', '9']","['2', '7']","['6', None, None]","['3', '5']"
89,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['10', '1', '9']","['2', '7']","['6', '8', None]","['3', '5']"
89,10 dispatched to CPU2,dispatch_cpu,10,CPU2,"['1', '9']","['2', '7']","['6', '8', '10']","['3', '5']"
90,3 finished I/O → ready queue,io_to_ready,3,IO0,"['1', '9', '3']","['2', '7']","['6', '8', '10']","[None, '5']"
90,2 dispatched to IO0,dispatch_io,2,IO0,"['1', '9', '3']",['7'],"['6', '8', '10']","['2', '5']"
91,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['1', '9', '3']","['7', '6']","[None, '8', '10']","['2', '5']"
91,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['9', '3']","['7', '6']","['1', '8', '10']","['2', '5']"
93,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['9', '3']","['7', '6', '8']","['1', None, '10']","['2', '5']"
93,10 preempted (RR quantum expired),preempt_cpu,10,CPU2,"['9', '3', '10']","['7', '6', '8']","['1', None, None]","['2', '5']"
93,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '10']","['7', '6', '8']","['1', '9', None]","['2', '5']"
93,3 dispatched to CPU2,dispatch_cpu,3,CPU2,['10'],"['7', '6', '8']","['1', '9', '3']","['2', '5']"
94,1 finished CPU → wait queue,cpu_to_io,1,CPU0,['10'],"['7', '6', '8', '1']","[None, '9', '3']","['2', '5']"
94,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '6', '8', '1']","['10', '9', '3']","['2', '5']"
96,3 finished CPU → ready queue,cpu_to_ready,3,CPU2,['3'],"['7', '6', '8', '1']","['10', '9', None]","['2', '5']"
96,3 dispatched to CPU2,dispatch_cpu,3,CPU2,[],"['7', '6', '8', '1']","['10', '9', '3']","['2', '5']"
97,11 added to ready queue,enqueue,11,,['11'],"['7', '6', '8', '1']","['10', '9', '3']","['2', '5']"
97,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['11', '9']","['7', '6', '8', '1']","['10', None, '3']","['2', '5']"
97,3 finished all bursts,finished,3,CPU2,"['11', '9']","['7', '6', '8', '1']","['10', None, None]","['2', '5']"
97,11 dispatched to CPU1,dispatch_cpu,11,CPU1,['9'],"['7', '6', '8', '1']","['10', '11', None]","['2', '5']"
97,9 dispatched to CPU2,dispatch_cpu,9,CPU2,[],"['7', '6', '8', '1']","['10', '11', '9']","['2', '5']"
98,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '6', '8', '1']","[None, '11', '9']","['2', '5']"
98,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '6', '8', '1']","['10', '11', '9']","['2', '5']"
101,11 finished CPU → wait queue,cpu_to_io,11,CPU1,[],"['7', '6', '8', '1', '11']","['10', None, '9']","['2', '5']"
101,9 preempted (RR quantum expired),preempt_cpu,9,CPU2,['9'],"['7', '6', '8', '1', '11']","['10', None, None]","['2', '5']"
101,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['7', '6', '8', '1', '11']","['10', '9', None]","['2', '5']"
102,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '6', '8', '1', '11']","[None, '9', None]","['2', '5']"
102,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '6', '8', '1', '11']","['10', '9', None]","['2', '5']"
103,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,['9'],"['7', '6', '8', '1', '11']","['10', None, None]","['2', '5']"
103,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['7', '6', '8', '1', '11']","['10', '9', None]","['2', '5']"
106,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '6', '8', '1', '11']","[None, '9', None]","['2', '5']"
106,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '6', '8', '1', '11']","['10', '9', None]","['2', '5']"
107,12 added to ready queue,enqueue,12,,['12'],"['7', '6', '8', '1', '11']","['10', '9', None]","['2', '5']"
107,10 finished CPU → wait queue,cpu_to_io,10,CPU0,['12'],"['7', '6', '8', '1', '11', '10']","[None, '9', None]","['2', '5']"
107,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['12', '9']","['7', '6', '8', '1', '11', '10']","[None, None, None]","['2', '5']"
107,5 finished I/O → ready queue,io_to_ready,5,IO1,"['12', '9', '5']","['7', '6', '8', '1', '11', '10']","[None, None, None]","['2', None]"
107,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['9', '5']","['7', '6', '8', '1', '11', '10']","['12', None, None]","['2', None]"
107,9 dispatched to CPU1,dispatch_cpu,9,CPU1,['5'],"['7', '6', '8', '1', '11', '10']","['12', '9', None]","['2', None]"
107,5 dispatched to CPU2,dispatch_cpu,5,CPU2,[],"['7', '6', '8', '1', '11', '10']","['12', '9', '5']","['2', None]"
107,7 dispatched to IO1,dispatch_io,7,IO1,[],"['6', '8', '1', '11', '10']","['12', '9', '5']","['2', '7']"
111,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['6', '8', '1', '11', '10', '12']","[None, '9', '5']","['2', '7']"
111,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,['9'],"['6', '8', '1', '11', '10', '12']","[None, None, '5']","['2', '7']"
111,5 preempted (RR quantum expired),preempt_cpu,5,CPU2,"['9', '5']","['6', '8', '1', '11', '10', '12']","[None, None, None]","['2', '7']"
111,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['5'],"['6', '8', '1', '11', '10', '12']","['9', None, None]","['2', '7']"
111,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['6', '8', '1', '11', '10', '12']","['9', '5', None]","['2', '7']"
113,5 finished CPU → wait queue,cpu_to_io,5,CPU1,[],"['6', '8', '1', '11', '10', '12', '5']","['9', None, None]","['2', '7']"
115,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['6', '8', '1', '11', '10', '12', '5']","[None, None, None]","['2', '7']"
115,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['6', '8', '1', '11', '10', '12', '5']","['9', None, None]","['2', '7']"
116,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],"['6', '8', '1', '11', '10', '12', '5']","['9', None, None]","[None, '7']"
116,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['6', '8', '1', '11', '10', '12', '5']","['9', '2', None]","[None, '7']"
116,6 dispatched to IO0,dispatch_io,6,IO0,[],"['8', '1', '11', '10', '12', '5']","['9', '2', None]","['6', '7']"
119,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['8', '1', '11', '10', '12', '5']","[None, '2', None]","['6', '7']"
119,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['8', '1', '11', '10', '12', '5']","['9', '2', None]","['6', '7']"
120,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,['9'],"['8', '1', '11', '10', '12', '5']","[None, '2', None]","['6', '7']"
120,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['9', '2']","['8', '1', '11', '10', '12', '5']","[None, None, None]","['6', '7']"
120,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['2'],"['8', '1', '11', '10', '12', '5']","['9', None, None]","['6', '7']"
120,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['8', '1', '11', '10', '12', '5']","['9', '2', None]","['6', '7']"
122,13 added to ready queue,enqueue,13,,['13'],"['8', '1', '11', '10', '12', '5']","['9', '2', None]","['6', '7']"
122,13 dispatched to CPU2,dispatch_cpu,13,CPU2,[],"['8', '1', '11', '10', '12', '5']","['9', '2', '13']","['6', '7']"
124,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['8', '1', '11', '10', '12', '5']","[None, '2', '13']","['6', '7']"
124,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['9', '2']","['8', '1', '11', '10', '12', '5']","[None, None, '13']","['6', '7']"
124,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['2'],"['8', '1', '11', '10', '12', '5']","['9', None, '13']","['6', '7']"
124,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['8', '1', '11', '10', '12', '5']","['9', '2', '13']","['6', '7']"
125,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,['9'],"['8', '1', '11', '10', '12', '5']","[None, '2', '13']","['6', '7']"
125,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['8', '1', '11', '10', '12', '5']","['9', '2', '13']","['6', '7']"
126,13 preempted (RR quantum expired),preempt_cpu,13,CPU2,['13'],"['8', '1', '11', '10', '12', '5']","['9', '2', None]","['6', '7']"
126,13 dispatched to CPU2,dispatch_cpu,13,CPU2,[],"['8', '1', '11', '10', '12', '5']","['9', '2', '13']","['6', '7']"
127,7 finished I/O → ready queue,io_to_ready,7,IO1,['7'],"['8', '1', '11', '10', '12', '5']","['9', '2', '13']","['6', None]"
127,8 dispatched to IO1,dispatch_io,8,IO1,['7'],"['1', '11', '10', '12', '5']","['9', '2', '13']","['6', '8']"
128,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['7', '9']","['1', '11', '10', '12', '5']","[None, '2', '13']","['6', '8']"
128,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['7', '9']","['1', '11', '10', '12', '5', '2']","[None, None, '13']","['6', '8']"
128,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['9'],"['1', '11', '10', '12', '5', '2']","['7', None, '13']","['6', '8']"
128,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['1', '11', '10', '12', '5', '2']","['7', '9', '13']","['6', '8']"
129,13 finished CPU → ready queue,cpu_to_ready,13,CPU2,['13'],"['1', '11', '10', '12', '5', '2']","['7', '9', None]","['6', '8']"
129,13 dispatched to CPU2,dispatch_cpu,13,CPU2,[],"['1', '11', '10', '12', '5', '2']","['7', '9', '13']","['6', '8']"
132,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['1', '11', '10', '12', '5', '2']","[None, '9', '13']","['6', '8']"
132,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['7', '9']","['1', '11', '10', '12', '5', '2']","[None, None, '13']","['6', '8']"
132,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['9'],"['1', '11', '10', '12', '5', '2']","['7', None, '13']","['6', '8']"
132,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['1', '11', '10', '12', '5', '2']","['7', '9', '13']","['6', '8']"
133,13 preempted (RR quantum expired),preempt_cpu,13,CPU2,['13'],"['1', '11', '10', '12', '5', '2']","['7', '9', None]","['6', '8']"
133,13 dispatched to CPU2,dispatch_cpu,13,CPU2,[],"['1', '11', '10', '12', '5', '2']","['7', '9', '13']","['6', '8']"
134,13 finished CPU → wait queue,cpu_to_io,13,CPU2,[],"['1', '11', '10', '12', '5', '2', '13']","['7', '9', None]","['6', '8']"
135,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,['7'],"['1', '11', '10', '12', '5', '2', '13']","[None, '9', None]","['6', '8']"
135,9 finished all bursts,finished,9,CPU1,['7'],"['1', '11', '10', '12', '5', '2', '13']","[None, None, None]","['6', '8']"
135,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['1', '11', '10', '12', '5', '2', '13']","['7', None, None]","['6', '8']"
136,8 finished I/O → ready queue,io_to_ready,8,IO1,['8'],"['1', '11', '10', '12', '5', '2', '13']","['7', None, None]","['6', None]"
136,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['1', '11', '10', '12', '5', '2', '13']","['7', '8', None]","['6', None]"
136,1 dispatched to IO1,dispatch_io,1,IO1,[],"['11', '10', '12', '5', '2', '13']","['7', '8', None]","['6', '1']"
139,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,['7'],"['11', '10', '12', '5', '2', '13']","[None, '8', None]","['6', '1']"
139,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['11', '10', '12', '5', '2', '13']","['7', '8', None]","['6', '1']"
140,8 finished CPU → wait queue,cpu_to_io,8,CPU1,[],"['11', '10', '12', '5', '2', '13', '8']","['7', None, None]","['6', '1']"
142,14 added to ready queue,enqueue,14,,['14'],"['11', '10', '12', '5', '2', '13', '8']","['7', None, None]","['6', '1']"
142,7 finished CPU → wait queue,cpu_to_io,7,CPU0,['14'],"['11', '10', '12', '5', '2', '13', '8', '7']","[None, None, None]","['6', '1']"
142,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['11', '10', '12', '5', '2', '13', '8', '7']","['14', None, None]","['6', '1']"
145,14 finished CPU → wait queue,cpu_to_io,14,CPU0,[],"['11', '10', '12', '5', '2', '13', '8', '7', '14']","[None, None, None]","['6', '1']"
151,6 finished I/O → ready queue,io_to_ready,6,IO0,['6'],"['11', '10', '12', '5', '2', '13', '8', '7', '14']","[None, None, None]","[None, '1']"
151,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['11', '10', '12', '5', '2', '13', '8', '7', '14']","['6', None, None]","[None, '1']"
151,11 dispatched to IO0,dispatch_io,11,IO0,[],"['10', '12', '5', '2', '13', '8', '7', '14']","['6', None, None]","['11', '1']"
152,1 finished I/O → ready queue,io_to_ready,1,IO1,['1'],"['10', '12', '5', '2', '13', '8', '7', '14']","['6', None, None]","['11', None]"
152,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['10', '12', '5', '2', '13', '8', '7', '14']","['6', '1', None]","['11', None]"
152,10 dispatched to IO1,dispatch_io,10,IO1,[],"['12', '5', '2', '13', '8', '7', '14']","['6', '1', None]","['11', '10']"
155,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['12', '5', '2', '13', '8', '7', '14']","[None, '1', None]","['11', '10']"
155,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['12', '5', '2', '13', '8', '7', '14']","['6', '1', None]","['11', '10']"
156,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['12', '5', '2', '13', '8', '7', '14']","['6', None, None]","['11', '10']"
156,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['12', '5', '2', '13', '8', '7', '14']","['6', '1', None]","['11', '10']"
157,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['12', '5', '2', '13', '8', '7', '14']","['6', '1', None]","[None, '10']"
157,11 dispatched to CPU2,dispatch_cpu,11,CPU2,[],"['12', '5', '2', '13', '8', '7', '14']","['6', '1', '11']","[None, '10']"
157,12 dispatched to IO0,dispatch_io,12,IO0,[],"['5', '2', '13', '8', '7', '14']","['6', '1', '11']","['12', '10']"
158,15 added to ready queue,enqueue,15,,['15'],"['5', '2', '13', '8', '7', '14']","['6', '1', '11']","['12', '10']"
159,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['15', '6']","['5', '2', '13', '8', '7', '14']","[None, '1', '11']","['12', '10']"
159,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['6'],"['5', '2', '13', '8', '7', '14']","['15', '1', '11']","['12', '10']"
160,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['6', '1']","['5', '2', '13', '8', '7', '14']","['15', None, '11']","['12', '10']"
160,11 finished CPU → wait queue,cpu_to_io,11,CPU2,"['6', '1']","['5', '2', '13', '8', '7', '14', '11']","['15', None, None]","['12', '10']"
160,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['1'],"['5', '2', '13', '8', '7', '14', '11']","['15', '6', None]","['12', '10']"
160,1 dispatched to CPU2,dispatch_cpu,1,CPU2,[],"['5', '2', '13', '8', '7', '14', '11']","['15', '6', '1']","['12', '10']"
161,6 finished CPU → wait queue,cpu_to_io,6,CPU1,[],"['5', '2', '13', '8', '7', '14', '11', '6']","['15', None, '1']","['12', '10']"
162,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['5', '2', '13', '8', '7', '14', '11', '6']","['15', None, '1']","[None, '10']"
162,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['5', '2', '13', '8', '7', '14', '11', '6']","['15', '12', '1']","[None, '10']"
162,5 dispatched to IO0,dispatch_io,5,IO0,[],"['2', '13', '8', '7', '14', '11', '6']","['15', '12', '1']","['5', '10']"
163,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['2', '13', '8', '7', '14', '11', '6']","[None, '12', '1']","['5', '10']"
163,1 finished CPU → ready queue,cpu_to_ready,1,CPU2,"['15', '1']","['2', '13', '8', '7', '14', '11', '6']","[None, '12', None]","['5', '10']"
163,10 finished I/O → ready queue,io_to_ready,10,IO1,"['15', '1', '10']","['2', '13', '8', '7', '14', '11', '6']","[None, '12', None]","['5', None]"
163,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['1', '10']","['2', '13', '8', '7', '14', '11', '6']","['15', '12', None]","['5', None]"
163,1 dispatched to CPU2,dispatch_cpu,1,CPU2,['10'],"['2', '13', '8', '7', '14', '11', '6']","['15', '12', '1']","['5', None]"
163,2 dispatched to IO1,dispatch_io,2,IO1,['10'],"['13', '8', '7', '14', '11', '6']","['15', '12', '1']","['5', '2']"
164,15 finished CPU → wait queue,cpu_to_io,15,CPU0,['10'],"['13', '8', '7', '14', '11', '6', '15']","[None, '12', '1']","['5', '2']"
164,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['13', '8', '7', '14', '11', '6', '15']","['10', '12', '1']","['5', '2']"
165,12 finished CPU → wait queue,cpu_to_io,12,CPU1,[],"['13', '8', '7', '14', '11', '6', '15', '12']","['10', None, '1']","['5', '2']"
167,1 preempted (RR quantum expired),preempt_cpu,1,CPU2,['1'],"['13', '8', '7', '14', '11', '6', '15', '12']","['10', None, None]","['5', '2']"
167,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['13', '8', '7', '14', '11', '6', '15', '12']","['10', '1', None]","['5', '2']"
168,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['13', '8', '7', '14', '11', '6', '15', '12']","[None, '1', None]","['5', '2']"
168,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['13', '8', '7', '14', '11', '6', '15', '12']","['10', '1', None]","['5', '2']"
171,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['13', '8', '7', '14', '11', '6', '15', '12']","['10', None, None]","['5', '2']"
171,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['13', '8', '7', '14', '11', '6', '15', '12']","['10', '1', None]","['5', '2']"
172,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['13', '8', '7', '14', '11', '6', '15', '12']","[None, '1', None]","['5', '2']"
172,1 finished CPU → wait queue,cpu_to_io,1,CPU1,['10'],"['13', '8', '7', '14', '11', '6', '15', '12', '1']","[None, None, None]","['5', '2']"
172,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['13', '8', '7', '14', '11', '6', '15', '12', '1']","['10', None, None]","['5', '2']"
174,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['13', '8', '7', '14', '11', '6', '15', '12', '1']","[None, None, None]","['5', '2']"
174,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['13', '8', '7', '14', '11', '6', '15', '12', '1']","['10', None, None]","['5', '2']"
178,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['13', '8', '7', '14', '11', '6', '15', '12', '1']","[None, None, None]","['5', '2']"
178,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['13', '8', '7', '14', '11', '6', '15', '12', '1']","['10', None, None]","['5', '2']"
182,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['13', '8', '7', '14', '11', '6', '15', '12', '1']","[None, None, None]","['5', '2']"
182,5 finished I/O → ready queue,io_to_ready,5,IO0,"['10', '5']","['13', '8', '7', '14', '11', '6', '15', '12', '1']","[None, None, None]","[None, '2']"
182,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['5'],"['13', '8', '7', '14', '11', '6', '15', '12', '1']","['10', None, None]","[None, '2']"
182,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['13', '8', '7', '14', '11', '6', '15', '12', '1']","['10', '5', None]","[None, '2']"
182,13 dispatched to IO0,dispatch_io,13,IO0,[],"['8', '7', '14', '11', '6', '15', '12', '1']","['10', '5', None]","['13', '2']"
183,2 finished I/O → ready queue,io_to_ready,2,IO1,['2'],"['8', '7', '14', '11', '6', '15', '12', '1']","['10', '5', None]","['13', None]"
183,2 dispatched to CPU2,dispatch_cpu,2,CPU2,[],"['8', '7', '14', '11', '6', '15', '12', '1']","['10', '5', '2']","['13', None]"
183,8 dispatched to IO1,dispatch_io,8,IO1,[],"['7', '14', '11', '6', '15', '12', '1']","['10', '5', '2']","['13', '8']"
186,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '14', '11', '6', '15', '12', '1']","[None, '5', '2']","['13', '8']"
186,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['10', '5']","['7', '14', '11', '6', '15', '12', '1']","[None, None, '2']","['13', '8']"
186,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['5'],"['7', '14', '11', '6', '15', '12', '1']","['10', None, '2']","['13', '8']"
186,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['7', '14', '11', '6', '15', '12', '1']","['10', '5', '2']","['13', '8']"
187,2 preempted (RR quantum expired),preempt_cpu,2,CPU2,['2'],"['7', '14', '11', '6', '15', '12', '1']","['10', '5', None]","['13', '8']"
187,8 finished I/O → ready queue,io_to_ready,8,IO1,"['2', '8']","['7', '14', '11', '6', '15', '12', '1']","['10', '5', None]","['13', None]"
187,2 dispatched to CPU2,dispatch_cpu,2,CPU2,['8'],"['7', '14', '11', '6', '15', '12', '1']","['10', '5', '2']","['13', None]"
187,7 dispatched to IO1,dispatch_io,7,IO1,['8'],"['14', '11', '6', '15', '12', '1']","['10', '5', '2']","['13', '7']"
190,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['8', '10']","['14', '11', '6', '15', '12', '1']","[None, '5', '2']","['13', '7']"
190,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['8', '10', '5']","['14', '11', '6', '15', '12', '1']","[None, None, '2']","['13', '7']"
190,13 finished I/O → ready queue,io_to_ready,13,IO0,"['8', '10', '5', '13']","['14', '11', '6', '15', '12', '1']","[None, None, '2']","[None, '7']"
190,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['10', '5', '13']","['14', '11', '6', '15', '12', '1']","['8', None, '2']","[None, '7']"
190,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '13']","['14', '11', '6', '15', '12', '1']","['8', '10', '2']","[None, '7']"
190,14 dispatched to IO0,dispatch_io,14,IO0,"['5', '13']","['11', '6', '15', '12', '1']","['8', '10', '2']","['14', '7']"
191,2 preempted (RR quantum expired),preempt_cpu,2,CPU2,"['5', '13', '2']","['11', '6', '15', '12', '1']","['8', '10', None]","['14', '7']"
191,5 dispatched to CPU2,dispatch_cpu,5,CPU2,"['13', '2']","['11', '6', '15', '12', '1']","['8', '10', '5']","['14', '7']"
193,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['13', '2', '10']","['11', '6', '15', '12', '1']","['8', None, '5']","['14', '7']"
193,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['2', '10']","['11', '6', '15', '12', '1']","['8', '13', '5']","['14', '7']"
194,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['2', '10', '8']","['11', '6', '15', '12', '1']","[None, '13', '5']","['14', '7']"
194,5 finished CPU → ready queue,cpu_to_ready,5,CPU2,"['2', '10', '8', '5']","['11', '6', '15', '12', '1']","[None, '13', None]","['14', '7']"
194,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['10', '8', '5']","['11', '6', '15', '12', '1']","['2', '13', None]","['14', '7']"
194,10 dispatched to CPU2,dispatch_cpu,10,CPU2,"['8', '5']","['11', '6', '15', '12', '1']","['2', '13', '10']","['14', '7']"
195,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['8', '5']","['11', '6', '15', '12', '1', '2']","[None, '13', '10']","['14', '7']"
195,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['5'],"['11', '6', '15', '12', '1', '2']","['8', '13', '10']","['14', '7']"
197,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['5', '13']","['11', '6', '15', '12', '1', '2']","['8', None, '10']","['14', '7']"
197,14 finished I/O → ready queue,io_to_ready,14,IO0,"['5', '13', '14']","['11', '6', '15', '12', '1', '2']","['8', None, '10']","[None, '7']"
197,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['13', '14']","['11', '6', '15', '12', '1', '2']","['8', '5', '10']","[None, '7']"
197,11 dispatched to IO0,dispatch_io,11,IO0,"['13', '14']","['6', '15', '12', '1', '2']","['8', '5', '10']","['11', '7']"
198,10 preempted (RR quantum expired),preempt_cpu,10,CPU2,"['13', '14', '10']","['6', '15', '12', '1', '2']","['8', '5', None]","['11', '7']"
198,13 dispatched to CPU2,dispatch_cpu,13,CPU2,"['14', '10']","['6', '15', '12', '1', '2']","['8', '5', '13']","['11', '7']"
199,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['14', '10', '8']","['6', '15', '12', '1', '2']","[None, '5', '13']","['11', '7']"
199,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['10', '8']","['6', '15', '12', '1', '2']","['14', '5', '13']","['11', '7']"
201,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['10', '8', '5']","['6', '15', '12', '1', '2']","['14', None, '13']","['11', '7']"
201,13 finished CPU → ready queue,cpu_to_ready,13,CPU2,"['10', '8', '5', '13']","['6', '15', '12', '1', '2']","['14', None, None]","['11', '7']"
201,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['8', '5', '13']","['6', '15', '12', '1', '2']","['14', '10', None]","['11', '7']"
201,8 dispatched to CPU2,dispatch_cpu,8,CPU2,"['5', '13']","['6', '15', '12', '1', '2']","['14', '10', '8']","['11', '7']"
202,8 finished CPU → ready queue,cpu_to_ready,8,CPU2,"['5', '13', '8']","['6', '15', '12', '1', '2']","['14', '10', None]","['11', '7']"
202,5 dispatched to CPU2,dispatch_cpu,5,CPU2,"['13', '8']","['6', '15', '12', '1', '2']","['14', '10', '5']","['11', '7']"
203,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['13', '8']","['6', '15', '12', '1', '2', '14']","[None, '10', '5']","['11', '7']"
203,11 finished I/O → ready queue,io_to_ready,11,IO0,"['13', '8', '11']","['6', '15', '12', '1', '2', '14']","[None, '10', '5']","[None, '7']"
203,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['8', '11']","['6', '15', '12', '1', '2', '14']","['13', '10', '5']","[None, '7']"
203,6 dispatched to IO0,dispatch_io,6,IO0,"['8', '11']","['15', '12', '1', '2', '14']","['13', '10', '5']","['6', '7']"
204,5 finished CPU → wait queue,cpu_to_io,5,CPU2,"['8', '11']","['15', '12', '1', '2', '14', '5']","['13', '10', None]","['6', '7']"
204,7 finished I/O → ready queue,io_to_ready,7,IO1,"['8', '11', '7']","['15', '12', '1', '2', '14', '5']","['13', '10', None]","['6', None]"
204,8 dispatched to CPU2,dispatch_cpu,8,CPU2,"['11', '7']","['15', '12', '1', '2', '14', '5']","['13', '10', '8']","['6', None]"
204,15 dispatched to IO1,dispatch_io,15,IO1,"['11', '7']","['12', '1', '2', '14', '5']","['13', '10', '8']","['6', '15']"
205,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['11', '7', '10']","['12', '1', '2', '14', '5']","['13', None, '8']","['6', '15']"
205,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['7', '10']","['12', '1', '2', '14', '5']","['13', '11', '8']","['6', '15']"
206,8 finished all bursts,finished,8,CPU2,"['7', '10']","['12', '1', '2', '14', '5']","['13', '11', None]","['6', '15']"
206,7 dispatched to CPU2,dispatch_cpu,7,CPU2,['10'],"['12', '1', '2', '14', '5']","['13', '11', '7']","['6', '15']"
207,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['10', '13']","['12', '1', '2', '14', '5']","[None, '11', '7']","['6', '15']"
207,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['13'],"['12', '1', '2', '14', '5']","['10', '11', '7']","['6', '15']"
208,11 finished CPU → wait queue,cpu_to_io,11,CPU1,['13'],"['12', '1', '2', '14', '5', '11']","['10', None, '7']","['6', '15']"
208,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['12', '1', '2', '14', '5', '11']","['10', '13', '7']","['6', '15']"
210,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['12', '1', '2', '14', '5', '11']","[None, '13', '7']","['6', '15']"
210,7 preempted (RR quantum expired),preempt_cpu,7,CPU2,"['10', '7']","['12', '1', '2', '14', '5', '11']","[None, '13', None]","['6', '15']"
210,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['7'],"['12', '1', '2', '14', '5', '11']","['10', '13', None]","['6', '15']"
210,7 dispatched to CPU2,dispatch_cpu,7,CPU2,[],"['12', '1', '2', '14', '5', '11']","['10', '13', '7']","['6', '15']"
212,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['12', '1', '2', '14', '5', '11']","['10', None, '7']","['6', '15']"
212,7 finished all bursts,finished,7,CPU2,['13'],"['12', '1', '2', '14', '5', '11']","['10', None, None]","['6', '15']"
212,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['12', '1', '2', '14', '5', '11']","['10', '13', None]","['6', '15']"
213,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,['13'],"['12', '1', '2', '14', '5', '11']","['10', None, None]","['6', '15']"
213,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['12', '1', '2', '14', '5', '11']","['10', '13', None]","['6', '15']"
214,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['12', '1', '2', '14', '5', '11']","[None, '13', None]","['6', '15']"
214,6 finished I/O → ready queue,io_to_ready,6,IO0,"['10', '6']","['12', '1', '2', '14', '5', '11']","[None, '13', None]","[None, '15']"
214,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['6'],"['12', '1', '2', '14', '5', '11']","['10', '13', None]","[None, '15']"
214,6 dispatched to CPU2,dispatch_cpu,6,CPU2,[],"['12', '1', '2', '14', '5', '11']","['10', '13', '6']","[None, '15']"
214,12 dispatched to IO0,dispatch_io,12,IO0,[],"['1', '2', '14', '5', '11']","['10', '13', '6']","['12', '15']"
217,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['1', '2', '14', '5', '11']","['10', None, '6']","['12', '15']"
217,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['1', '2', '14', '5', '11']","['10', '13', '6']","['12', '15']"
218,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['1', '2', '14', '5', '11']","[None, '13', '6']","['12', '15']"
218,6 preempted (RR quantum expired),preempt_cpu,6,CPU2,"['10', '6']","['1', '2', '14', '5', '11']","[None, '13', None]","['12', '15']"
218,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['6'],"['1', '2', '14', '5', '11']","['10', '13', None]","['12', '15']"
218,6 dispatched to CPU2,dispatch_cpu,6,CPU2,[],"['1', '2', '14', '5', '11']","['10', '13', '6']","['12', '15']"
219,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,['13'],"['1', '2', '14', '5', '11']","['10', None, '6']","['12', '15']"
219,12 finished I/O → ready queue,io_to_ready,12,IO0,"['13', '12']","['1', '2', '14', '5', '11']","['10', None, '6']","[None, '15']"
219,13 dispatched to CPU1,dispatch_cpu,13,CPU1,['12'],"['1', '2', '14', '5', '11']","['10', '13', '6']","[None, '15']"
219,1 dispatched to IO0,dispatch_io,1,IO0,['12'],"['2', '14', '5', '11']","['10', '13', '6']","['1', '15']"
221,15 finished I/O → ready queue,io_to_ready,15,IO1,"['12', '15']","['2', '14', '5', '11']","['10', '13', '6']","['1', None]"
221,2 dispatched to IO1,dispatch_io,2,IO1,"['12', '15']","['14', '5', '11']","['10', '13', '6']","['1', '2']"
222,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['12', '15', '10']","['14', '5', '11']","[None, '13', '6']","['1', '2']"
222,6 preempted (RR quantum expired),preempt_cpu,6,CPU2,"['12', '15', '10', '6']","['14', '5', '11']","[None, '13', None]","['1', '2']"
222,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['15', '10', '6']","['14', '5', '11']","['12', '13', None]","['1', '2']"
222,15 dispatched to CPU2,dispatch_cpu,15,CPU2,"['10', '6']","['14', '5', '11']","['12', '13', '15']","['1', '2']"
223,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['10', '6', '13']","['14', '5', '11']","['12', None, '15']","['1', '2']"
223,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['6', '13']","['14', '5', '11']","['12', '10', '15']","['1', '2']"
224,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['6', '13']","['14', '5', '11', '12']","[None, '10', '15']","['1', '2']"
224,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['13'],"['14', '5', '11', '12']","['6', '10', '15']","['1', '2']"
226,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['13', '10']","['14', '5', '11', '12']","['6', None, '15']","['1', '2']"
226,15 preempted (RR quantum expired),preempt_cpu,15,CPU2,"['13', '10', '15']","['14', '5', '11', '12']","['6', None, None]","['1', '2']"
226,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['10', '15']","['14', '5', '11', '12']","['6', '13', None]","['1', '2']"
226,10 dispatched to CPU2,dispatch_cpu,10,CPU2,['15'],"['14', '5', '11', '12']","['6', '13', '10']","['1', '2']"
227,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['15', '6']","['14', '5', '11', '12']","[None, '13', '10']","['1', '2']"
227,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['6'],"['14', '5', '11', '12']","['15', '13', '10']","['1', '2']"
229,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['6', '13']","['14', '5', '11', '12']","['15', None, '10']","['1', '2']"
229,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['13'],"['14', '5', '11', '12']","['15', '6', '10']","['1', '2']"
230,10 preempted (RR quantum expired),preempt_cpu,10,CPU2,"['13', '10']","['14', '5', '11', '12']","['15', '6', None]","['1', '2']"
230,13 dispatched to CPU2,dispatch_cpu,13,CPU2,['10'],"['14', '5', '11', '12']","['15', '6', '13']","['1', '2']"
231,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['10', '15']","['14', '5', '11', '12']","[None, '6', '13']","['1', '2']"
231,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['15'],"['14', '5', '11', '12']","['10', '6', '13']","['1', '2']"
232,6 finished all bursts,finished,6,CPU1,['15'],"['14', '5', '11', '12']","['10', None, '13']","['1', '2']"
232,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['14', '5', '11', '12']","['10', '15', '13']","['1', '2']"
233,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['14', '5', '11', '12', '10']","[None, '15', '13']","['1', '2']"
234,13 preempted (RR quantum expired),preempt_cpu,13,CPU2,['13'],"['14', '5', '11', '12', '10']","[None, '15', None]","['1', '2']"
234,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['14', '5', '11', '12', '10']","['13', '15', None]","['1', '2']"
235,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],"['14', '5', '11', '12', '10']","[None, '15', None]","['1', '2']"
235,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['13', '15']","['14', '5', '11', '12', '10']","[None, None, None]","['1', '2']"
235,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['15'],"['14', '5', '11', '12', '10']","['13', None, None]","['1', '2']"
235,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['14', '5', '11', '12', '10']","['13', '15', None]","['1', '2']"
238,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],"['14', '5', '11', '12', '10']","[None, '15', None]","['1', '2']"
238,1 finished I/O → ready queue,io_to_ready,1,IO0,"['13', '1']","['14', '5', '11', '12', '10']","[None, '15', None]","[None, '2']"
238,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['1'],"['14', '5', '11', '12', '10']","['13', '15', None]","[None, '2']"
238,1 dispatched to CPU2,dispatch_cpu,1,CPU2,[],"['14', '5', '11', '12', '10']","['13', '15', '1']","[None, '2']"
238,14 dispatched to IO0,dispatch_io,14,IO0,[],"['5', '11', '12', '10']","['13', '15', '1']","['14', '2']"
239,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['5', '11', '12', '10']","['13', None, '1']","['14', '2']"
239,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['5', '11', '12', '10']","['13', '15', '1']","['14', '2']"
240,2 finished I/O → ready queue,io_to_ready,2,IO1,['2'],"['5', '11', '12', '10']","['13', '15', '1']","['14', None]"
240,5 dispatched to IO1,dispatch_io,5,IO1,['2'],"['11', '12', '10']","['13', '15', '1']","['14', '5']"
242,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['2', '13']","['11', '12', '10']","[None, '15', '1']","['14', '5']"
242,1 preempted (RR quantum expired),preempt_cpu,1,CPU2,"['2', '13', '1']","['11', '12', '10']","[None, '15', None]","['14', '5']"
242,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['13', '1']","['11', '12', '10']","['2', '15', None]","['14', '5']"
242,13 dispatched to CPU2,dispatch_cpu,13,CPU2,['1'],"['11', '12', '10']","['2', '15', '13']","['14', '5']"
243,15 finished CPU → wait queue,cpu_to_io,15,CPU1,['1'],"['11', '12', '10', '15']","['2', None, '13']","['14', '5']"
243,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['11', '12', '10', '15']","['2', '1', '13']","['14', '5']"
244,13 finished CPU → wait queue,cpu_to_io,13,CPU2,[],"['11', '12', '10', '15', '13']","['2', '1', None]","['14', '5']"
245,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],"['11', '12', '10', '15', '13']","['2', '1', None]","[None, '5']"
245,14 dispatched to CPU2,dispatch_cpu,14,CPU2,[],"['11', '12', '10', '15', '13']","['2', '1', '14']","[None, '5']"
245,11 dispatched to IO0,dispatch_io,11,IO0,[],"['12', '10', '15', '13']","['2', '1', '14']","['11', '5']"
246,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['12', '10', '15', '13']","[None, '1', '14']","['11', '5']"
246,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['12', '10', '15', '13']","['2', '1', '14']","['11', '5']"
247,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['12', '10', '15', '13']","['2', None, '14']","['11', '5']"
247,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['12', '10', '15', '13']","['2', '1', '14']","['11', '5']"
248,1 finished CPU → wait queue,cpu_to_io,1,CPU1,[],"['12', '10', '15', '13', '1']","['2', None, '14']","['11', '5']"
248,14 finished CPU → ready queue,cpu_to_ready,14,CPU2,['14'],"['12', '10', '15', '13', '1']","['2', None, None]","['11', '5']"
248,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['12', '10', '15', '13', '1']","['2', '14', None]","['11', '5']"
249,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['12', '10', '15', '13', '1']","['2', '14', None]","[None, '5']"
249,11 dispatched to CPU2,dispatch_cpu,11,CPU2,[],"['12', '10', '15', '13', '1']","['2', '14', '11']","[None, '5']"
249,12 dispatched to IO0,dispatch_io,12,IO0,[],"['10', '15', '13', '1']","['2', '14', '11']","['12', '5']"
250,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['10', '15', '13', '1']","[None, '14', '11']","['12', '5']"
250,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['10', '15', '13', '1']","['2', '14', '11']","['12', '5']"
251,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,['2'],"['10', '15', '13', '1']","[None, '14', '11']","['12', '5']"
251,14 finished CPU → wait queue,cpu_to_io,14,CPU1,['2'],"['10', '15', '13', '1', '14']","[None, None, '11']","['12', '5']"
251,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['10', '15', '13', '1', '14']","['2', None, '11']","['12', '5']"
252,11 finished all bursts,finished,11,CPU2,[],"['10', '15', '13', '1', '14']","['2', None, None]","['12', '5']"
255,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['10', '15', '13', '1', '14']","[None, None, None]","['12', '5']"
255,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['10', '15', '13', '1', '14']","['2', None, None]","['12', '5']"
256,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['10', '15', '13', '1', '14']","['2', None, None]","[None, '5']"
256,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['10', '15', '13', '1', '14']","['2', '12', None]","[None, '5']"
256,10 dispatched to IO0,dispatch_io,10,IO0,[],"['15', '13', '1', '14']","['2', '12', None]","['10', '5']"
258,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,['2'],"['15', '13', '1', '14']","[None, '12', None]","['10', '5']"
258,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['15', '13', '1', '14']","['2', '12', None]","['10', '5']"
260,12 finished CPU → wait queue,cpu_to_io,12,CPU1,[],"['15', '13', '1', '14', '12']","['2', None, None]","['10', '5']"
260,5 finished I/O → ready queue,io_to_ready,5,IO1,['5'],"['15', '13', '1', '14', '12']","['2', None, None]","['10', None]"
260,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['15', '13', '1', '14', '12']","['2', '5', None]","['10', None]"
260,15 dispatched to IO1,dispatch_io,15,IO1,[],"['13', '1', '14', '12']","['2', '5', None]","['10', '15']"
262,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['13', '1', '14', '12']","[None, '5', None]","['10', '15']"
262,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['13', '1', '14', '12']","['2', '5', None]","['10', '15']"
263,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,['2'],"['13', '1', '14', '12']","[None, '5', None]","['10', '15']"
263,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['13', '1', '14', '12']","['2', '5', None]","['10', '15']"
264,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['13', '1', '14', '12']","['2', None, None]","['10', '15']"
264,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['13', '1', '14', '12']","['2', '5', None]","['10', '15']"
267,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['13', '1', '14', '12']","[None, '5', None]","['10', '15']"
267,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['13', '1', '14', '12']","['2', '5', None]","['10', '15']"
268,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['13', '1', '14', '12']","['2', None, None]","['10', '15']"
268,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['13', '1', '14', '12']","['2', '5', None]","['10', '15']"
269,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],"['13', '1', '14', '12', '2']","[None, '5', None]","['10', '15']"
272,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['13', '1', '14', '12', '2']","[None, None, None]","['10', '15']"
272,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['13', '1', '14', '12', '2']","['5', None, None]","['10', '15']"
273,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,['5'],"['13', '1', '14', '12', '2']","[None, None, None]","['10', '15']"
273,15 finished I/O → ready queue,io_to_ready,15,IO1,"['5', '15']","['13', '1', '14', '12', '2']","[None, None, None]","['10', None]"
273,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['15'],"['13', '1', '14', '12', '2']","['5', None, None]","['10', None]"
273,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['13', '1', '14', '12', '2']","['5', '15', None]","['10', None]"
273,13 dispatched to IO1,dispatch_io,13,IO1,[],"['1', '14', '12', '2']","['5', '15', None]","['10', '13']"
276,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['1', '14', '12', '2']","['5', '15', None]","[None, '13']"
276,10 dispatched to CPU2,dispatch_cpu,10,CPU2,[],"['1', '14', '12', '2']","['5', '15', '10']","[None, '13']"
276,1 dispatched to IO0,dispatch_io,1,IO0,[],"['14', '12', '2']","['5', '15', '10']","['1', '13']"
277,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['14', '12', '2']","[None, '15', '10']","['1', '13']"
277,15 finished CPU → wait queue,cpu_to_io,15,CPU1,['5'],"['14', '12', '2', '15']","[None, None, '10']","['1', '13']"
277,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['14', '12', '2', '15']","['5', None, '10']","['1', '13']"
280,10 preempted (RR quantum expired),preempt_cpu,10,CPU2,['10'],"['14', '12', '2', '15']","['5', None, None]","['1', '13']"
280,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['14', '12', '2', '15']","['5', '10', None]","['1', '13']"
281,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['14', '12', '2', '15']","[None, '10', None]","['1', '13']"
281,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['14', '12', '2', '15']","['5', '10', None]","['1', '13']"
283,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['14', '12', '2', '15', '5']","[None, '10', None]","['1', '13']"
284,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,['10'],"['14', '12', '2', '15', '5']","[None, None, None]","['1', '13']"
284,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['14', '12', '2', '15', '5']","['10', None, None]","['1', '13']"
286,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['14', '12', '2', '15', '5']","[None, None, None]","['1', '13']"
286,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['14', '12', '2', '15', '5']","['10', None, None]","['1', '13']"
287,10 finished all bursts,finished,10,CPU0,[],"['14', '12', '2', '15', '5']","[None, None, None]","['1', '13']"
290,13 finished I/O → ready queue,io_to_ready,13,IO1,['13'],"['14', '12', '2', '15', '5']","[None, None, None]","['1', None]"
290,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['14', '12', '2', '15', '5']","['13', None, None]","['1', None]"
290,14 dispatched to IO1,dispatch_io,14,IO1,[],"['12', '2', '15', '5']","['13', None, None]","['1', '14']"
291,13 finished all bursts,finished,13,CPU0,[],"['12', '2', '15', '5']","[None, None, None]","['1', '14']"
296,14 finished I/O → ready queue,io_to_ready,14,IO1,['14'],"['12', '2', '15', '5']","[None, None, None]","['1', None]"
296,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['12', '2', '15', '5']","['14', None, None]","['1', None]"
296,12 dispatched to IO1,dispatch_io,12,IO1,[],"['2', '15', '5']","['14', None, None]","['1', '12']"
297,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],"['2', '15', '5']","['14', None, None]","[None, '12']"
297,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['2', '15', '5']","['14', '1', None]","[None, '12']"
297,2 dispatched to IO0,dispatch_io,2,IO0,[],"['15', '5']","['14', '1', None]","['2', '12']"
298,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,['14'],"['15', '5']","[None, '1', None]","['2', '12']"
298,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['15', '5']","['14', '1', None]","['2', '12']"
299,12 finished I/O → ready queue,io_to_ready,12,IO1,['12'],"['15', '5']","['14', '1', None]","['2', None]"
299,12 dispatched to CPU2,dispatch_cpu,12,CPU2,[],"['15', '5']","['14', '1', '12']","['2', None]"
299,15 dispatched to IO1,dispatch_io,15,IO1,[],['5'],"['14', '1', '12']","['2', '15']"
300,14 finished CPU → wait queue,cpu_to_io,14,CPU0,[],"['5', '14']","[None, '1', '12']","['2', '15']"
301,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['5', '14']","[None, None, '12']","['2', '15']"
301,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['5', '14']","['1', None, '12']","['2', '15']"
302,12 finished CPU → wait queue,cpu_to_io,12,CPU2,[],"['5', '14', '12']","['1', None, None]","['2', '15']"
305,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],"['5', '14', '12', '1']","[None, None, None]","['2', '15']"
315,15 finished I/O → ready queue,io_to_ready,15,IO1,['15'],"['5', '14', '12', '1']","[None, None, None]","['2', None]"
315,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['5', '14', '12', '1']","['15', None, None]","['2', None]"
315,5 dispatched to IO1,dispatch_io,5,IO1,[],"['14', '12', '1']","['15', None, None]","['2', '5']"
316,15 finished all bursts,finished,15,CPU0,[],"['14', '12', '1']","[None, None, None]","['2', '5']"
317,2 finished all bursts,finished,2,IO0,[],"['14', '12', '1']","[None, None, None]","[None, '5']"
317,14 dispatched to IO0,dispatch_io,14,IO0,[],"['12', '1']","[None, None, None]","['14', '5']"
318,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],"['12', '1']","[None, None, None]","[None, '5']"
318,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['12', '1']","['14', None, None]","[None, '5']"
318,12 dispatched to IO0,dispatch_io,12,IO0,[],['1'],"['14', None, None]","['12', '5']"
320,14 finished all bursts,finished,14,CPU0,[],['1'],"[None, None, None]","['12', '5']"
325,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],['1'],"[None, None, None]","[None, '5']"
325,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],['1'],"['12', None, None]","[None, '5']"
325,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"['12', None, None]","['1', '5']"
328,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],['12'],"[None, None, None]","['1', '5']"
336,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],['12'],"[None, None, None]","[None, '5']"
336,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['12'],"['1', None, None]","[None, '5']"
336,12 dispatched to IO0,dispatch_io,12,IO0,[],[],"['1', None, None]","['12', '5']"
337,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],[],"[None, None, None]","['12', '5']"
337,12 finished I/O → ready queue,io_to_ready,12,IO0,"['1', '12']",[],"[None, None, None]","[None, '5']"
337,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['12'],[],"['1', None, None]","[None, '5']"
337,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],[],"['1', '12', None]","[None, '5']"
339,12 finished CPU → wait queue,cpu_to_io,12,CPU1,[],['12'],"['1', None, None]","[None, '5']"
339,12 dispatched to IO0,dispatch_io,12,IO0,[],[],"['1', None, None]","['12', '5']"
341,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None, None]","['12', '5']"
341,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None, None]","['12', '5']"
343,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],['1'],"[None, None, None]","['12', '5']"
343,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],['1'],"[None, None, None]","[None, '5']"
343,5 finished I/O → ready queue,io_to_ready,5,IO1,"['12', '5']",['1'],"[None, None, None]","[None, None]"
343,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['5'],['1'],"['12', None, None]","[None, None]"
343,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],['1'],"['12', '5', None]","[None, None]"
343,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"['12', '5', None]","['1', None]"
345,12 finished all bursts,finished,12,CPU0,[],[],"[None, '5', None]","['1', None]"
347,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],[],"[None, None, None]","['1', None]"
347,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],[],"['5', None, None]","['1', None]"
351,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],[],"[None, None, None]","['1', None]"
351,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],[],"['5', None, None]","['1', None]"
354,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,['5'],[],"[None, None, None]","['1', None]"
354,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],[],"['5', None, None]","['1', None]"
355,5 finished all bursts,finished,5,CPU0,[],[],"[None, None, None]","['1', None]"
366,1 finished all bursts,finished,1,IO0,[],[],"[None, None, None]","[None, None]"
