# Reading F:/Quartus18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do adder8_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying F:/quartus18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {adder8_8_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:27 on Apr 06,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." adder8_8_1200mv_85c_slow.vo 
# -- Compiling module adder8
# -- Compiling module hard_block
# 
# Top level modules:
# 	adder8
# End time: 22:00:28 on Apr 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/verilog/adder8/simulation/activehdl {G:/verilog/adder8/simulation/activehdl/adder8.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:28 on Apr 06,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/verilog/adder8/simulation/activehdl" G:/verilog/adder8/simulation/activehdl/adder8.vt 
# -- Compiling module adder8_vlg_tst
# 
# Top level modules:
# 	adder8_vlg_tst
# End time: 22:00:28 on Apr 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  adder8_vlg_tst
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" adder8_vlg_tst 
# Start time: 22:00:28 on Apr 06,2022
# Loading work.adder8_vlg_tst
# Loading work.adder8
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from adder8_8_1200mv_85c_v_slow.sdo
# Loading timing data from adder8_8_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /adder8_vlg_tst File: G:/verilog/adder8/simulation/activehdl/adder8.vt
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : G:/verilog/adder8/simulation/activehdl/adder8.vt(59)
#    Time: 800 ns  Iteration: 0  Instance: /adder8_vlg_tst
# Break in Module adder8_vlg_tst at G:/verilog/adder8/simulation/activehdl/adder8.vt line 59
# End time: 22:09:42 on Apr 06,2022, Elapsed time: 0:09:14
# Errors: 0, Warnings: 0
