--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Exp_FrameVGA.twx Exp_FrameVGA.ncd -o Exp_FrameVGA.twr
Exp_FrameVGA.pcf

Design file:              Exp_FrameVGA.ncd
Physical constraint file: Exp_FrameVGA.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7249 paths analyzed, 1233 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.956ns.
--------------------------------------------------------------------------------

Paths for end point M61/GPIOf0_1 (SLICE_X5Y35.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_1 (FF)
  Destination:          M61/GPIOf0_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.600ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (1.265 - 1.108)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_1 to M61/GPIOf0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y57.CQ      Tcko                  0.259   SW_OK<2>
                                                       M2/SW_OK_1
    SLICE_X5Y35.BX       net (fanout=10)       2.314   SW_OK<1>
    SLICE_X5Y35.CLK      Tdick                 0.027   M61/GPIOf0<3>
                                                       M61/GPIOf0_1
    -------------------------------------------------  ---------------------------
    Total                                      2.600ns (0.286ns logic, 2.314ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point M61/GPIOf0_2 (SLICE_X5Y35.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_2 (FF)
  Destination:          M61/GPIOf0_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (1.265 - 1.108)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_2 to M61/GPIOf0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y57.DQ      Tcko                  0.259   SW_OK<2>
                                                       M2/SW_OK_2
    SLICE_X5Y35.CX       net (fanout=4)        2.021   SW_OK<2>
    SLICE_X5Y35.CLK      Tdick                 0.015   M61/GPIOf0<3>
                                                       M61/GPIOf0_2
    -------------------------------------------------  ---------------------------
    Total                                      2.295ns (0.274ns logic, 2.021ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Paths for end point M61/GPIOf0_0 (SLICE_X5Y35.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_0 (FF)
  Destination:          M61/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.285ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (1.265 - 1.108)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_0 to M61/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y57.AQ      Tcko                  0.259   SW_OK<2>
                                                       M2/SW_OK_0
    SLICE_X5Y35.AX       net (fanout=62)       2.008   SW_OK<0>
    SLICE_X5Y35.CLK      Tdick                 0.018   M61/GPIOf0<3>
                                                       M61/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.285ns (0.277ns logic, 2.008ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M3/M2/buffer_23 (SLICE_X30Y54.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M3/M2/buffer_24 (FF)
  Destination:          M3/M2/buffer_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M3/M2/buffer_24 to M3/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.CQ      Tcko                  0.100   M3/M2/buffer<24>
                                                       M3/M2/buffer_24
    SLICE_X30Y54.A6      net (fanout=2)        0.066   M3/M2/buffer<24>
    SLICE_X30Y54.CLK     Tah         (-Th)     0.032   M3/M2/buffer<25>
                                                       M3/M2/buffer_23_rstpot
                                                       M3/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.068ns logic, 0.066ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point M6/LED_P2S/state_FSM_FFd1 (SLICE_X17Y68.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M6/LED_P2S/shift_count_3 (FF)
  Destination:          M6/LED_P2S/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M6/LED_P2S/shift_count_3 to M6/LED_P2S/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y68.CQ      Tcko                  0.118   M6/LED_P2S/shift_count<3>
                                                       M6/LED_P2S/shift_count_3
    SLICE_X17Y68.A6      net (fanout=6)        0.080   M6/LED_P2S/shift_count<3>
    SLICE_X17Y68.CLK     Tah         (-Th)     0.032   M6/LED_P2S/state_FSM_FFd2
                                                       M6/LED_P2S/state_FSM_FFd1-In1
                                                       M6/LED_P2S/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.086ns logic, 0.080ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point M3/M2/shift_count_2 (SLICE_X14Y63.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.180ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M3/M2/shift_count_1 (FF)
  Destination:          M3/M2/shift_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M3/M2/shift_count_1 to M3/M2/shift_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y63.AQ      Tcko                  0.118   M3/M2/shift_count<2>
                                                       M3/M2/shift_count_1
    SLICE_X14Y63.D6      net (fanout=5)        0.121   M3/M2/shift_count<1>
    SLICE_X14Y63.CLK     Tah         (-Th)     0.059   M3/M2/shift_count<2>
                                                       M3/M2/shift_count_2_rstpot
                                                       M3/M2/shift_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.180ns (0.059ns logic, 0.121ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_0/SR
  Location pin: SLICE_X22Y56.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_1/SR
  Location pin: SLICE_X22Y56.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.408|    0.951|    2.478|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7249 paths, 0 nets, and 1741 connections

Design statistics:
   Minimum period:   4.956ns{1}   (Maximum frequency: 201.776MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 07 21:03:23 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 774 MB



