$date
	Sat Aug 11 18:45:54 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out $end
$var reg 1 " in $end
$var reg 1 # rst $end
$scope module s $end
$var wire 1 " in $end
$var wire 1 ! out $end
$var wire 1 # rst $end
$var reg 3 $ state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
0"
0!
$end
#1
1"
#2
b1 $
1#
#3
0"
#4
b10 $
1"
#7
0"
#8
b11 $
1"
#13
0"
#15
1!
b100 $
1"
#16
0"
#17
0!
b1 $
1"
#18
0"
#19
b10 $
1"
#20
0"
#21
b11 $
1"
#22
0"
#23
1!
b100 $
1"
#24
0"
#25
0!
b1 $
1"
#26
0"
#27
b10 $
1"
