<profile>

<section name = "Vivado HLS Report for 'x_order_fir'" level="0">
<item name = "Date">Mon Oct  7 01:59:22 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">x-order_filter</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- memcpy.fir_ctrl.ctrl">3, 3, 3, 1, 1, 2, yes</column>
<column name="- memcpy.x_order_fir(data_t*, data_t*, int*, int*)::coef.coe">?, ?, 3, 1, 1, ?, yes</column>
<column name="- calc_loop">21, 2047, 4, 2, 1, 10 ~ 1023, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 6, 0, 462</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, -, 624, 748</column>
<column name="Memory">4, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 500</column>
<column name="Register">-, -, 833, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">2, 2, 1, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="x_order_fir_AXILiteS_s_axi_U">x_order_fir_AXILiteS_s_axi, 0, 0, 112, 168</column>
<column name="x_order_fir_gmem_m_axi_U">x_order_fir_gmem_m_axi, 2, 0, 512, 580</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="coef_U">x_order_fir_coef, 2, 0, 0, 1024, 32, 1, 32768</column>
<column name="shift_reg_U">x_order_fir_coef, 2, 0, 0, 1024, 32, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_3_fu_466_p2">*, 3, 0, 20, 32, 32</column>
<column name="tmp_8_fu_443_p2">*, 3, 0, 20, 32, 32</column>
<column name="acc_1_fu_472_p2">+, 0, 0, 39, 32, 32</column>
<column name="acc_2_fu_448_p2">+, 0, 0, 39, 32, 32</column>
<column name="i_1_fu_427_p2">+, 0, 0, 39, 32, 2</column>
<column name="indvar_next1_fu_410_p2">+, 0, 0, 37, 30, 1</column>
<column name="indvar_next_fu_351_p2">+, 0, 0, 10, 2, 1</column>
<column name="tmp_1_fu_385_p2">+, 0, 0, 39, 3, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state21_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="x_data_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="x_data_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="x_last_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="x_last_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="x_user_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="x_user_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="y_data_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="y_data_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="y_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="y_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="y_user_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="y_user_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_405_p2">icmp, 0, 0, 18, 30, 30</column>
<column name="exitcond_fu_345_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="tmp_2_fu_421_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="tmp_fu_373_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="x_data_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="x_last_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="x_user_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="y_data_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="y_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="y_user_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_state32">or, 0, 0, 2, 1, 1</column>
<column name="fir_ctrl_1_1_fu_361_p3">select, 0, 0, 32, 1, 32</column>
<column name="reload_1_fu_367_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_reg_290">9, 2, 32, 64</column>
<column name="ap_NS_fsm">125, 27, 1, 27</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_i1_phi_fu_283_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_indvar1_phi_fu_272_p4">9, 2, 30, 60</column>
<column name="ap_sig_ioackin_gmem_ARREADY">9, 2, 1, 2</column>
<column name="coef_address0">21, 4, 10, 40</column>
<column name="gmem_ARADDR">15, 3, 32, 96</column>
<column name="gmem_ARLEN">15, 3, 32, 96</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="i1_reg_280">9, 2, 32, 64</column>
<column name="indvar1_reg_268">9, 2, 30, 60</column>
<column name="indvar_reg_257">9, 2, 2, 4</column>
<column name="shift_reg_address0">21, 4, 10, 40</column>
<column name="shift_reg_d0">15, 3, 32, 96</column>
<column name="x_TDATA_blk_n">9, 2, 1, 2</column>
<column name="x_data_0_data_out">9, 2, 32, 64</column>
<column name="x_data_0_state">15, 3, 2, 6</column>
<column name="x_last_V_0_data_out">9, 2, 1, 2</column>
<column name="x_last_V_0_state">15, 3, 2, 6</column>
<column name="x_user_V_0_data_out">9, 2, 1, 2</column>
<column name="x_user_V_0_state">15, 3, 2, 6</column>
<column name="y_TDATA_blk_n">9, 2, 1, 2</column>
<column name="y_data_1_data_out">9, 2, 32, 64</column>
<column name="y_data_1_state">15, 3, 2, 6</column>
<column name="y_last_V_1_data_out">9, 2, 1, 2</column>
<column name="y_last_V_1_state">15, 3, 2, 6</column>
<column name="y_user_V_1_data_out">9, 2, 1, 2</column>
<column name="y_user_V_1_state">15, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_reg_290">32, 0, 32, 0</column>
<column name="ap_CS_fsm">26, 0, 26, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_ARREADY">1, 0, 1, 0</column>
<column name="coe1_reg_483">30, 0, 30, 0</column>
<column name="ctrl3_reg_478">30, 0, 30, 0</column>
<column name="exitcond1_reg_546">1, 0, 1, 0</column>
<column name="exitcond1_reg_546_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond_reg_500">1, 0, 1, 0</column>
<column name="exitcond_reg_500_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="fir_ctrl_0_reg_515">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_reg_555">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_494">30, 0, 32, 2</column>
<column name="i1_reg_280">32, 0, 32, 0</column>
<column name="i_1_reg_564">32, 0, 32, 0</column>
<column name="i_reg_233">32, 0, 32, 0</column>
<column name="indvar1_reg_268">30, 0, 30, 0</column>
<column name="indvar1_reg_268_pp1_iter1_reg">30, 0, 30, 0</column>
<column name="indvar_next1_reg_550">30, 0, 30, 0</column>
<column name="indvar_reg_257">2, 0, 2, 0</column>
<column name="p_add7_i32_shr_reg_535">30, 0, 30, 0</column>
<column name="reg_302">32, 0, 32, 0</column>
<column name="reload_reg_245">32, 0, 32, 0</column>
<column name="shift_reg_load_reg_584">32, 0, 32, 0</column>
<column name="tmp_10_reg_509">1, 0, 1, 0</column>
<column name="tmp_10_reg_509_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_2_reg_560">1, 0, 1, 0</column>
<column name="tmp_2_reg_560_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_3_reg_609">32, 0, 32, 0</column>
<column name="tmp_7_reg_574">64, 0, 64, 0</column>
<column name="tmp_8_reg_589">32, 0, 32, 0</column>
<column name="x_data_0_payload_A">32, 0, 32, 0</column>
<column name="x_data_0_payload_B">32, 0, 32, 0</column>
<column name="x_data_0_sel_rd">1, 0, 1, 0</column>
<column name="x_data_0_sel_wr">1, 0, 1, 0</column>
<column name="x_data_0_state">2, 0, 2, 0</column>
<column name="x_last_V_0_payload_A">1, 0, 1, 0</column>
<column name="x_last_V_0_payload_B">1, 0, 1, 0</column>
<column name="x_last_V_0_sel_rd">1, 0, 1, 0</column>
<column name="x_last_V_0_sel_wr">1, 0, 1, 0</column>
<column name="x_last_V_0_state">2, 0, 2, 0</column>
<column name="x_last_V_tmp_reg_604">1, 0, 1, 0</column>
<column name="x_user_V_0_payload_A">1, 0, 1, 0</column>
<column name="x_user_V_0_payload_B">1, 0, 1, 0</column>
<column name="x_user_V_0_sel_rd">1, 0, 1, 0</column>
<column name="x_user_V_0_sel_wr">1, 0, 1, 0</column>
<column name="x_user_V_0_state">2, 0, 2, 0</column>
<column name="x_user_V_tmp_reg_599">1, 0, 1, 0</column>
<column name="y_data_1_payload_A">32, 0, 32, 0</column>
<column name="y_data_1_payload_B">32, 0, 32, 0</column>
<column name="y_data_1_sel_rd">1, 0, 1, 0</column>
<column name="y_data_1_sel_wr">1, 0, 1, 0</column>
<column name="y_data_1_state">2, 0, 2, 0</column>
<column name="y_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="y_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="y_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="y_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="y_last_V_1_state">2, 0, 2, 0</column>
<column name="y_user_V_1_payload_A">1, 0, 1, 0</column>
<column name="y_user_V_1_payload_B">1, 0, 1, 0</column>
<column name="y_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="y_user_V_1_sel_wr">1, 0, 1, 0</column>
<column name="y_user_V_1_state">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, x_order_fir, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, x_order_fir, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, x_order_fir, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="y_TDATA">out, 32, axis, y_data, pointer</column>
<column name="y_TREADY">in, 1, axis, y_data, pointer</column>
<column name="y_TVALID">out, 1, axis, y_last_V, pointer</column>
<column name="y_TLAST">out, 1, axis, y_last_V, pointer</column>
<column name="y_TUSER">out, 1, axis, y_user_V, pointer</column>
<column name="x_TDATA">in, 32, axis, x_data, pointer</column>
<column name="x_TVALID">in, 1, axis, x_last_V, pointer</column>
<column name="x_TREADY">out, 1, axis, x_last_V, pointer</column>
<column name="x_TLAST">in, 1, axis, x_last_V, pointer</column>
<column name="x_TUSER">in, 1, axis, x_user_V, pointer</column>
</table>
</item>
</section>
</profile>
