Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 23 23:24:26 2023
| Host         : LAPTOP-UGQ0I2VJ running 64-bit major release  (build 9200)
| Command      : report_drc -file Dual_core_mcu_drc_routed.rpt -pb Dual_core_mcu_drc_routed.pb -rpx Dual_core_mcu_drc_routed.rpx
| Design       : Dual_core_mcu
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
| RTSTAT-10   | Warning  | No routable loads                                           | 1          |
| ZPS7-1      | Warning  | PS7 block required                                          | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net PRAM_CONSISTENCY/wr_ins_dm is a gated clock net sourced by a combinational pin PRAM_CONSISTENCY/wr_ins_dm_INST_0/O, cell PRAM_CONSISTENCY/wr_ins_dm_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT PRAM_CONSISTENCY/wr_ins_dm_INST_0 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
DMEM/wr_occupy_start_reg
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
341 net(s) have no routable loads. The problem bus(es) and/or net(s) are ATI_DMEM_BUS1/device_addr_rd[8], ATI_DMEM_BUS1/device_addr_rd[9],
ATI_DMEM_BUS2/device_addr_rd[8], ATI_GPIO_BUS1/device_addr_rd[1],
ATI_GPIO_BUS1/device_addr_rd[2], ATI_GPIO_BUS1/device_addr_rd[3],
ATI_GPIO_BUS1/device_addr_rd[4], ATI_GPIO_BUS1/device_addr_rd[5],
ATI_GPIO_BUS1/device_addr_rd[6], ATI_GPIO_BUS1/device_addr_rd[7],
ATI_GPIO_BUS1/device_addr_rd[8], ATI_GPIO_BUS1/device_addr_rd[9],
UART_PERIPHERAL_1/fifo_tx/TX_complete,
UART_PERIPHERAL_1/rx_controller/RX_available,
UART_PERIPHERAL_2/rx_controller/RX_available
 (the first 15 of 215 listed).
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


