<stg><name>MAT_Multiply</name>


<trans_list>

<trans id="202" from="1" to="2">
<condition id="98">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="1" to="24">
<condition id="100">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="2" to="3">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="3" to="4">
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="3" to="19">
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="4" to="5">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="5" to="6">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="6" to="7">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="7" to="18">
<condition id="157">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="7" to="8">
<condition id="168">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="8" to="9">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="9" to="10">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="10" to="11">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="11" to="12">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="12" to="13">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="13" to="14">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="14" to="15">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="15" to="16">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="16" to="17">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="17" to="7">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="18" to="3">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="19" to="24">
<condition id="169">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="19" to="20">
<condition id="174">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="20" to="21">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="21" to="22">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="22" to="23">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="23" to="19">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %A) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %B) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i64* %C) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind

]]></node>
<StgValue><ssdm name="nC_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind

]]></node>
<StgValue><ssdm name="mC_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %nB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nB) nounwind

]]></node>
<StgValue><ssdm name="nB_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %mB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mB) nounwind

]]></node>
<StgValue><ssdm name="mB_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind

]]></node>
<StgValue><ssdm name="nA_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %mA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mA) nounwind

]]></node>
<StgValue><ssdm name="mA_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32000" op_0_bw="64">
<![CDATA[
:16  %arrayA = alloca [1000 x i32000], align 8

]]></node>
<StgValue><ssdm name="arrayA"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32000" op_0_bw="64">
<![CDATA[
:17  %arrayB = alloca [1000 x i32000], align 8

]]></node>
<StgValue><ssdm name="arrayB"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64">
<![CDATA[
:18  %arrayC = alloca [1000000 x i64], align 8

]]></node>
<StgValue><ssdm name="arrayC"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i32* %A, [8 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 100, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i32* %B, [8 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 100, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i64* %C, [8 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 100, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp = icmp eq i32 %nA_read, %mB_read

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_7 = icmp eq i32 %mA_read, %mC_read

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_9 = icmp eq i32 %nB_read, %nC_read

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  %tmp1 = and i1 %tmp_7, %tmp_9

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26  %tmp_s = and i1 %tmp1, %tmp

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:27  br i1 %tmp_s, label %1, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32000" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @MAT_Multiply_load_mat(i32* %A, [1000 x i32000]* %arrayA, i32 %mC_read, i32 %mB_read) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32000" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  call fastcc void @MAT_Multiply_load_mat.1(i32* %B, [1000 x i32000]* %arrayB, i32 %mB_read, i32 %nC_read) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="55" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32000" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @MAT_Multiply_load_mat(i32* %A, [1000 x i32000]* %arrayA, i32 %mC_read, i32 %mB_read) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32000" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  call fastcc void @MAT_Multiply_load_mat.1(i32* %B, [1000 x i32000]* %arrayB, i32 %mB_read, i32 %nC_read) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i20 [ 0, %1 ], [ %indvar_flatten_next, %7 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1  %i = phi i10 [ 0, %1 ], [ %i_mid2, %7 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:2  %j = phi i10 [ 0, %1 ], [ %j_2, %7 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3  %exitcond_flatten = icmp eq i20 %indvar_flatten, -48576

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:4  %indvar_flatten_next = add i20 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten, label %.preheader.preheader, label %.reset

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:2  %exitcond = icmp eq i10 %j, -24

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.reset:3  %j_mid2 = select i1 %exitcond, i10 0, i10 %j

]]></node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:4  %i_s = add i10 %i, 1

]]></node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.reset:5  %i_mid2 = select i1 %exitcond, i10 %i_s, i10 %i

]]></node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="64" op_0_bw="10">
<![CDATA[
.reset:8  %tmp_1 = zext i10 %i_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="10" op_0_bw="32000" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:10  %arrayA_addr = getelementptr [1000 x i32000]* %arrayA, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="arrayA_addr"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="32000" op_0_bw="10">
<![CDATA[
.reset:11  %arrayA_load = load i32000* %arrayA_addr, align 8

]]></node>
<StgValue><ssdm name="arrayA_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="10">
<![CDATA[
.reset:16  %tmp_6 = zext i10 %j_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="10" op_0_bw="32000" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:24  %arrayB_addr = getelementptr [1000 x i32000]* %arrayB, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="arrayB_addr"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32000" op_0_bw="10">
<![CDATA[
.reset:25  %arrayB_load = load i32000* %arrayB_addr, align 8

]]></node>
<StgValue><ssdm name="arrayB_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="10">
<![CDATA[
.reset:6  %i_cast8 = zext i10 %i_mid2 to i32

]]></node>
<StgValue><ssdm name="i_cast8"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:9  %tmp_2 = icmp ult i32 %i_cast8, %mC_read

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32000" op_0_bw="10">
<![CDATA[
.reset:11  %arrayA_load = load i32000* %arrayA_addr, align 8

]]></node>
<StgValue><ssdm name="arrayA_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="10">
<![CDATA[
.reset:12  %j_cast7 = zext i10 %j_mid2 to i32

]]></node>
<StgValue><ssdm name="j_cast7"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %tmp_5 = icmp ult i32 %j_cast7, %nC_read

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:23  %tmp_10 = and i1 %tmp_2, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32000" op_0_bw="10">
<![CDATA[
.reset:25  %arrayB_load = load i32000* %arrayB_addr, align 8

]]></node>
<StgValue><ssdm name="arrayB_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="20" op_0_bw="10">
<![CDATA[
.reset:7  %i_cast8_cast = zext i10 %i_mid2 to i20

]]></node>
<StgValue><ssdm name="i_cast8_cast"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32000" op_0_bw="10">
<![CDATA[
.reset:11  %arrayA_load = load i32000* %arrayA_addr, align 8

]]></node>
<StgValue><ssdm name="arrayA_load"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="20" op_0_bw="10">
<![CDATA[
.reset:13  %j_cast7_cast = zext i10 %j_mid2 to i20

]]></node>
<StgValue><ssdm name="j_cast7_cast"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.reset:17  %p_addr1 = mul i20 %i_cast8_cast, 1000

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.reset:18  %p_addr2 = add i20 %j_cast7_cast, %p_addr1

]]></node>
<StgValue><ssdm name="p_addr2"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="20">
<![CDATA[
.reset:19  %tmp_8 = zext i20 %p_addr2 to i64

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:20  %arrayC_addr = getelementptr [1000000 x i64]* %arrayC, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="arrayC_addr"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
.reset:21  store i64 0, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="5" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32000" op_0_bw="10">
<![CDATA[
.reset:25  %arrayB_load = load i32000* %arrayB_addr, align 8

]]></node>
<StgValue><ssdm name="arrayB_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:1  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000) nounwind

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32000" op_0_bw="10">
<![CDATA[
.reset:11  %arrayA_load = load i32000* %arrayA_addr, align 8

]]></node>
<StgValue><ssdm name="arrayA_load"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.reset:14  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.reset:15  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
.reset:21  store i64 0, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32000" op_0_bw="10">
<![CDATA[
.reset:25  %arrayB_load = load i32000* %arrayB_addr, align 8

]]></node>
<StgValue><ssdm name="arrayB_load"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0">
<![CDATA[
.reset:26  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %k = phi i10 [ 0, %.reset ], [ %k_1, %._crit_edge ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond2 = icmp eq i10 %k, -24

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %k_1 = add i10 %k, 1

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond2, label %7, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="10">
<![CDATA[
:0  %k_cast6 = zext i10 %k to i32

]]></node>
<StgValue><ssdm name="k_cast6"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_10, label %5, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_16 = icmp ult i32 %k_cast6, %mB_read

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_16, label %6, label %._crit_edge5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:0  %tmp_17 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %k, i5 0)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_18 = or i15 %tmp_17, 31

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_22 = icmp ugt i15 %tmp_17, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="32000" op_0_bw="32000" op_1_bw="32000" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_23 = call i32000 @llvm.part.select.i32000(i32000 %arrayA_load, i32 31999, i32 0)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %tmp_24 = sub i15 %tmp_17, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %tmp_25 = sub i15 -769, %tmp_17

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:6  %tmp_26 = sub i15 %tmp_18, %tmp_17

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:7  %tmp_27 = select i1 %tmp_22, i15 %tmp_24, i15 %tmp_26

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32000" op_0_bw="1" op_1_bw="32000" op_2_bw="32000">
<![CDATA[
:8  %tmp_28 = select i1 %tmp_22, i32000 %tmp_23, i32000 %arrayA_load

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:9  %tmp_29 = select i1 %tmp_22, i15 %tmp_25, i15 %tmp_17

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:10  %tmp_30 = sub i15 -769, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="32000" op_0_bw="15">
<![CDATA[
:11  %tmp_31 = zext i15 %tmp_29 to i32000

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32000" op_0_bw="15">
<![CDATA[
:12  %tmp_32 = zext i15 %tmp_30 to i32000

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="2" lat="2">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32000" op_0_bw="32000" op_1_bw="32000">
<![CDATA[
:13  %tmp_33 = lshr i32000 %tmp_28, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32000" op_0_bw="32000" op_1_bw="32000">
<![CDATA[
:14  %tmp_34 = lshr i32000 -1, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5:0  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="122" st_id="8" stage="1" lat="2">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32000" op_0_bw="32000" op_1_bw="32000">
<![CDATA[
:13  %tmp_33 = lshr i32000 %tmp_28, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="32000" op_0_bw="32000" op_1_bw="32000">
<![CDATA[
:15  %tmp_35 = and i32000 %tmp_33, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32000">
<![CDATA[
:16  %tmp_36 = trunc i32000 %tmp_35 to i32

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_37 = icmp ugt i15 %tmp_17, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32000" op_0_bw="32000" op_1_bw="32000" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %tmp_38 = call i32000 @llvm.part.select.i32000(i32000 %arrayB_load, i32 31999, i32 0)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:19  %tmp_39 = sub i15 %tmp_17, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:20  %tmp_40 = sub i15 -769, %tmp_17

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:21  %tmp_41 = sub i15 %tmp_18, %tmp_17

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:22  %tmp_42 = select i1 %tmp_37, i15 %tmp_39, i15 %tmp_41

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32000" op_0_bw="1" op_1_bw="32000" op_2_bw="32000">
<![CDATA[
:23  %tmp_43 = select i1 %tmp_37, i32000 %tmp_38, i32000 %arrayB_load

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:24  %tmp_44 = select i1 %tmp_37, i15 %tmp_40, i15 %tmp_17

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:25  %tmp_45 = sub i15 -769, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32000" op_0_bw="15">
<![CDATA[
:26  %tmp_46 = zext i15 %tmp_44 to i32000

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="32000" op_0_bw="15">
<![CDATA[
:27  %tmp_47 = zext i15 %tmp_45 to i32000

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="2" lat="2">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32000" op_0_bw="32000" op_1_bw="32000">
<![CDATA[
:28  %tmp_48 = lshr i32000 %tmp_43, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="32000" op_0_bw="32000" op_1_bw="32000">
<![CDATA[
:29  %tmp_49 = lshr i32000 -1, %tmp_47

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="138" st_id="9" stage="1" lat="2">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32000" op_0_bw="32000" op_1_bw="32000">
<![CDATA[
:28  %tmp_48 = lshr i32000 %tmp_43, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32000" op_0_bw="32000" op_1_bw="32000">
<![CDATA[
:30  %tmp_50 = and i32000 %tmp_48, %tmp_49

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32000">
<![CDATA[
:31  %tmp_51 = trunc i32000 %tmp_50 to i32

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="141" st_id="10" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_19 = mul nsw i32 %tmp_51, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="142" st_id="11" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_19 = mul nsw i32 %tmp_51, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="143" st_id="12" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_19 = mul nsw i32 %tmp_51, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="144" st_id="13" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_19 = mul nsw i32 %tmp_51, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="64" op_0_bw="20">
<![CDATA[
:34  %arrayC_load_1 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="146" st_id="14" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_19 = mul nsw i32 %tmp_51, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="64" op_0_bw="20">
<![CDATA[
:34  %arrayC_load_1 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="148" st_id="15" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_19 = mul nsw i32 %tmp_51, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="64" op_0_bw="20">
<![CDATA[
:34  %arrayC_load_1 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="32">
<![CDATA[
:33  %tmp_20 = sext i32 %tmp_19 to i64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="64" op_0_bw="20">
<![CDATA[
:34  %arrayC_load_1 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_1"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %tmp_21 = add nsw i64 %arrayC_load_1, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:36  store i64 %tmp_21, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="154" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:36  store i64 %tmp_21, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="0">
<![CDATA[
:37  br label %._crit_edge5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_15) nounwind

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="162" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str6, i32 %tmp_4) nounwind

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %j_2 = add i10 %j_mid2, 1

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
.preheader.preheader:0  %indvar_flatten1 = phi i20 [ %indvar_flatten_next1, %._crit_edge6 ], [ 0, %2 ]

]]></node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.preheader:1  %i_1 = phi i10 [ %i_1_mid2, %._crit_edge6 ], [ 0, %2 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.preheader:2  %j_1 = phi i10 [ %j_3, %._crit_edge6 ], [ 0, %2 ]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:3  %exitcond_flatten1 = icmp eq i20 %indvar_flatten1, -48576

]]></node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:4  %indvar_flatten_next1 = add i20 %indvar_flatten1, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:5  br i1 %exitcond_flatten1, label %.loopexit, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:2  %exitcond1 = icmp eq i10 %j_1, -24

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader:3  %j_1_mid2 = select i1 %exitcond1, i10 0, i10 %j_1

]]></node>
<StgValue><ssdm name="j_1_mid2"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:4  %i_2 = add i10 %i_1, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader:5  %i_1_mid2 = select i1 %exitcond1, i10 %i_2, i10 %i_1

]]></node>
<StgValue><ssdm name="i_1_mid2"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="10">
<![CDATA[
.preheader:6  %i_1_cast4 = zext i10 %i_1_mid2 to i32

]]></node>
<StgValue><ssdm name="i_1_cast4"/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:8  %tmp_3 = icmp ult i32 %i_1_cast4, %mC_read

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="10">
<![CDATA[
.preheader:9  %j_1_cast2 = zext i10 %j_1_mid2 to i32

]]></node>
<StgValue><ssdm name="j_1_cast2"/></StgValue>
</operation>

<operation id="178" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:14  %tmp_12 = icmp ult i32 %j_1_cast2, %nC_read

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="179" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:15  %tmp_13 = and i1 %tmp_3, %tmp_12

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:16  br i1 %tmp_13, label %8, label %._crit_edge6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge6:1  %j_3 = add i10 %j_1_mid2, 1

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="182" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="20" op_0_bw="10">
<![CDATA[
.preheader:7  %i_1_cast4_cast = zext i10 %i_1_mid2 to i20

]]></node>
<StgValue><ssdm name="i_1_cast4_cast"/></StgValue>
</operation>

<operation id="183" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="20" op_0_bw="10">
<![CDATA[
.preheader:10  %j_1_cast2_cast = zext i10 %j_1_mid2 to i20

]]></node>
<StgValue><ssdm name="j_1_cast2_cast"/></StgValue>
</operation>

<operation id="184" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:0  %p_addr = mul i20 %i_1_cast4_cast, 1000

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="185" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %p_addr3 = add i20 %j_1_cast2_cast, %p_addr

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="186" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="64" op_0_bw="20">
<![CDATA[
:2  %tmp_14 = zext i20 %p_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="187" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayC_addr_1 = getelementptr [1000000 x i64]* %arrayC, i64 0, i64 %tmp_14

]]></node>
<StgValue><ssdm name="arrayC_addr_1"/></StgValue>
</operation>

<operation id="188" st_id="20" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="64" op_0_bw="20">
<![CDATA[
:4  %arrayC_load = load i64* %arrayC_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayC_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="189" st_id="21" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="64" op_0_bw="20">
<![CDATA[
:4  %arrayC_load = load i64* %arrayC_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayC_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="190" st_id="22" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="64" op_0_bw="20">
<![CDATA[
:4  %arrayC_load = load i64* %arrayC_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayC_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="191" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @str2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000) nounwind

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader:11  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader:12  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="195" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="23" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="64" op_0_bw="20">
<![CDATA[
:4  %arrayC_load = load i64* %arrayC_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayC_load"/></StgValue>
</operation>

<operation id="197" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_fifo.i64P(i64* %C, i64 %arrayC_load) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge6:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_11) nounwind

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="200" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6:2  br label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="201" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
