// Seed: 300727902
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    input tri1 id_4,
    output supply0 id_5,
    output wand id_6,
    input uwire id_7,
    output wor id_8,
    output uwire id_9,
    input supply1 id_10,
    input tri1 id_11,
    input tri1 id_12,
    output tri id_13,
    input supply0 id_14,
    output tri0 id_15
);
  wire id_17;
  wire [-1 : 1 'b0] id_18;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    inout tri0 id_1,
    input uwire id_2,
    output tri0 id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply0 id_6
);
  logic [1 : 1] id_8;
  ;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_5,
      id_0,
      id_6,
      id_1,
      id_1,
      id_6,
      id_3,
      id_3,
      id_0,
      id_5,
      id_5,
      id_3,
      id_2,
      id_3
  );
endmodule
