// Seed: 1500227154
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout logic [7:0] id_6;
  input wire _id_5;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_1,
      id_7,
      id_1,
      id_7,
      id_2
  );
  output wire id_4;
  output wire id_3;
  output supply0 id_2;
  inout supply1 id_1;
  integer id_9[id_5 : 1];
  assign id_6[1'b0] = id_6;
  assign id_2 = 1'b0;
  assign id_3.id_9 = id_1;
  assign id_1 = id_9;
  localparam id_10 = (1);
  reg id_11[-1 : (  1 'd0 )];
  assign id_1 = -1;
  initial id_11 <= 1'b0;
endmodule
