{
  "design": {
    "design_info": {
      "boundary_crc": "0xD38FDD820AB90D14",
      "design_src": "C:/gitaar_effect/Gitaar_effect_delay/Gitaar_effect_delay.gen/sources_1/bd/Delay_pedal/bd/delay_channel_1_inst_0/delay_channel_1_inst_0.bd",
      "device": "xc7a100tcsg324-1",
      "name": "delay_channel_1_inst_2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "variant": "true"
    },
    "design_tree": {
      "delay": {
        "blk_mem_gen_0": "",
        "xlconstant_0": "",
        "feedback_0": "",
        "c_addsub_0": "",
        "delay_mem_driver_0": ""
      },
      "filter_stage": {
        "Audio_to_axis_0": "",
        "fir_compiler_0": "",
        "fir_resizer_0": "",
        "fir_compiler_1": "",
        "fir_resizer_1": ""
      }
    },
    "ports": {
      "delay_0": {
        "direction": "O",
        "left": "23",
        "right": "0"
      },
      "mix_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "delay_sample_0": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "ws_in_0": {
        "direction": "I",
        "parameters": {
          "PHASE": {
            "value": "180",
            "value_src": "strong"
          },
          "PortType": {
            "value": "clk",
            "value_src": "strong"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "strong"
          }
        }
      },
      "audio_in_0": {
        "direction": "I",
        "left": "23",
        "right": "0"
      },
      "aclk_0": {
        "direction": "I",
        "parameters": {
          "PHASE": {
            "value": "180",
            "value_src": "strong"
          },
          "PortType": {
            "value": "clk",
            "value_src": "strong"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "strong"
          }
        }
      }
    },
    "components": {
      "delay": {
        "ports": {
          "aclk": {
            "direction": "I"
          },
          "audio_in": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "ws_in": {
            "direction": "I"
          },
          "delay_sample": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "delay": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "mix": {
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        },
        "components": {
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "delay_channel_1_inst_2_blk_mem_gen_0_0",
            "xci_path": "ip\\delay_channel_1_inst_2_blk_mem_gen_0_0\\delay_channel_1_inst_2_blk_mem_gen_0_0.xci",
            "inst_hier_path": "delay/blk_mem_gen_0",
            "parameters": {
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Read_Width_A": {
                "value": "24"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTA_Pin": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "65536"
              },
              "Write_Width_A": {
                "value": "24"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "delay_channel_1_inst_2_xlconstant_0_0",
            "xci_path": "ip\\delay_channel_1_inst_2_xlconstant_0_0\\delay_channel_1_inst_2_xlconstant_0_0.xci",
            "inst_hier_path": "delay/xlconstant_0"
          },
          "feedback_0": {
            "vlnv": "xilinx.com:module_ref:feedback:1.0",
            "xci_name": "delay_channel_1_inst_2_feedback_0_0",
            "xci_path": "ip\\delay_channel_1_inst_2_feedback_0_0\\delay_channel_1_inst_2_feedback_0_0.xci",
            "inst_hier_path": "delay/feedback_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "feedback",
              "boundary_crc": "0x0"
            },
            "ports": {
              "audio_in": {
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "audio_out": {
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "mix": {
                "direction": "I",
                "left": "7",
                "right": "0"
              }
            }
          },
          "c_addsub_0": {
            "vlnv": "xilinx.com:ip:c_addsub:12.0",
            "xci_name": "delay_channel_1_inst_2_c_addsub_0_0",
            "xci_path": "ip\\delay_channel_1_inst_2_c_addsub_0_0\\delay_channel_1_inst_2_c_addsub_0_0.xci",
            "inst_hier_path": "delay/c_addsub_0",
            "parameters": {
              "A_Type": {
                "value": "Signed"
              },
              "A_Width": {
                "value": "24"
              },
              "B_Type": {
                "value": "Signed"
              },
              "B_Value": {
                "value": "000000000000000000000000"
              },
              "B_Width": {
                "value": "24"
              },
              "CE": {
                "value": "false"
              },
              "Latency": {
                "value": "0"
              },
              "Out_Width": {
                "value": "24"
              }
            }
          },
          "delay_mem_driver_0": {
            "vlnv": "xilinx.com:module_ref:delay_mem_driver:1.0",
            "xci_name": "delay_channel_1_inst_2_delay_mem_driver_0_0",
            "xci_path": "ip\\delay_channel_1_inst_2_delay_mem_driver_0_0\\delay_channel_1_inst_2_delay_mem_driver_0_0.xci",
            "inst_hier_path": "delay/delay_mem_driver_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "delay_mem_driver",
              "boundary_crc": "0x0"
            },
            "ports": {
              "ws_in": {
                "direction": "I",
                "parameters": {
                  "PortType": {
                    "value": "clk",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "180",
                    "value_src": "ip_prop"
                  }
                }
              },
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "PHASE": {
                    "value": "180",
                    "value_src": "ip_prop"
                  }
                }
              },
              "write_enable": {
                "direction": "O"
              },
              "audio_in": {
                "direction": "I",
                "left": "23",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 24}",
                    "value_src": "ip_prop"
                  }
                }
              },
              "adress_out": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "data_write": {
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "data_read": {
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "delay": {
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "delay_sample": {
                "direction": "I",
                "left": "15",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "Mem_chorus_driver_0_delay": {
            "ports": [
              "delay_mem_driver_0/delay",
              "delay",
              "feedback_0/audio_in"
            ]
          },
          "Net": {
            "ports": [
              "aclk",
              "blk_mem_gen_0/clka",
              "delay_mem_driver_0/aclk"
            ]
          },
          "audio_in_1": {
            "ports": [
              "audio_in",
              "c_addsub_0/A"
            ]
          },
          "blk_mem_gen_0_douta": {
            "ports": [
              "blk_mem_gen_0/douta",
              "delay_mem_driver_0/data_read"
            ]
          },
          "c_addsub_0_S": {
            "ports": [
              "c_addsub_0/S",
              "delay_mem_driver_0/audio_in"
            ]
          },
          "delay_mem_driver_0_adress_out": {
            "ports": [
              "delay_mem_driver_0/adress_out",
              "blk_mem_gen_0/addra"
            ]
          },
          "delay_mem_driver_0_data_write": {
            "ports": [
              "delay_mem_driver_0/data_write",
              "blk_mem_gen_0/dina"
            ]
          },
          "delay_mem_driver_0_write_enable": {
            "ports": [
              "delay_mem_driver_0/write_enable",
              "blk_mem_gen_0/wea"
            ]
          },
          "delay_sample_1": {
            "ports": [
              "delay_sample",
              "delay_mem_driver_0/delay_sample"
            ]
          },
          "feedback_0_audio_out": {
            "ports": [
              "feedback_0/audio_out",
              "c_addsub_0/B"
            ]
          },
          "mix_1": {
            "ports": [
              "mix",
              "feedback_0/mix"
            ]
          },
          "ws_in_1": {
            "ports": [
              "ws_in",
              "delay_mem_driver_0/ws_in"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "blk_mem_gen_0/ena"
            ]
          }
        }
      },
      "filter_stage": {
        "ports": {
          "audio_in": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "ws_in": {
            "direction": "I"
          },
          "aclk": {
            "direction": "I"
          },
          "output_audio": {
            "direction": "O",
            "left": "23",
            "right": "0"
          }
        },
        "components": {
          "Audio_to_axis_0": {
            "vlnv": "xilinx.com:module_ref:Audio_to_axis:1.0",
            "xci_name": "delay_channel_1_inst_2_Audio_to_axis_0_0",
            "xci_path": "ip\\delay_channel_1_inst_2_Audio_to_axis_0_0\\delay_channel_1_inst_2_Audio_to_axis_0_0.xci",
            "inst_hier_path": "filter_stage/Audio_to_axis_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Audio_to_axis",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis_data": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "11289000"
                  },
                  "PHASE": {
                    "value": "180",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_data_tdata",
                    "direction": "O",
                    "left": "23",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_data_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_data_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "audio_in": {
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "ws_in": {
                "direction": "I",
                "parameters": {
                  "PortType": {
                    "value": "clk",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "180",
                    "value_src": "ip_prop"
                  }
                }
              },
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis_data",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "11289000"
                  },
                  "PHASE": {
                    "value": "180",
                    "value_src": "ip_prop"
                  }
                }
              }
            }
          },
          "fir_compiler_0": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "delay_channel_1_inst_2_fir_compiler_0_0",
            "xci_path": "ip\\delay_channel_1_inst_2_fir_compiler_0_0\\delay_channel_1_inst_2_fir_compiler_0_0.xci",
            "inst_hier_path": "filter_stage/fir_compiler_0",
            "parameters": {
              "Clock_Frequency": {
                "value": "11.29"
              },
              "CoefficientSource": {
                "value": "COE_File"
              },
              "Coefficient_File": {
                "value": "../../../../../../../../Gitaar_effect_delay.srcs/lowpass.coe"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "Data_Width": {
                "value": "24"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Output_Rounding_Mode": {
                "value": "Truncate_LSBs"
              },
              "Output_Width": {
                "value": "26"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "Sample_Frequency": {
                "value": "0.044"
              }
            }
          },
          "fir_resizer_0": {
            "vlnv": "xilinx.com:module_ref:fir_resizer:1.0",
            "xci_name": "delay_channel_1_inst_2_fir_resizer_0_0",
            "xci_path": "ip\\delay_channel_1_inst_2_fir_resizer_0_0\\delay_channel_1_inst_2_fir_resizer_0_0.xci",
            "inst_hier_path": "filter_stage/fir_resizer_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "fir_resizer",
              "boundary_crc": "0x0"
            },
            "ports": {
              "input_audio": {
                "direction": "I",
                "left": "25",
                "right": "0"
              },
              "output_audio": {
                "direction": "O",
                "left": "23",
                "right": "0"
              }
            }
          },
          "fir_compiler_1": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "delay_channel_1_inst_2_fir_compiler_1_0",
            "xci_path": "ip\\delay_channel_1_inst_2_fir_compiler_1_0\\delay_channel_1_inst_2_fir_compiler_1_0.xci",
            "inst_hier_path": "filter_stage/fir_compiler_1",
            "parameters": {
              "Clock_Frequency": {
                "value": "11.29"
              },
              "CoefficientSource": {
                "value": "COE_File"
              },
              "Coefficient_File": {
                "value": "../../../../../../../../Gitaar_effect_delay.srcs/highpass.coe"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Output_Rounding_Mode": {
                "value": "Truncate_LSBs"
              },
              "Output_Width": {
                "value": "26"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "Sample_Frequency": {
                "value": "0.044"
              }
            }
          },
          "fir_resizer_1": {
            "vlnv": "xilinx.com:module_ref:fir_resizer:1.0",
            "xci_name": "delay_channel_1_inst_2_fir_resizer_1_0",
            "xci_path": "ip\\delay_channel_1_inst_2_fir_resizer_1_0\\delay_channel_1_inst_2_fir_resizer_1_0.xci",
            "inst_hier_path": "filter_stage/fir_resizer_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "fir_resizer",
              "boundary_crc": "0x0"
            },
            "ports": {
              "input_audio": {
                "direction": "I",
                "left": "25",
                "right": "0"
              },
              "output_audio": {
                "direction": "O",
                "left": "23",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "Audio_to_axis_0_m_axis_data": {
            "interface_ports": [
              "Audio_to_axis_0/m_axis_data",
              "fir_compiler_0/S_AXIS_DATA"
            ]
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "Audio_to_axis_0/aclk",
              "fir_compiler_1/aclk",
              "fir_compiler_0/aclk"
            ]
          },
          "audio_in_1": {
            "ports": [
              "audio_in",
              "Audio_to_axis_0/audio_in"
            ]
          },
          "fir_compiler_0_m_axis_data_tdata": {
            "ports": [
              "fir_compiler_0/m_axis_data_tdata",
              "fir_resizer_0/input_audio"
            ]
          },
          "fir_compiler_0_m_axis_data_tvalid": {
            "ports": [
              "fir_compiler_0/m_axis_data_tvalid",
              "fir_compiler_1/s_axis_data_tvalid"
            ]
          },
          "fir_compiler_1_m_axis_data_tdata": {
            "ports": [
              "fir_compiler_1/m_axis_data_tdata",
              "fir_resizer_1/input_audio"
            ]
          },
          "fir_resizer_0_output_audio": {
            "ports": [
              "fir_resizer_0/output_audio",
              "fir_compiler_1/s_axis_data_tdata"
            ]
          },
          "fir_resizer_1_output_audio": {
            "ports": [
              "fir_resizer_1/output_audio",
              "output_audio"
            ]
          },
          "ws_in_1": {
            "ports": [
              "ws_in",
              "Audio_to_axis_0/ws_in"
            ]
          }
        }
      }
    },
    "nets": {
      "aclk_0_1": {
        "ports": [
          "aclk_0",
          "filter_stage/aclk",
          "delay/aclk"
        ]
      },
      "audio_in_0_1": {
        "ports": [
          "audio_in_0",
          "filter_stage/audio_in"
        ]
      },
      "delay_delay": {
        "ports": [
          "delay/delay",
          "delay_0"
        ]
      },
      "delay_sample_0_1": {
        "ports": [
          "delay_sample_0",
          "delay/delay_sample"
        ]
      },
      "filter_stage_output_audio": {
        "ports": [
          "filter_stage/output_audio",
          "delay/audio_in"
        ]
      },
      "mix_0_1": {
        "ports": [
          "mix_0",
          "delay/mix"
        ]
      },
      "ws_in_0_1": {
        "ports": [
          "ws_in_0",
          "filter_stage/ws_in",
          "delay/ws_in"
        ]
      }
    }
  }
}