<dec f='llvm/llvm/lib/Target/Mips/MipsISelLowering.h' l='320' type='llvm::MVT llvm::MipsTargetLowering::getRegisterTypeForCallingConv(llvm::LLVMContext &amp; Context, CallingConv::ID CC, llvm::EVT VT) const'/>
<doc f='llvm/llvm/lib/Target/Mips/MipsISelLowering.h' l='318'>/// Return the register type for a given MVT, ensuring vectors are treated
    /// as a series of gpr sized integers.</doc>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='71' u='c' c='_ZN4llvm16MipsCallLowering11MipsHandler6handleENS_8ArrayRefINS_11CCValAssignEEENS2_INS_12CallLowering7ArgInfoEEE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='636' u='c' c='_ZNK4llvm16MipsCallLowering30subTargetRegTypeForCallingConvERKNS_8FunctionENS_8ArrayRefINS_12CallLowering7ArgInfoEEENS4_IjEERNS_15SmallVectorImplIT_EE'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1314' c='_ZNK4llvm18TargetLoweringBase29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<def f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='140' ll='151' type='llvm::MVT llvm::MipsTargetLowering::getRegisterTypeForCallingConv(llvm::LLVMContext &amp; Context, CallingConv::ID CC, llvm::EVT VT) const'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='166' u='c' c='_ZNK4llvm18MipsTargetLowering36getVectorTypeBreakdownForCallingConvERNS_11LLVMContextEjNS_3EVTERS3_RjRNS_3MVTE'/>
<doc f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='138'>// The MIPS MSA ABI passes vector arguments in the integer register set.
// The number of integer registers used is dependant on the ABI used.</doc>
