INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/318d/hdl/verilog/fifo_w16_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/318d/hdl/verilog/fifo_w16_d256_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d256_A
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/318d/hdl/verilog/fifo_w16_d512_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d512_A
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/318d/hdl/verilog/hls_real2xfft_muleOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_muleOg_DSP48_0
INFO: [VRFC 10-311] analyzing module hls_real2xfft_muleOg
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/318d/hdl/verilog/Loop_real2xfft_outpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_real2xfft_outpu
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/318d/hdl/verilog/Loop_sliding_win_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_sliding_win_bkb_core
INFO: [VRFC 10-311] analyzing module Loop_sliding_win_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/318d/hdl/verilog/Loop_sliding_win_del.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_sliding_win_del
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/318d/hdl/verilog/Loop_sliding_win_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_sliding_win_out
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/318d/hdl/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/318d/hdl/verilog/start_for_Loop_rehbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Loop_rehbi_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Loop_rehbi
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/318d/hdl/verilog/start_for_Loop_slfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Loop_slfYi_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Loop_slfYi
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/318d/hdl/verilog/start_for_window_g8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_window_g8j_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_window_g8j
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/318d/hdl/verilog/window_fn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_fn
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/318d/hdl/verilog/window_fn_coeff_tcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_fn_coeff_tcud_rom
INFO: [VRFC 10-311] analyzing module window_fn_coeff_tcud
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/318d/hdl/verilog/window_fn_coeff_tdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_fn_coeff_tdEe_rom
INFO: [VRFC 10-311] analyzing module window_fn_coeff_tdEe
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/318d/hdl/verilog/hls_real2xfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.ip_user_files/bd/fft_bd/ip/fft_bd_hls_real2xfft_0_0/sim/fft_bd_hls_real2xfft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_bd_hls_real2xfft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/620a/hdl/verilog/hls_xfft2real_desg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_desg8j
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/620a/hdl/verilog/hls_xfft2real_desg8j_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_desg8j_memcore_ram
INFO: [VRFC 10-311] analyzing module hls_xfft2real_desg8j_memcore
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/620a/hdl/verilog/hls_xfft2real_maceOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_maceOg_DSP48_1
INFO: [VRFC 10-311] analyzing module hls_xfft2real_maceOg
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/620a/hdl/verilog/hls_xfft2real_macfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_macfYi_DSP48_2
INFO: [VRFC 10-311] analyzing module hls_xfft2real_macfYi
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/620a/hdl/verilog/hls_xfft2real_muldEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real_muldEe_DSP48_0
INFO: [VRFC 10-311] analyzing module hls_xfft2real_muldEe
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/620a/hdl/verilog/Loop_realfft_be_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_realfft_be_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/620a/hdl/verilog/Loop_realfft_be_dbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_realfft_be_dbkb_rom
INFO: [VRFC 10-311] analyzing module Loop_realfft_be_dbkb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/620a/hdl/verilog/Loop_realfft_be_dcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_realfft_be_dcud_rom
INFO: [VRFC 10-311] analyzing module Loop_realfft_be_dcud
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/620a/hdl/verilog/Loop_realfft_be_desc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_realfft_be_desc
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/620a/hdl/verilog/hls_xfft2real.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_xfft2real
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.ip_user_files/bd/fft_bd/ip/fft_bd_hls_xfft2real_0_0/sim/fft_bd_hls_xfft2real_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_bd_hls_xfft2real_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.ip_user_files/bd/fft_bd/ip/fft_bd_xlconstant_0_0/sim/fft_bd_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_bd_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.ip_user_files/bd/fft_bd/sim/fft_bd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_bd
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/hdl/fft_bd_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_bd_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sim_1/imports/verilog_tb/realfft_rtl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module realfft_rtl_tb
