

================================================================
== Vivado HLS Report for 'calcHaarPattern_x_y'
================================================================
* Date:           Thu Aug 27 17:06:05 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS_SURF_Simplified
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.153|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   28|   28|   28|   28|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                      |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- calcHaarPattern_kn  |   27|   27|         9|          -|          -|     3|    no    |
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      1|       0|   4020|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     21|
|Register         |        -|      -|     483|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     483|   4041|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |surf_Simplified_mbkb_U22  |surf_Simplified_mbkb  |  i0 * i1  |
    |surf_Simplified_mbkb_U23  |surf_Simplified_mbkb  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |r_V_s_fu_926_p2        |     *    |      1|  0|   21|          32|          32|
    |Hi_assign_3_fu_634_p2  |     +    |      0|  0|   27|          27|           2|
    |Hi_assign_fu_461_p2    |     +    |      0|  0|   27|          27|           2|
    |d_V_fu_930_p2          |     +    |      0|  0|   32|          32|          32|
    |kn_1_fu_283_p2         |     +    |      0|  0|    3|           2|           1|
    |ret_V_2_fu_335_p2      |     +    |      0|  0|   22|          22|           1|
    |ret_V_4_fu_418_p2      |     +    |      0|  0|   22|          22|           1|
    |ret_V_6_fu_508_p2      |     +    |      0|  0|   22|          22|           1|
    |ret_V_8_fu_591_p2      |     +    |      0|  0|   22|          22|           1|
    |tmp_113_fu_384_p2      |     +    |      0|  0|   16|          16|          16|
    |tmp_11_fu_875_p2       |     +    |      0|  0|   16|          16|          16|
    |tmp_12_fu_884_p2       |     +    |      0|  0|   16|          16|          16|
    |tmp_142_fu_557_p2      |     +    |      0|  0|   16|          16|          16|
    |tmp_14_fu_617_p2       |     +    |      0|  0|   23|          23|          23|
    |tmp_16_fu_640_p2       |     +    |      0|  0|   23|          23|          23|
    |tmp_1_fu_267_p2        |     +    |      0|  0|    7|           7|           1|
    |tmp_21_fu_893_p2       |     +    |      0|  0|   16|          16|          16|
    |tmp_22_fu_897_p2       |     +    |      0|  0|   16|          16|          16|
    |tmp_3_fu_293_p2        |     +    |      0|  0|    7|           5|           5|
    |tmp_6_fu_444_p2        |     +    |      0|  0|   23|          23|          23|
    |tmp_9_fu_467_p2        |     +    |      0|  0|   23|          23|          23|
    |tmp_V_fu_920_p2        |     +    |      0|  0|   32|          32|          32|
    |tmp_121_fu_689_p2      |     -    |      0|  0|    8|           8|           8|
    |tmp_122_fu_694_p2      |     -    |      0|  0|    8|           8|           8|
    |tmp_123_fu_700_p2      |     -    |      0|  0|    8|           8|           8|
    |tmp_127_fu_728_p2      |     -    |      0|  0|    8|           8|           8|
    |tmp_150_fu_800_p2      |     -    |      0|  0|    8|           8|           8|
    |tmp_151_fu_805_p2      |     -    |      0|  0|    8|           8|           8|
    |tmp_152_fu_811_p2      |     -    |      0|  0|    8|           8|           8|
    |tmp_156_fu_839_p2      |     -    |      0|  0|    8|           8|           8|
    |tmp_18_fu_909_p2       |     -    |      0|  0|   32|          32|          32|
    |tmp_19_fu_915_p2       |     -    |      0|  0|   32|          32|          32|
    |tmp_s_fu_253_p2        |     -    |      0|  0|    7|           5|           5|
    |p_Result_5_fu_754_p2   |    and   |      0|  0|  176|         176|         176|
    |p_Result_8_fu_865_p2   |    and   |      0|  0|  176|         176|         176|
    |exitcond_fu_277_p2     |   icmp   |      0|  0|    1|           2|           2|
    |tmp_10_fu_502_p2       |   icmp   |      0|  0|    5|          10|           1|
    |tmp_117_fu_667_p2      |   icmp   |      0|  0|   12|          32|          32|
    |tmp_13_fu_585_p2       |   icmp   |      0|  0|    5|          10|           1|
    |tmp_146_fu_778_p2      |   icmp   |      0|  0|   12|          32|          32|
    |tmp_2_fu_329_p2        |   icmp   |      0|  0|    5|          10|           1|
    |tmp_5_fu_412_p2        |   icmp   |      0|  0|    5|          10|           1|
    |tmp_130_fu_742_p2      |   lshr   |      0|  0|  630|         176|         176|
    |tmp_131_fu_748_p2      |   lshr   |      0|  0|  630|           2|         176|
    |tmp_159_fu_853_p2      |   lshr   |      0|  0|  630|         176|         176|
    |tmp_160_fu_859_p2      |   lshr   |      0|  0|  630|           2|         176|
    |p_1_fu_424_p3          |  select  |      0|  0|   22|           1|          22|
    |p_2_fu_432_p3          |  select  |      0|  0|   22|           1|          22|
    |p_3_fu_597_p3          |  select  |      0|  0|   22|           1|          22|
    |p_4_fu_605_p3          |  select  |      0|  0|   22|           1|          22|
    |tmp_110_fu_358_p3      |  select  |      0|  0|   16|           1|          16|
    |tmp_112_fu_376_p3      |  select  |      0|  0|   16|           1|          16|
    |tmp_124_fu_705_p3      |  select  |      0|  0|    8|           1|           8|
    |tmp_125_fu_713_p3      |  select  |      0|  0|  176|           1|         176|
    |tmp_126_fu_720_p3      |  select  |      0|  0|    8|           1|           8|
    |tmp_139_fu_531_p3      |  select  |      0|  0|   16|           1|          16|
    |tmp_141_fu_549_p3      |  select  |      0|  0|   16|           1|          16|
    |tmp_153_fu_816_p3      |  select  |      0|  0|    8|           1|           8|
    |tmp_154_fu_824_p3      |  select  |      0|  0|  176|           1|         176|
    |tmp_155_fu_831_p3      |  select  |      0|  0|    8|           1|           8|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      1|  0| 4020|        1401|        2094|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   6|         11|    1|         11|
    |ap_return          |   3|          2|   32|         64|
    |kn_reg_226         |   3|          2|    2|          4|
    |p_Val2_16_reg_214  |   3|          2|   32|         64|
    |sumBuf_address0    |   3|          3|   15|         45|
    |sumBuf_address1    |   3|          3|   15|         45|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  21|         23|   97|        233|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |Hi_assign_3_reg_1044   |  24|   0|   27|          3|
    |Hi_assign_reg_1017     |  24|   0|   27|          3|
    |ap_CS_fsm              |  10|   0|   10|          0|
    |ap_return_preg         |  32|   0|   32|          0|
    |box_4_V_load_reg_1065  |  32|   0|   32|          0|
    |kn_1_reg_981           |   2|   0|    2|          0|
    |kn_reg_226             |   2|   0|    2|          0|
    |p_Val2_16_reg_214      |  32|   0|   32|          0|
    |r_V_s_reg_1126         |  32|   0|   32|          0|
    |tmp_113_reg_1011       |  16|   0|   16|          0|
    |tmp_116_reg_1027       |   5|   0|    5|          0|
    |tmp_119_reg_1032       |   5|   0|    8|          3|
    |tmp_133_reg_1070       |  16|   0|   16|          0|
    |tmp_142_reg_1038       |  16|   0|   16|          0|
    |tmp_145_reg_1054       |   5|   0|    5|          0|
    |tmp_148_reg_1059       |   5|   0|    8|          3|
    |tmp_162_reg_1075       |  16|   0|   16|          0|
    |tmp_16_reg_1049        |  23|   0|   23|          0|
    |tmp_18_reg_1116        |  32|   0|   32|          0|
    |tmp_21_reg_1096        |  16|   0|   16|          0|
    |tmp_22_cast_reg_972    |  23|   0|   23|          0|
    |tmp_22_reg_1101        |  16|   0|   16|          0|
    |tmp_8_reg_1080         |  16|   0|   16|          0|
    |tmp_9_reg_1022         |  23|   0|   23|          0|
    |tmp_V_reg_1121         |  32|   0|   32|          0|
    |tmp_cast1_reg_966      |  23|   0|   23|          0|
    |tmp_s_reg_961          |   5|   0|    5|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 483|   0|  495|         12|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------+-----+-----+------------+---------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | calcHaarPattern_x_y | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | calcHaarPattern_x_y | return value |
|ap_start          |  in |    1| ap_ctrl_hs | calcHaarPattern_x_y | return value |
|ap_done           | out |    1| ap_ctrl_hs | calcHaarPattern_x_y | return value |
|ap_idle           | out |    1| ap_ctrl_hs | calcHaarPattern_x_y | return value |
|ap_ready          | out |    1| ap_ctrl_hs | calcHaarPattern_x_y | return value |
|ap_return         | out |   32| ap_ctrl_hs | calcHaarPattern_x_y | return value |
|sumBuf_address0   | out |   15|  ap_memory |        sumBuf       |     array    |
|sumBuf_ce0        | out |    1|  ap_memory |        sumBuf       |     array    |
|sumBuf_q0         |  in |   32|  ap_memory |        sumBuf       |     array    |
|sumBuf_address1   | out |   15|  ap_memory |        sumBuf       |     array    |
|sumBuf_ce1        | out |    1|  ap_memory |        sumBuf       |     array    |
|sumBuf_q1         |  in |   32|  ap_memory |        sumBuf       |     array    |
|box_0_V_address0  | out |    4|  ap_memory |       box_0_V       |     array    |
|box_0_V_ce0       | out |    1|  ap_memory |       box_0_V       |     array    |
|box_0_V_q0        |  in |   32|  ap_memory |       box_0_V       |     array    |
|box_1_V_address0  | out |    4|  ap_memory |       box_1_V       |     array    |
|box_1_V_ce0       | out |    1|  ap_memory |       box_1_V       |     array    |
|box_1_V_q0        |  in |   32|  ap_memory |       box_1_V       |     array    |
|box_2_V_address0  | out |    4|  ap_memory |       box_2_V       |     array    |
|box_2_V_ce0       | out |    1|  ap_memory |       box_2_V       |     array    |
|box_2_V_q0        |  in |   32|  ap_memory |       box_2_V       |     array    |
|box_3_V_address0  | out |    4|  ap_memory |       box_3_V       |     array    |
|box_3_V_ce0       | out |    1|  ap_memory |       box_3_V       |     array    |
|box_3_V_q0        |  in |   32|  ap_memory |       box_3_V       |     array    |
|box_4_V_address0  | out |    4|  ap_memory |       box_4_V       |     array    |
|box_4_V_ce0       | out |    1|  ap_memory |       box_4_V       |     array    |
|box_4_V_q0        |  in |   32|  ap_memory |       box_4_V       |     array    |
|box_V_offset      |  in |    2|   ap_none  |     box_V_offset    |    scalar    |
|sumBufIndex_V     |  in |  176|   ap_none  |    sumBufIndex_V    |    scalar    |
|rOffset           |  in |    6|   ap_none  |       rOffset       |    scalar    |
|cOffset           |  in |   11|   ap_none  |       cOffset       |    scalar    |
+------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.28>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cOffset_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %cOffset)"   --->   Operation 11 'read' 'cOffset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rOffset_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %rOffset)"   --->   Operation 12 'read' 'rOffset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sumBufIndex_V_read = call i176 @_ssdm_op_Read.ap_auto.i176(i176 %sumBufIndex_V)"   --->   Operation 13 'read' 'sumBufIndex_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%box_V_offset_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %box_V_offset)"   --->   Operation 14 'read' 'box_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%box_V_offset_cast_ca = zext i2 %box_V_offset_read to i5"   --->   Operation 15 'zext' 'box_V_offset_cast_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %box_V_offset_read, i2 0)"   --->   Operation 16 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %tmp to i5" [mSURF.cpp:108]   --->   Operation 17 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.99ns)   --->   "%tmp_s = sub i5 %p_shl_cast, %box_V_offset_cast_ca" [mSURF.cpp:108]   --->   Operation 18 'sub' 'tmp_s' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_cast1 = sext i6 %rOffset_read to i23" [mSURF.cpp:107]   --->   Operation 19 'sext' 'tmp_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_cast = sext i6 %rOffset_read to i7" [mSURF.cpp:107]   --->   Operation 20 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.28ns)   --->   "%tmp_1 = add i7 %tmp_cast, 1" [mSURF.cpp:107]   --->   Operation 21 'add' 'tmp_1' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i7 %tmp_1 to i23" [mSURF.cpp:107]   --->   Operation 22 'sext' 'tmp_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "br label %0" [mSURF.cpp:104]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_16 = phi i32 [ 0, %_ZN8ap_fixedILi32ELi22EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %d_V, %_ifconv ]"   --->   Operation 24 'phi' 'p_Val2_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%kn = phi i2 [ 0, %_ZN8ap_fixedILi32ELi22EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %kn_1, %_ifconv ]"   --->   Operation 25 'phi' 'kn' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.50ns)   --->   "%exitcond = icmp eq i2 %kn, -1" [mSURF.cpp:104]   --->   Operation 26 'icmp' 'exitcond' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 27 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.63ns)   --->   "%kn_1 = add i2 %kn, 1" [mSURF.cpp:104]   --->   Operation 28 'add' 'kn_1' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %1, label %_ifconv" [mSURF.cpp:104]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_cast_41 = zext i2 %kn to i5" [mSURF.cpp:108]   --->   Operation 30 'zext' 'tmp_cast_41' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.02ns)   --->   "%tmp_3 = add i5 %tmp_s, %tmp_cast_41" [mSURF.cpp:108]   --->   Operation 31 'add' 'tmp_3' <Predicate = (!exitcond)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_73_cast = sext i5 %tmp_3 to i64" [mSURF.cpp:108]   --->   Operation 32 'sext' 'tmp_73_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%box_0_V_addr = getelementptr [9 x i32]* %box_0_V, i64 0, i64 %tmp_73_cast" [mSURF.cpp:108]   --->   Operation 33 'getelementptr' 'box_0_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%box_1_V_addr = getelementptr [9 x i32]* %box_1_V, i64 0, i64 %tmp_73_cast" [mSURF.cpp:109]   --->   Operation 34 'getelementptr' 'box_1_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%box_2_V_addr = getelementptr [9 x i32]* %box_2_V, i64 0, i64 %tmp_73_cast" [mSURF.cpp:107]   --->   Operation 35 'getelementptr' 'box_2_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%box_3_V_addr = getelementptr [9 x i32]* %box_3_V, i64 0, i64 %tmp_73_cast" [mSURF.cpp:107]   --->   Operation 36 'getelementptr' 'box_3_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%box_4_V_addr = getelementptr [9 x i32]* %box_4_V, i64 0, i64 %tmp_73_cast" [mSURF.cpp:110]   --->   Operation 37 'getelementptr' 'box_4_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.75ns)   --->   "%p_Val2_s = load i32* %box_2_V_addr, align 4" [mSURF.cpp:107]   --->   Operation 38 'load' 'p_Val2_s' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_2 : Operation 39 [2/2] (1.75ns)   --->   "%p_Val2_13 = load i32* %box_3_V_addr, align 4" [mSURF.cpp:107]   --->   Operation 39 'load' 'p_Val2_13' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_2 : Operation 40 [2/2] (1.75ns)   --->   "%p_Val2_14 = load i32* %box_0_V_addr, align 4" [mSURF.cpp:108]   --->   Operation 40 'load' 'p_Val2_14' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_2 : Operation 41 [2/2] (1.75ns)   --->   "%p_Val2_15 = load i32* %box_1_V_addr, align 4" [mSURF.cpp:109]   --->   Operation 41 'load' 'p_Val2_15' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_2 : Operation 42 [2/2] (1.75ns)   --->   "%box_4_V_load = load i32* %box_4_V_addr, align 4" [mSURF.cpp:110]   --->   Operation 42 'load' 'box_4_V_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "ret i32 %p_Val2_16" [mSURF.cpp:113]   --->   Operation 43 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.94>
ST_3 : Operation 44 [1/2] (1.75ns)   --->   "%p_Val2_s = load i32* %box_2_V_addr, align 4" [mSURF.cpp:107]   --->   Operation 44 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%ret_V = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_s, i32 10, i32 31)" [mSURF.cpp:107]   --->   Operation 45 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_113)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [mSURF.cpp:107]   --->   Operation 46 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_106 = trunc i32 %p_Val2_s to i10" [mSURF.cpp:107]   --->   Operation 47 'trunc' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.94ns)   --->   "%tmp_2 = icmp eq i10 %tmp_106, 0" [mSURF.cpp:107]   --->   Operation 48 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.63ns)   --->   "%ret_V_2 = add i22 %ret_V, 1" [mSURF.cpp:107]   --->   Operation 49 'add' 'ret_V_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tmp_113)   --->   "%tmp_107 = zext i11 %cOffset_read to i16" [mSURF.cpp:107]   --->   Operation 50 'zext' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tmp_113)   --->   "%tmp_108 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_s, i32 10, i32 25)" [mSURF.cpp:107]   --->   Operation 51 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node tmp_113)   --->   "%tmp_109 = trunc i22 %ret_V_2 to i16" [mSURF.cpp:107]   --->   Operation 52 'trunc' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node tmp_113)   --->   "%tmp_110 = select i1 %tmp_2, i16 %tmp_108, i16 %tmp_109" [mSURF.cpp:107]   --->   Operation 53 'select' 'tmp_110' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node tmp_113)   --->   "%tmp_111 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_s, i32 10, i32 25)" [mSURF.cpp:107]   --->   Operation 54 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node tmp_113)   --->   "%tmp_112 = select i1 %p_Result_s, i16 %tmp_110, i16 %tmp_111" [mSURF.cpp:107]   --->   Operation 55 'select' 'tmp_112' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.54ns) (out node of the LUT)   --->   "%tmp_113 = add i16 %tmp_107, %tmp_112" [mSURF.cpp:107]   --->   Operation 56 'add' 'tmp_113' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/2] (1.75ns)   --->   "%p_Val2_13 = load i32* %box_3_V_addr, align 4" [mSURF.cpp:107]   --->   Operation 57 'load' 'p_Val2_13' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%ret_V_3 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_13, i32 10, i32 31)" [mSURF.cpp:107]   --->   Operation 58 'partselect' 'ret_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_13, i32 31)" [mSURF.cpp:107]   --->   Operation 59 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_115 = trunc i32 %p_Val2_13 to i10" [mSURF.cpp:107]   --->   Operation 60 'trunc' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.94ns)   --->   "%tmp_5 = icmp eq i10 %tmp_115, 0" [mSURF.cpp:107]   --->   Operation 61 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.63ns)   --->   "%ret_V_4 = add i22 %ret_V_3, 1" [mSURF.cpp:107]   --->   Operation 62 'add' 'ret_V_4' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%p_1 = select i1 %tmp_5, i22 %ret_V_3, i22 %ret_V_4" [mSURF.cpp:107]   --->   Operation 63 'select' 'p_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.86ns) (out node of the LUT)   --->   "%p_2 = select i1 %p_Result_4, i22 %p_1, i22 %ret_V_3" [mSURF.cpp:107]   --->   Operation 64 'select' 'p_2' <Predicate = true> <Delay = 0.86> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i22 %p_2 to i23" [mSURF.cpp:107]   --->   Operation 65 'sext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.63ns)   --->   "%tmp_6 = add i23 %tmp_27_cast, %tmp_22_cast" [mSURF.cpp:107]   --->   Operation 66 'add' 'tmp_6' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_4 = call i26 @_ssdm_op_BitConcatenate.i26.i23.i3(i23 %tmp_6, i3 0)" [mSURF.cpp:107]   --->   Operation 67 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_8_cast = sext i26 %tmp_4 to i27" [mSURF.cpp:107]   --->   Operation 68 'sext' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.74ns)   --->   "%Hi_assign = add i27 %tmp_8_cast, -1" [mSURF.cpp:107]   --->   Operation 69 'add' 'Hi_assign' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.63ns)   --->   "%tmp_9 = add i23 %tmp_cast1, %tmp_27_cast" [mSURF.cpp:107]   --->   Operation 70 'add' 'tmp_9' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_116 = trunc i23 %tmp_9 to i5" [mSURF.cpp:107]   --->   Operation 71 'trunc' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_119 = trunc i27 %Hi_assign to i8" [mSURF.cpp:107]   --->   Operation 72 'trunc' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (1.75ns)   --->   "%p_Val2_14 = load i32* %box_0_V_addr, align 4" [mSURF.cpp:108]   --->   Operation 73 'load' 'p_Val2_14' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%ret_V_5 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_14, i32 10, i32 31)" [mSURF.cpp:108]   --->   Operation 74 'partselect' 'ret_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_142)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_14, i32 31)" [mSURF.cpp:108]   --->   Operation 75 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_135 = trunc i32 %p_Val2_14 to i10" [mSURF.cpp:108]   --->   Operation 76 'trunc' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.94ns)   --->   "%tmp_10 = icmp eq i10 %tmp_135, 0" [mSURF.cpp:108]   --->   Operation 77 'icmp' 'tmp_10' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (1.63ns)   --->   "%ret_V_6 = add i22 %ret_V_5, 1" [mSURF.cpp:108]   --->   Operation 78 'add' 'ret_V_6' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_142)   --->   "%tmp_136 = zext i11 %cOffset_read to i16" [mSURF.cpp:108]   --->   Operation 79 'zext' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_142)   --->   "%tmp_137 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_14, i32 10, i32 25)" [mSURF.cpp:108]   --->   Operation 80 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_142)   --->   "%tmp_138 = trunc i22 %ret_V_6 to i16" [mSURF.cpp:108]   --->   Operation 81 'trunc' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_142)   --->   "%tmp_139 = select i1 %tmp_10, i16 %tmp_137, i16 %tmp_138" [mSURF.cpp:108]   --->   Operation 82 'select' 'tmp_139' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp_142)   --->   "%tmp_140 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_14, i32 10, i32 25)" [mSURF.cpp:108]   --->   Operation 83 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_142)   --->   "%tmp_141 = select i1 %p_Result_6, i16 %tmp_139, i16 %tmp_140" [mSURF.cpp:108]   --->   Operation 84 'select' 'tmp_141' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.54ns) (out node of the LUT)   --->   "%tmp_142 = add i16 %tmp_136, %tmp_141" [mSURF.cpp:108]   --->   Operation 85 'add' 'tmp_142' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/2] (1.75ns)   --->   "%p_Val2_15 = load i32* %box_1_V_addr, align 4" [mSURF.cpp:109]   --->   Operation 86 'load' 'p_Val2_15' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%ret_V_7 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_15, i32 10, i32 31)" [mSURF.cpp:109]   --->   Operation 87 'partselect' 'ret_V_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node p_4)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_15, i32 31)" [mSURF.cpp:109]   --->   Operation 88 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_144 = trunc i32 %p_Val2_15 to i10" [mSURF.cpp:109]   --->   Operation 89 'trunc' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.94ns)   --->   "%tmp_13 = icmp eq i10 %tmp_144, 0" [mSURF.cpp:109]   --->   Operation 90 'icmp' 'tmp_13' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.63ns)   --->   "%ret_V_8 = add i22 %ret_V_7, 1" [mSURF.cpp:109]   --->   Operation 91 'add' 'ret_V_8' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_4)   --->   "%p_3 = select i1 %tmp_13, i22 %ret_V_7, i22 %ret_V_8" [mSURF.cpp:109]   --->   Operation 92 'select' 'p_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.86ns) (out node of the LUT)   --->   "%p_4 = select i1 %p_Result_7, i22 %p_3, i22 %ret_V_7" [mSURF.cpp:109]   --->   Operation 93 'select' 'p_4' <Predicate = true> <Delay = 0.86> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_53_cast = sext i22 %p_4 to i23" [mSURF.cpp:109]   --->   Operation 94 'sext' 'tmp_53_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.63ns)   --->   "%tmp_14 = add i23 %tmp_53_cast, %tmp_22_cast" [mSURF.cpp:109]   --->   Operation 95 'add' 'tmp_14' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_15 = call i26 @_ssdm_op_BitConcatenate.i26.i23.i3(i23 %tmp_14, i3 0)" [mSURF.cpp:109]   --->   Operation 96 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_15_cast = sext i26 %tmp_15 to i27" [mSURF.cpp:109]   --->   Operation 97 'sext' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.74ns)   --->   "%Hi_assign_3 = add i27 %tmp_15_cast, -1" [mSURF.cpp:109]   --->   Operation 98 'add' 'Hi_assign_3' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.63ns)   --->   "%tmp_16 = add i23 %tmp_cast1, %tmp_53_cast" [mSURF.cpp:109]   --->   Operation 99 'add' 'tmp_16' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_145 = trunc i23 %tmp_16 to i5" [mSURF.cpp:109]   --->   Operation 100 'trunc' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_148 = trunc i27 %Hi_assign_3 to i8" [mSURF.cpp:109]   --->   Operation 101 'trunc' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/2] (1.75ns)   --->   "%box_4_V_load = load i32* %box_4_V_addr, align 4" [mSURF.cpp:110]   --->   Operation 102 'load' 'box_4_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>

State 4 <SV = 3> <Delay = 8.15>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%Hi_assign_cast = sext i27 %Hi_assign to i32" [mSURF.cpp:107]   --->   Operation 103 'sext' 'Hi_assign_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_7 = call i26 @_ssdm_op_BitConcatenate.i26.i23.i3(i23 %tmp_9, i3 0)" [mSURF.cpp:107]   --->   Operation 104 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%Lo_assign = sext i26 %tmp_7 to i32" [mSURF.cpp:107]   --->   Operation 105 'sext' 'Lo_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.96ns)   --->   "%tmp_117 = icmp ugt i32 %Lo_assign, %Hi_assign_cast" [mSURF.cpp:107]   --->   Operation 106 'icmp' 'tmp_117' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_118 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_116, i3 0)" [mSURF.cpp:107]   --->   Operation 107 'bitconcatenate' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_130)   --->   "%tmp_120 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)" [mSURF.cpp:107]   --->   Operation 108 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.30ns)   --->   "%tmp_121 = sub i8 %tmp_118, %tmp_119" [mSURF.cpp:107]   --->   Operation 109 'sub' 'tmp_121' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.30ns)   --->   "%tmp_122 = sub i8 -81, %tmp_118" [mSURF.cpp:107]   --->   Operation 110 'sub' 'tmp_122' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.30ns)   --->   "%tmp_123 = sub i8 %tmp_119, %tmp_118" [mSURF.cpp:107]   --->   Operation 111 'sub' 'tmp_123' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_127)   --->   "%tmp_124 = select i1 %tmp_117, i8 %tmp_121, i8 %tmp_123" [mSURF.cpp:107]   --->   Operation 112 'select' 'tmp_124' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_130)   --->   "%tmp_125 = select i1 %tmp_117, i176 %tmp_120, i176 %sumBufIndex_V_read" [mSURF.cpp:107]   --->   Operation 113 'select' 'tmp_125' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_130)   --->   "%tmp_126 = select i1 %tmp_117, i8 %tmp_122, i8 %tmp_118" [mSURF.cpp:107]   --->   Operation 114 'select' 'tmp_126' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_127 = sub i8 -81, %tmp_124" [mSURF.cpp:107]   --->   Operation 115 'sub' 'tmp_127' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_130)   --->   "%tmp_128 = zext i8 %tmp_126 to i176" [mSURF.cpp:107]   --->   Operation 116 'zext' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_129 = zext i8 %tmp_127 to i176" [mSURF.cpp:107]   --->   Operation 117 'zext' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (3.63ns) (out node of the LUT)   --->   "%tmp_130 = lshr i176 %tmp_125, %tmp_128" [mSURF.cpp:107]   --->   Operation 118 'lshr' 'tmp_130' <Predicate = true> <Delay = 3.63> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_131 = lshr i176 -1, %tmp_129" [mSURF.cpp:107]   --->   Operation 119 'lshr' 'tmp_131' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_Result_5 = and i176 %tmp_130, %tmp_131" [mSURF.cpp:107]   --->   Operation 120 'and' 'p_Result_5' <Predicate = true> <Delay = 2.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_133 = trunc i176 %p_Result_5 to i16" [mSURF.cpp:107]   --->   Operation 121 'trunc' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%Hi_assign_3_cast = sext i27 %Hi_assign_3 to i32" [mSURF.cpp:109]   --->   Operation 122 'sext' 'Hi_assign_3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_17 = call i26 @_ssdm_op_BitConcatenate.i26.i23.i3(i23 %tmp_16, i3 0)" [mSURF.cpp:109]   --->   Operation 123 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%Lo_assign_3 = sext i26 %tmp_17 to i32" [mSURF.cpp:109]   --->   Operation 124 'sext' 'Lo_assign_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (1.96ns)   --->   "%tmp_146 = icmp ugt i32 %Lo_assign_3, %Hi_assign_3_cast" [mSURF.cpp:109]   --->   Operation 125 'icmp' 'tmp_146' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_147 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_145, i3 0)" [mSURF.cpp:109]   --->   Operation 126 'bitconcatenate' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node tmp_159)   --->   "%tmp_149 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)" [mSURF.cpp:109]   --->   Operation 127 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.30ns)   --->   "%tmp_150 = sub i8 %tmp_147, %tmp_148" [mSURF.cpp:109]   --->   Operation 128 'sub' 'tmp_150' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (1.30ns)   --->   "%tmp_151 = sub i8 -81, %tmp_147" [mSURF.cpp:109]   --->   Operation 129 'sub' 'tmp_151' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (1.30ns)   --->   "%tmp_152 = sub i8 %tmp_148, %tmp_147" [mSURF.cpp:109]   --->   Operation 130 'sub' 'tmp_152' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp_156)   --->   "%tmp_153 = select i1 %tmp_146, i8 %tmp_150, i8 %tmp_152" [mSURF.cpp:109]   --->   Operation 131 'select' 'tmp_153' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node tmp_159)   --->   "%tmp_154 = select i1 %tmp_146, i176 %tmp_149, i176 %sumBufIndex_V_read" [mSURF.cpp:109]   --->   Operation 132 'select' 'tmp_154' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node tmp_159)   --->   "%tmp_155 = select i1 %tmp_146, i8 %tmp_151, i8 %tmp_147" [mSURF.cpp:109]   --->   Operation 133 'select' 'tmp_155' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_156 = sub i8 -81, %tmp_153" [mSURF.cpp:109]   --->   Operation 134 'sub' 'tmp_156' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tmp_159)   --->   "%tmp_157 = zext i8 %tmp_155 to i176" [mSURF.cpp:109]   --->   Operation 135 'zext' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%tmp_158 = zext i8 %tmp_156 to i176" [mSURF.cpp:109]   --->   Operation 136 'zext' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (3.63ns) (out node of the LUT)   --->   "%tmp_159 = lshr i176 %tmp_154, %tmp_157" [mSURF.cpp:109]   --->   Operation 137 'lshr' 'tmp_159' <Predicate = true> <Delay = 3.63> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%tmp_160 = lshr i176 -1, %tmp_158" [mSURF.cpp:109]   --->   Operation 138 'lshr' 'tmp_160' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_Result_8 = and i176 %tmp_159, %tmp_160" [mSURF.cpp:109]   --->   Operation 139 'and' 'p_Result_8' <Predicate = true> <Delay = 2.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_162 = trunc i176 %p_Result_8 to i16" [mSURF.cpp:109]   --->   Operation 140 'trunc' 'tmp_162' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.55>
ST_5 : Operation 141 [1/1] (5.55ns) (root node of the DSP)   --->   "%tmp_8 = mul i16 %tmp_133, 801" [mSURF.cpp:107]   --->   Operation 141 'mul' 'tmp_8' <Predicate = true> <Delay = 5.55> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.09>
ST_6 : Operation 142 [1/1] (1.54ns)   --->   "%tmp_11 = add i16 %tmp_8, %tmp_113" [mSURF.cpp:107]   --->   Operation 142 'add' 'tmp_11' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_77_cast = zext i16 %tmp_11 to i64" [mSURF.cpp:107]   --->   Operation 143 'zext' 'tmp_77_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%sumBuf_addr = getelementptr [17622 x i32]* %sumBuf, i64 0, i64 %tmp_77_cast" [mSURF.cpp:107]   --->   Operation 144 'getelementptr' 'sumBuf_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [2/2] (2.77ns)   --->   "%sumBuf_load = load i32* %sumBuf_addr, align 4" [mSURF.cpp:107]   --->   Operation 145 'load' 'sumBuf_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_6 : Operation 146 [1/1] (1.54ns)   --->   "%tmp_12 = add i16 %tmp_8, %tmp_142" [mSURF.cpp:108]   --->   Operation 146 'add' 'tmp_12' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_78_cast = zext i16 %tmp_12 to i64" [mSURF.cpp:108]   --->   Operation 147 'zext' 'tmp_78_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%sumBuf_addr_4 = getelementptr [17622 x i32]* %sumBuf, i64 0, i64 %tmp_78_cast" [mSURF.cpp:108]   --->   Operation 148 'getelementptr' 'sumBuf_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [2/2] (2.77ns)   --->   "%sumBuf_load_4 = load i32* %sumBuf_addr_4, align 4" [mSURF.cpp:108]   --->   Operation 149 'load' 'sumBuf_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_6 : Operation 150 [1/1] (5.55ns) (root node of the DSP)   --->   "%tmp_20 = mul i16 %tmp_162, 801" [mSURF.cpp:109]   --->   Operation 150 'mul' 'tmp_20' <Predicate = true> <Delay = 5.55> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 151 [1/1] (1.54ns)   --->   "%tmp_21 = add i16 %tmp_20, %tmp_113" [mSURF.cpp:109]   --->   Operation 151 'add' 'tmp_21' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (1.54ns)   --->   "%tmp_22 = add i16 %tmp_20, %tmp_142" [mSURF.cpp:110]   --->   Operation 152 'add' 'tmp_22' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.66>
ST_7 : Operation 153 [1/2] (2.77ns)   --->   "%sumBuf_load = load i32* %sumBuf_addr, align 4" [mSURF.cpp:107]   --->   Operation 153 'load' 'sumBuf_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_7 : Operation 154 [1/2] (2.77ns)   --->   "%sumBuf_load_4 = load i32* %sumBuf_addr_4, align 4" [mSURF.cpp:108]   --->   Operation 154 'load' 'sumBuf_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_82_cast = zext i16 %tmp_21 to i64" [mSURF.cpp:109]   --->   Operation 155 'zext' 'tmp_82_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%sumBuf_addr_5 = getelementptr [17622 x i32]* %sumBuf, i64 0, i64 %tmp_82_cast" [mSURF.cpp:109]   --->   Operation 156 'getelementptr' 'sumBuf_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_83_cast = zext i16 %tmp_22 to i64" [mSURF.cpp:110]   --->   Operation 157 'zext' 'tmp_83_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%sumBuf_addr_6 = getelementptr [17622 x i32]* %sumBuf, i64 0, i64 %tmp_83_cast" [mSURF.cpp:110]   --->   Operation 158 'getelementptr' 'sumBuf_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [2/2] (2.77ns)   --->   "%sumBuf_load_5 = load i32* %sumBuf_addr_5, align 4" [mSURF.cpp:109]   --->   Operation 159 'load' 'sumBuf_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_7 : Operation 160 [2/2] (2.77ns)   --->   "%sumBuf_load_6 = load i32* %sumBuf_addr_6, align 4" [mSURF.cpp:110]   --->   Operation 160 'load' 'sumBuf_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_7 : Operation 161 [1/1] (1.89ns)   --->   "%tmp_18 = sub i32 %sumBuf_load, %sumBuf_load_4" [mSURF.cpp:108]   --->   Operation 161 'sub' 'tmp_18' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.35>
ST_8 : Operation 162 [1/2] (2.77ns)   --->   "%sumBuf_load_5 = load i32* %sumBuf_addr_5, align 4" [mSURF.cpp:109]   --->   Operation 162 'load' 'sumBuf_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_8 : Operation 163 [1/2] (2.77ns)   --->   "%sumBuf_load_6 = load i32* %sumBuf_addr_6, align 4" [mSURF.cpp:110]   --->   Operation 163 'load' 'sumBuf_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_8 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_19 = sub i32 %tmp_18, %sumBuf_load_5" [mSURF.cpp:109]   --->   Operation 164 'sub' 'tmp_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 165 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp_V = add i32 %tmp_19, %sumBuf_load_6" [mSURF.cpp:110]   --->   Operation 165 'add' 'tmp_V' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 166 [1/1] (7.05ns)   --->   "%r_V_s = mul i32 %tmp_V, %box_4_V_load" [mSURF.cpp:110]   --->   Operation 166 'mul' 'r_V_s' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.89>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str5) nounwind" [mSURF.cpp:105]   --->   Operation 167 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (1.89ns)   --->   "%d_V = add i32 %p_Val2_16, %r_V_s" [mSURF.cpp:110]   --->   Operation 168 'add' 'd_V' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "br label %0" [mSURF.cpp:104]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sumBuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ box_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ box_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ box_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ box_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ box_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ box_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sumBufIndex_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rOffset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cOffset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cOffset_read         (read             ) [ 00111111111]
rOffset_read         (read             ) [ 00000000000]
sumBufIndex_V_read   (read             ) [ 00111111111]
box_V_offset_read    (read             ) [ 00000000000]
box_V_offset_cast_ca (zext             ) [ 00000000000]
tmp                  (bitconcatenate   ) [ 00000000000]
p_shl_cast           (zext             ) [ 00000000000]
tmp_s                (sub              ) [ 00111111111]
tmp_cast1            (sext             ) [ 00111111111]
tmp_cast             (sext             ) [ 00000000000]
tmp_1                (add              ) [ 00000000000]
tmp_22_cast          (sext             ) [ 00111111111]
StgValue_23          (br               ) [ 01111111111]
p_Val2_16            (phi              ) [ 00111111111]
kn                   (phi              ) [ 00100000000]
exitcond             (icmp             ) [ 00111111111]
StgValue_27          (speclooptripcount) [ 00000000000]
kn_1                 (add              ) [ 01111111111]
StgValue_29          (br               ) [ 00000000000]
tmp_cast_41          (zext             ) [ 00000000000]
tmp_3                (add              ) [ 00000000000]
tmp_73_cast          (sext             ) [ 00000000000]
box_0_V_addr         (getelementptr    ) [ 00010000000]
box_1_V_addr         (getelementptr    ) [ 00010000000]
box_2_V_addr         (getelementptr    ) [ 00010000000]
box_3_V_addr         (getelementptr    ) [ 00010000000]
box_4_V_addr         (getelementptr    ) [ 00010000000]
StgValue_43          (ret              ) [ 00000000000]
p_Val2_s             (load             ) [ 00000000000]
ret_V                (partselect       ) [ 00000000000]
p_Result_s           (bitselect        ) [ 00000000000]
tmp_106              (trunc            ) [ 00000000000]
tmp_2                (icmp             ) [ 00000000000]
ret_V_2              (add              ) [ 00000000000]
tmp_107              (zext             ) [ 00000000000]
tmp_108              (partselect       ) [ 00000000000]
tmp_109              (trunc            ) [ 00000000000]
tmp_110              (select           ) [ 00000000000]
tmp_111              (partselect       ) [ 00000000000]
tmp_112              (select           ) [ 00000000000]
tmp_113              (add              ) [ 00001110000]
p_Val2_13            (load             ) [ 00000000000]
ret_V_3              (partselect       ) [ 00000000000]
p_Result_4           (bitselect        ) [ 00000000000]
tmp_115              (trunc            ) [ 00000000000]
tmp_5                (icmp             ) [ 00000000000]
ret_V_4              (add              ) [ 00000000000]
p_1                  (select           ) [ 00000000000]
p_2                  (select           ) [ 00000000000]
tmp_27_cast          (sext             ) [ 00000000000]
tmp_6                (add              ) [ 00000000000]
tmp_4                (bitconcatenate   ) [ 00000000000]
tmp_8_cast           (sext             ) [ 00000000000]
Hi_assign            (add              ) [ 00001000000]
tmp_9                (add              ) [ 00001000000]
tmp_116              (trunc            ) [ 00001000000]
tmp_119              (trunc            ) [ 00001000000]
p_Val2_14            (load             ) [ 00000000000]
ret_V_5              (partselect       ) [ 00000000000]
p_Result_6           (bitselect        ) [ 00000000000]
tmp_135              (trunc            ) [ 00000000000]
tmp_10               (icmp             ) [ 00000000000]
ret_V_6              (add              ) [ 00000000000]
tmp_136              (zext             ) [ 00000000000]
tmp_137              (partselect       ) [ 00000000000]
tmp_138              (trunc            ) [ 00000000000]
tmp_139              (select           ) [ 00000000000]
tmp_140              (partselect       ) [ 00000000000]
tmp_141              (select           ) [ 00000000000]
tmp_142              (add              ) [ 00001110000]
p_Val2_15            (load             ) [ 00000000000]
ret_V_7              (partselect       ) [ 00000000000]
p_Result_7           (bitselect        ) [ 00000000000]
tmp_144              (trunc            ) [ 00000000000]
tmp_13               (icmp             ) [ 00000000000]
ret_V_8              (add              ) [ 00000000000]
p_3                  (select           ) [ 00000000000]
p_4                  (select           ) [ 00000000000]
tmp_53_cast          (sext             ) [ 00000000000]
tmp_14               (add              ) [ 00000000000]
tmp_15               (bitconcatenate   ) [ 00000000000]
tmp_15_cast          (sext             ) [ 00000000000]
Hi_assign_3          (add              ) [ 00001000000]
tmp_16               (add              ) [ 00001000000]
tmp_145              (trunc            ) [ 00001000000]
tmp_148              (trunc            ) [ 00001000000]
box_4_V_load         (load             ) [ 00001111110]
Hi_assign_cast       (sext             ) [ 00000000000]
tmp_7                (bitconcatenate   ) [ 00000000000]
Lo_assign            (sext             ) [ 00000000000]
tmp_117              (icmp             ) [ 00000000000]
tmp_118              (bitconcatenate   ) [ 00000000000]
tmp_120              (partselect       ) [ 00000000000]
tmp_121              (sub              ) [ 00000000000]
tmp_122              (sub              ) [ 00000000000]
tmp_123              (sub              ) [ 00000000000]
tmp_124              (select           ) [ 00000000000]
tmp_125              (select           ) [ 00000000000]
tmp_126              (select           ) [ 00000000000]
tmp_127              (sub              ) [ 00000000000]
tmp_128              (zext             ) [ 00000000000]
tmp_129              (zext             ) [ 00000000000]
tmp_130              (lshr             ) [ 00000000000]
tmp_131              (lshr             ) [ 00000000000]
p_Result_5           (and              ) [ 00000000000]
tmp_133              (trunc            ) [ 00000100000]
Hi_assign_3_cast     (sext             ) [ 00000000000]
tmp_17               (bitconcatenate   ) [ 00000000000]
Lo_assign_3          (sext             ) [ 00000000000]
tmp_146              (icmp             ) [ 00000000000]
tmp_147              (bitconcatenate   ) [ 00000000000]
tmp_149              (partselect       ) [ 00000000000]
tmp_150              (sub              ) [ 00000000000]
tmp_151              (sub              ) [ 00000000000]
tmp_152              (sub              ) [ 00000000000]
tmp_153              (select           ) [ 00000000000]
tmp_154              (select           ) [ 00000000000]
tmp_155              (select           ) [ 00000000000]
tmp_156              (sub              ) [ 00000000000]
tmp_157              (zext             ) [ 00000000000]
tmp_158              (zext             ) [ 00000000000]
tmp_159              (lshr             ) [ 00000000000]
tmp_160              (lshr             ) [ 00000000000]
p_Result_8           (and              ) [ 00000000000]
tmp_162              (trunc            ) [ 00000110000]
tmp_8                (mul              ) [ 00000010000]
tmp_11               (add              ) [ 00000000000]
tmp_77_cast          (zext             ) [ 00000000000]
sumBuf_addr          (getelementptr    ) [ 00000001000]
tmp_12               (add              ) [ 00000000000]
tmp_78_cast          (zext             ) [ 00000000000]
sumBuf_addr_4        (getelementptr    ) [ 00000001000]
tmp_20               (mul              ) [ 00000000000]
tmp_21               (add              ) [ 00000001000]
tmp_22               (add              ) [ 00000001000]
sumBuf_load          (load             ) [ 00000000000]
sumBuf_load_4        (load             ) [ 00000000000]
tmp_82_cast          (zext             ) [ 00000000000]
sumBuf_addr_5        (getelementptr    ) [ 00000000100]
tmp_83_cast          (zext             ) [ 00000000000]
sumBuf_addr_6        (getelementptr    ) [ 00000000100]
tmp_18               (sub              ) [ 00000000100]
sumBuf_load_5        (load             ) [ 00000000000]
sumBuf_load_6        (load             ) [ 00000000000]
tmp_19               (sub              ) [ 00000000000]
tmp_V                (add              ) [ 00000000010]
r_V_s                (mul              ) [ 00000000001]
StgValue_167         (specloopname     ) [ 00000000000]
d_V                  (add              ) [ 01111111111]
StgValue_169         (br               ) [ 01111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sumBuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="box_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="box_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="box_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="box_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="box_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="box_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="box_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="box_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="box_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="box_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="box_V_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="box_V_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sumBufIndex_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBufIndex_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rOffset">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rOffset"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cOffset">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cOffset"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i176"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i23.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i176"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="cOffset_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="11" slack="0"/>
<pin id="86" dir="0" index="1" bw="11" slack="0"/>
<pin id="87" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cOffset_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="rOffset_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rOffset_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sumBufIndex_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="176" slack="0"/>
<pin id="98" dir="0" index="1" bw="176" slack="0"/>
<pin id="99" dir="1" index="2" bw="176" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sumBufIndex_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="box_V_offset_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="2" slack="0"/>
<pin id="104" dir="0" index="1" bw="2" slack="0"/>
<pin id="105" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="box_V_offset_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="box_0_V_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="box_0_V_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="box_1_V_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="box_1_V_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="box_2_V_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="box_2_V_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="box_3_V_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="box_3_V_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="box_4_V_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="box_4_V_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_13/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_14/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_15/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="box_4_V_load/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="sumBuf_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="16" slack="0"/>
<pin id="177" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sumBuf_addr/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="15" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="0"/>
<pin id="193" dir="0" index="4" bw="15" slack="2147483647"/>
<pin id="194" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="32" slack="0"/>
<pin id="196" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumBuf_load/6 sumBuf_load_4/6 sumBuf_load_5/7 sumBuf_load_6/7 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sumBuf_addr_4_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="16" slack="0"/>
<pin id="190" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sumBuf_addr_4/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sumBuf_addr_5_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="16" slack="0"/>
<pin id="202" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sumBuf_addr_5/7 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sumBuf_addr_6_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="16" slack="0"/>
<pin id="209" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sumBuf_addr_6/7 "/>
</bind>
</comp>

<comp id="214" class="1005" name="p_Val2_16_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_16 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_Val2_16_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_16/2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="kn_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="1"/>
<pin id="228" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kn (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="kn_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="2" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kn/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="box_V_offset_cast_ca_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="box_V_offset_cast_ca/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="2" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_shl_cast_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_s_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="2" slack="0"/>
<pin id="256" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_cast1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast1/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_22_cast_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="0"/>
<pin id="275" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_cast/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="exitcond_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="2" slack="0"/>
<pin id="279" dir="0" index="1" bw="2" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="kn_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kn_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_cast_41_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_41/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="1"/>
<pin id="295" dir="0" index="1" bw="2" slack="0"/>
<pin id="296" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_73_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_73_cast/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="ret_V_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="22" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="0" index="3" bw="6" slack="0"/>
<pin id="312" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_Result_s_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="0" index="2" bw="6" slack="0"/>
<pin id="321" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_106_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_106/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="0" index="1" bw="10" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="ret_V_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="22" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_107_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="11" slack="2"/>
<pin id="343" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_107/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_108_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_108/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_109_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="22" slack="0"/>
<pin id="356" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_109/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_110_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="0"/>
<pin id="361" dir="0" index="2" bw="16" slack="0"/>
<pin id="362" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_110/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_111_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="0" index="2" bw="5" slack="0"/>
<pin id="370" dir="0" index="3" bw="6" slack="0"/>
<pin id="371" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_111/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_112_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="0"/>
<pin id="379" dir="0" index="2" bw="16" slack="0"/>
<pin id="380" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_112/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_113_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_113/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="ret_V_3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="22" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="5" slack="0"/>
<pin id="394" dir="0" index="3" bw="6" slack="0"/>
<pin id="395" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_3/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_Result_4_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="0" index="2" bw="6" slack="0"/>
<pin id="404" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_115_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_115/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_5_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="0" index="1" bw="10" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="ret_V_4_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="22" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="22" slack="0"/>
<pin id="427" dir="0" index="2" bw="22" slack="0"/>
<pin id="428" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="22" slack="0"/>
<pin id="435" dir="0" index="2" bw="22" slack="0"/>
<pin id="436" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_27_cast_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="22" slack="0"/>
<pin id="442" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_cast/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_6_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="22" slack="0"/>
<pin id="446" dir="0" index="1" bw="7" slack="2"/>
<pin id="447" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_4_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="26" slack="0"/>
<pin id="451" dir="0" index="1" bw="23" slack="0"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_8_cast_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="26" slack="0"/>
<pin id="459" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="Hi_assign_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="26" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Hi_assign/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_9_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="2"/>
<pin id="469" dir="0" index="1" bw="22" slack="0"/>
<pin id="470" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_116_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="23" slack="0"/>
<pin id="474" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_116/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_119_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="27" slack="0"/>
<pin id="478" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_119/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="ret_V_5_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="22" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="0" index="2" bw="5" slack="0"/>
<pin id="484" dir="0" index="3" bw="6" slack="0"/>
<pin id="485" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_5/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_Result_6_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="0" index="2" bw="6" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_135_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_135/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_10_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="0" index="1" bw="10" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="ret_V_6_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="22" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_136_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="11" slack="2"/>
<pin id="516" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_136/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_137_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="0" index="2" bw="5" slack="0"/>
<pin id="521" dir="0" index="3" bw="6" slack="0"/>
<pin id="522" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_137/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_138_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="22" slack="0"/>
<pin id="529" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_138/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_139_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="16" slack="0"/>
<pin id="534" dir="0" index="2" bw="16" slack="0"/>
<pin id="535" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_139/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_140_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="0" index="2" bw="5" slack="0"/>
<pin id="543" dir="0" index="3" bw="6" slack="0"/>
<pin id="544" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_140/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_141_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="16" slack="0"/>
<pin id="552" dir="0" index="2" bw="16" slack="0"/>
<pin id="553" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_141/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_142_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="11" slack="0"/>
<pin id="559" dir="0" index="1" bw="16" slack="0"/>
<pin id="560" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_142/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="ret_V_7_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="22" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="0"/>
<pin id="566" dir="0" index="2" bw="5" slack="0"/>
<pin id="567" dir="0" index="3" bw="6" slack="0"/>
<pin id="568" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_7/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="p_Result_7_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="0" index="2" bw="6" slack="0"/>
<pin id="577" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_144_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_144/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_13_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="10" slack="0"/>
<pin id="587" dir="0" index="1" bw="10" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="ret_V_8_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="22" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="p_3_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="22" slack="0"/>
<pin id="600" dir="0" index="2" bw="22" slack="0"/>
<pin id="601" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_3/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="p_4_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="22" slack="0"/>
<pin id="608" dir="0" index="2" bw="22" slack="0"/>
<pin id="609" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_4/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_53_cast_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="22" slack="0"/>
<pin id="615" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_53_cast/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_14_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="22" slack="0"/>
<pin id="619" dir="0" index="1" bw="7" slack="2"/>
<pin id="620" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_15_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="26" slack="0"/>
<pin id="624" dir="0" index="1" bw="23" slack="0"/>
<pin id="625" dir="0" index="2" bw="1" slack="0"/>
<pin id="626" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_15_cast_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="26" slack="0"/>
<pin id="632" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="Hi_assign_3_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="26" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Hi_assign_3/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_16_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="6" slack="2"/>
<pin id="642" dir="0" index="1" bw="22" slack="0"/>
<pin id="643" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_145_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="23" slack="0"/>
<pin id="647" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_145/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_148_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="27" slack="0"/>
<pin id="651" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_148/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="Hi_assign_cast_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="27" slack="1"/>
<pin id="655" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="Hi_assign_cast/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_7_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="26" slack="0"/>
<pin id="658" dir="0" index="1" bw="23" slack="1"/>
<pin id="659" dir="0" index="2" bw="1" slack="0"/>
<pin id="660" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="Lo_assign_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="26" slack="0"/>
<pin id="665" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="Lo_assign/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_117_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="27" slack="0"/>
<pin id="669" dir="0" index="1" bw="27" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_117/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_118_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="0"/>
<pin id="675" dir="0" index="1" bw="5" slack="1"/>
<pin id="676" dir="0" index="2" bw="1" slack="0"/>
<pin id="677" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_118/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_120_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="176" slack="0"/>
<pin id="682" dir="0" index="1" bw="176" slack="3"/>
<pin id="683" dir="0" index="2" bw="9" slack="0"/>
<pin id="684" dir="0" index="3" bw="1" slack="0"/>
<pin id="685" dir="1" index="4" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_120/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_121_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="0" index="1" bw="8" slack="1"/>
<pin id="692" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_121/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_122_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="0" index="1" bw="8" slack="0"/>
<pin id="697" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_122/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_123_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="1"/>
<pin id="702" dir="0" index="1" bw="8" slack="0"/>
<pin id="703" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_123/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_124_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="8" slack="0"/>
<pin id="708" dir="0" index="2" bw="8" slack="0"/>
<pin id="709" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_124/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_125_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="176" slack="0"/>
<pin id="716" dir="0" index="2" bw="176" slack="3"/>
<pin id="717" dir="1" index="3" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_125/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_126_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="8" slack="0"/>
<pin id="723" dir="0" index="2" bw="8" slack="0"/>
<pin id="724" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_126/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_127_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="0" index="1" bw="8" slack="0"/>
<pin id="731" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_127/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_128_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="1" index="1" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_128/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_129_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="0"/>
<pin id="740" dir="1" index="1" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_129/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_130_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="176" slack="0"/>
<pin id="744" dir="0" index="1" bw="8" slack="0"/>
<pin id="745" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_130/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_131_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="8" slack="0"/>
<pin id="751" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_131/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="p_Result_5_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="176" slack="0"/>
<pin id="756" dir="0" index="1" bw="176" slack="0"/>
<pin id="757" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_5/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_133_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="176" slack="0"/>
<pin id="762" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_133/4 "/>
</bind>
</comp>

<comp id="764" class="1004" name="Hi_assign_3_cast_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="27" slack="1"/>
<pin id="766" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="Hi_assign_3_cast/4 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_17_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="26" slack="0"/>
<pin id="769" dir="0" index="1" bw="23" slack="1"/>
<pin id="770" dir="0" index="2" bw="1" slack="0"/>
<pin id="771" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="Lo_assign_3_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="26" slack="0"/>
<pin id="776" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="Lo_assign_3/4 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_146_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="27" slack="0"/>
<pin id="780" dir="0" index="1" bw="27" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_146/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_147_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="0"/>
<pin id="786" dir="0" index="1" bw="5" slack="1"/>
<pin id="787" dir="0" index="2" bw="1" slack="0"/>
<pin id="788" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_147/4 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_149_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="176" slack="0"/>
<pin id="793" dir="0" index="1" bw="176" slack="3"/>
<pin id="794" dir="0" index="2" bw="9" slack="0"/>
<pin id="795" dir="0" index="3" bw="1" slack="0"/>
<pin id="796" dir="1" index="4" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_149/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_150_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="0"/>
<pin id="802" dir="0" index="1" bw="8" slack="1"/>
<pin id="803" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_150/4 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_151_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="0"/>
<pin id="807" dir="0" index="1" bw="8" slack="0"/>
<pin id="808" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_151/4 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_152_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="1"/>
<pin id="813" dir="0" index="1" bw="8" slack="0"/>
<pin id="814" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_152/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_153_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="8" slack="0"/>
<pin id="819" dir="0" index="2" bw="8" slack="0"/>
<pin id="820" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_153/4 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_154_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="176" slack="0"/>
<pin id="827" dir="0" index="2" bw="176" slack="3"/>
<pin id="828" dir="1" index="3" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_154/4 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_155_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="8" slack="0"/>
<pin id="834" dir="0" index="2" bw="8" slack="0"/>
<pin id="835" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_155/4 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_156_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="0"/>
<pin id="842" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_156/4 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_157_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="0"/>
<pin id="847" dir="1" index="1" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_157/4 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_158_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="0"/>
<pin id="851" dir="1" index="1" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_158/4 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_159_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="176" slack="0"/>
<pin id="855" dir="0" index="1" bw="8" slack="0"/>
<pin id="856" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_159/4 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_160_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="8" slack="0"/>
<pin id="862" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_160/4 "/>
</bind>
</comp>

<comp id="865" class="1004" name="p_Result_8_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="176" slack="0"/>
<pin id="867" dir="0" index="1" bw="176" slack="0"/>
<pin id="868" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_8/4 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_162_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="176" slack="0"/>
<pin id="873" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_162/4 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_11_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="16" slack="1"/>
<pin id="877" dir="0" index="1" bw="16" slack="3"/>
<pin id="878" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_77_cast_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="0"/>
<pin id="881" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_77_cast/6 "/>
</bind>
</comp>

<comp id="884" class="1004" name="tmp_12_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="1"/>
<pin id="886" dir="0" index="1" bw="16" slack="3"/>
<pin id="887" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_78_cast_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="16" slack="0"/>
<pin id="890" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_78_cast/6 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_21_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="16" slack="0"/>
<pin id="895" dir="0" index="1" bw="16" slack="3"/>
<pin id="896" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_22_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="16" slack="0"/>
<pin id="899" dir="0" index="1" bw="16" slack="3"/>
<pin id="900" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_82_cast_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="1"/>
<pin id="903" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_82_cast/7 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_83_cast_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="16" slack="1"/>
<pin id="907" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_83_cast/7 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_18_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="0"/>
<pin id="911" dir="0" index="1" bw="32" slack="0"/>
<pin id="912" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_19_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="1"/>
<pin id="917" dir="0" index="1" bw="32" slack="0"/>
<pin id="918" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="920" class="1004" name="tmp_V_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="0"/>
<pin id="922" dir="0" index="1" bw="32" slack="0"/>
<pin id="923" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V/8 "/>
</bind>
</comp>

<comp id="926" class="1004" name="r_V_s_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="1"/>
<pin id="928" dir="0" index="1" bw="32" slack="6"/>
<pin id="929" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_s/9 "/>
</bind>
</comp>

<comp id="930" class="1004" name="d_V_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="8"/>
<pin id="932" dir="0" index="1" bw="32" slack="1"/>
<pin id="933" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d_V/10 "/>
</bind>
</comp>

<comp id="935" class="1007" name="tmp_8_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="16" slack="1"/>
<pin id="937" dir="0" index="1" bw="16" slack="0"/>
<pin id="938" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="940" class="1007" name="tmp_20_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="16" slack="2"/>
<pin id="942" dir="0" index="1" bw="16" slack="0"/>
<pin id="943" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="947" class="1005" name="cOffset_read_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="11" slack="2"/>
<pin id="949" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="cOffset_read "/>
</bind>
</comp>

<comp id="953" class="1005" name="sumBufIndex_V_read_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="176" slack="3"/>
<pin id="955" dir="1" index="1" bw="176" slack="3"/>
</pin_list>
<bind>
<opset="sumBufIndex_V_read "/>
</bind>
</comp>

<comp id="961" class="1005" name="tmp_s_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="5" slack="1"/>
<pin id="963" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="966" class="1005" name="tmp_cast1_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="23" slack="2"/>
<pin id="968" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast1 "/>
</bind>
</comp>

<comp id="972" class="1005" name="tmp_22_cast_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="23" slack="2"/>
<pin id="974" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="tmp_22_cast "/>
</bind>
</comp>

<comp id="981" class="1005" name="kn_1_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="2" slack="0"/>
<pin id="983" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="kn_1 "/>
</bind>
</comp>

<comp id="986" class="1005" name="box_0_V_addr_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="4" slack="1"/>
<pin id="988" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="box_0_V_addr "/>
</bind>
</comp>

<comp id="991" class="1005" name="box_1_V_addr_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="4" slack="1"/>
<pin id="993" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="box_1_V_addr "/>
</bind>
</comp>

<comp id="996" class="1005" name="box_2_V_addr_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="4" slack="1"/>
<pin id="998" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="box_2_V_addr "/>
</bind>
</comp>

<comp id="1001" class="1005" name="box_3_V_addr_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="4" slack="1"/>
<pin id="1003" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="box_3_V_addr "/>
</bind>
</comp>

<comp id="1006" class="1005" name="box_4_V_addr_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="4" slack="1"/>
<pin id="1008" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="box_4_V_addr "/>
</bind>
</comp>

<comp id="1011" class="1005" name="tmp_113_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="16" slack="3"/>
<pin id="1013" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_113 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="Hi_assign_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="27" slack="1"/>
<pin id="1019" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="Hi_assign "/>
</bind>
</comp>

<comp id="1022" class="1005" name="tmp_9_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="23" slack="1"/>
<pin id="1024" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="tmp_116_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="5" slack="1"/>
<pin id="1029" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_116 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="tmp_119_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="1"/>
<pin id="1034" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="tmp_142_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="16" slack="3"/>
<pin id="1040" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_142 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="Hi_assign_3_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="27" slack="1"/>
<pin id="1046" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="Hi_assign_3 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="tmp_16_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="23" slack="1"/>
<pin id="1051" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="tmp_145_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="5" slack="1"/>
<pin id="1056" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_145 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="tmp_148_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="8" slack="1"/>
<pin id="1061" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_148 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="box_4_V_load_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="6"/>
<pin id="1067" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="box_4_V_load "/>
</bind>
</comp>

<comp id="1070" class="1005" name="tmp_133_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="16" slack="1"/>
<pin id="1072" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_133 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="tmp_162_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="16" slack="2"/>
<pin id="1077" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_162 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="tmp_8_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="16" slack="1"/>
<pin id="1082" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="sumBuf_addr_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="15" slack="1"/>
<pin id="1088" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sumBuf_addr "/>
</bind>
</comp>

<comp id="1091" class="1005" name="sumBuf_addr_4_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="15" slack="1"/>
<pin id="1093" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sumBuf_addr_4 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="tmp_21_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="16" slack="1"/>
<pin id="1098" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="tmp_22_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="16" slack="1"/>
<pin id="1103" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="sumBuf_addr_5_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="15" slack="1"/>
<pin id="1108" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sumBuf_addr_5 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="sumBuf_addr_6_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="15" slack="1"/>
<pin id="1113" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sumBuf_addr_6 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="tmp_18_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="1"/>
<pin id="1118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="tmp_V_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="1"/>
<pin id="1123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1126" class="1005" name="r_V_s_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="1"/>
<pin id="1128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_s "/>
</bind>
</comp>

<comp id="1131" class="1005" name="d_V_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="1"/>
<pin id="1133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="44" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="122" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="129" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="108" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="115" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="136" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="0" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="0" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="198" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="213"><net_src comp="205" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="218" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="102" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="102" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="237" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="90" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="90" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="32" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="230" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="230" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="42" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="230" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="293" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="313"><net_src comp="46" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="143" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="48" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="50" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="322"><net_src comp="52" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="143" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="50" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="143" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="54" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="307" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="56" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="350"><net_src comp="58" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="143" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="48" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="60" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="357"><net_src comp="335" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="329" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="344" pin="4"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="354" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="372"><net_src comp="58" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="143" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="48" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="60" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="381"><net_src comp="317" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="358" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="366" pin="4"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="341" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="376" pin="3"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="46" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="149" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="48" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="50" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="405"><net_src comp="52" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="149" pin="3"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="50" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="149" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="54" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="390" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="56" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="412" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="390" pin="4"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="418" pin="2"/><net_sink comp="424" pin=2"/></net>

<net id="437"><net_src comp="400" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="424" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="390" pin="4"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="62" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="444" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="64" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="460"><net_src comp="449" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="457" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="66" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="440" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="467" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="461" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="46" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="155" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="48" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="489"><net_src comp="50" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="495"><net_src comp="52" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="155" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="50" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="155" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="54" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="480" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="56" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="523"><net_src comp="58" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="155" pin="3"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="48" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="526"><net_src comp="60" pin="0"/><net_sink comp="517" pin=3"/></net>

<net id="530"><net_src comp="508" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="502" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="517" pin="4"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="527" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="545"><net_src comp="58" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="155" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="48" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="548"><net_src comp="60" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="554"><net_src comp="490" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="531" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="539" pin="4"/><net_sink comp="549" pin=2"/></net>

<net id="561"><net_src comp="514" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="549" pin="3"/><net_sink comp="557" pin=1"/></net>

<net id="569"><net_src comp="46" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="161" pin="3"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="48" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="572"><net_src comp="50" pin="0"/><net_sink comp="563" pin=3"/></net>

<net id="578"><net_src comp="52" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="161" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="50" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="584"><net_src comp="161" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="54" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="563" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="56" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="602"><net_src comp="585" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="563" pin="4"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="591" pin="2"/><net_sink comp="597" pin=2"/></net>

<net id="610"><net_src comp="573" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="597" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="563" pin="4"/><net_sink comp="605" pin=2"/></net>

<net id="616"><net_src comp="605" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="613" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="627"><net_src comp="62" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="617" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="64" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="633"><net_src comp="622" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="66" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="613" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="648"><net_src comp="640" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="634" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="661"><net_src comp="62" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="64" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="666"><net_src comp="656" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="663" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="653" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="678"><net_src comp="68" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="64" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="686"><net_src comp="70" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="72" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="688"><net_src comp="34" pin="0"/><net_sink comp="680" pin=3"/></net>

<net id="693"><net_src comp="673" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="698"><net_src comp="74" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="673" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="673" pin="3"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="667" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="689" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="700" pin="2"/><net_sink comp="705" pin=2"/></net>

<net id="718"><net_src comp="667" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="680" pin="4"/><net_sink comp="713" pin=1"/></net>

<net id="725"><net_src comp="667" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="694" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="673" pin="3"/><net_sink comp="720" pin=2"/></net>

<net id="732"><net_src comp="74" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="705" pin="3"/><net_sink comp="728" pin=1"/></net>

<net id="737"><net_src comp="720" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="728" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="713" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="734" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="76" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="738" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="742" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="748" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="763"><net_src comp="754" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="772"><net_src comp="62" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="64" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="777"><net_src comp="767" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="764" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="789"><net_src comp="68" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="64" pin="0"/><net_sink comp="784" pin=2"/></net>

<net id="797"><net_src comp="70" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="72" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="799"><net_src comp="34" pin="0"/><net_sink comp="791" pin=3"/></net>

<net id="804"><net_src comp="784" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="74" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="784" pin="3"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="784" pin="3"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="778" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="800" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="811" pin="2"/><net_sink comp="816" pin=2"/></net>

<net id="829"><net_src comp="778" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="791" pin="4"/><net_sink comp="824" pin=1"/></net>

<net id="836"><net_src comp="778" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="805" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="838"><net_src comp="784" pin="3"/><net_sink comp="831" pin=2"/></net>

<net id="843"><net_src comp="74" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="816" pin="3"/><net_sink comp="839" pin=1"/></net>

<net id="848"><net_src comp="831" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="839" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="857"><net_src comp="824" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="845" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="76" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="849" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="853" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="859" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="874"><net_src comp="865" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="882"><net_src comp="875" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="891"><net_src comp="884" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="904"><net_src comp="901" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="908"><net_src comp="905" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="913"><net_src comp="180" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="180" pin="7"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="180" pin="3"/><net_sink comp="915" pin=1"/></net>

<net id="924"><net_src comp="915" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="180" pin="7"/><net_sink comp="920" pin=1"/></net>

<net id="934"><net_src comp="214" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="939"><net_src comp="78" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="944"><net_src comp="78" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="945"><net_src comp="940" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="946"><net_src comp="940" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="950"><net_src comp="84" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="956"><net_src comp="96" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="713" pin=2"/></net>

<net id="959"><net_src comp="953" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="960"><net_src comp="953" pin="1"/><net_sink comp="824" pin=2"/></net>

<net id="964"><net_src comp="253" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="969"><net_src comp="259" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="975"><net_src comp="273" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="984"><net_src comp="283" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="989"><net_src comp="108" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="994"><net_src comp="115" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="999"><net_src comp="122" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="1004"><net_src comp="129" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1009"><net_src comp="136" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="1014"><net_src comp="384" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1016"><net_src comp="1011" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="1020"><net_src comp="461" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1025"><net_src comp="467" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1030"><net_src comp="472" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="1035"><net_src comp="476" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1037"><net_src comp="1032" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1041"><net_src comp="557" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="1047"><net_src comp="634" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1052"><net_src comp="640" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="1057"><net_src comp="645" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1062"><net_src comp="649" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1068"><net_src comp="167" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1073"><net_src comp="760" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1078"><net_src comp="871" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1083"><net_src comp="935" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1089"><net_src comp="173" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1094"><net_src comp="186" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="1099"><net_src comp="893" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1104"><net_src comp="897" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1109"><net_src comp="198" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1114"><net_src comp="205" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="1119"><net_src comp="909" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1124"><net_src comp="920" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1129"><net_src comp="926" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1134"><net_src comp="930" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="218" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sumBuf | {}
	Port: box_0_V | {}
	Port: box_1_V | {}
	Port: box_2_V | {}
	Port: box_3_V | {}
	Port: box_4_V | {}
 - Input state : 
	Port: calcHaarPattern_x_y : sumBuf | {6 7 8 }
	Port: calcHaarPattern_x_y : box_0_V | {2 3 }
	Port: calcHaarPattern_x_y : box_1_V | {2 3 }
	Port: calcHaarPattern_x_y : box_2_V | {2 3 }
	Port: calcHaarPattern_x_y : box_3_V | {2 3 }
	Port: calcHaarPattern_x_y : box_4_V | {2 3 }
	Port: calcHaarPattern_x_y : box_V_offset | {1 }
	Port: calcHaarPattern_x_y : sumBufIndex_V | {1 }
	Port: calcHaarPattern_x_y : rOffset | {1 }
	Port: calcHaarPattern_x_y : cOffset | {1 }
  - Chain level:
	State 1
		p_shl_cast : 1
		tmp_s : 2
		tmp_1 : 1
		tmp_22_cast : 2
	State 2
		exitcond : 1
		kn_1 : 1
		StgValue_29 : 2
		tmp_cast_41 : 1
		tmp_3 : 2
		tmp_73_cast : 3
		box_0_V_addr : 4
		box_1_V_addr : 4
		box_2_V_addr : 4
		box_3_V_addr : 4
		box_4_V_addr : 4
		p_Val2_s : 5
		p_Val2_13 : 5
		p_Val2_14 : 5
		p_Val2_15 : 5
		box_4_V_load : 5
		StgValue_43 : 1
	State 3
		ret_V : 1
		p_Result_s : 1
		tmp_106 : 1
		tmp_2 : 2
		ret_V_2 : 2
		tmp_108 : 1
		tmp_109 : 3
		tmp_110 : 4
		tmp_111 : 1
		tmp_112 : 5
		tmp_113 : 6
		ret_V_3 : 1
		p_Result_4 : 1
		tmp_115 : 1
		tmp_5 : 2
		ret_V_4 : 2
		p_1 : 3
		p_2 : 4
		tmp_27_cast : 5
		tmp_6 : 6
		tmp_4 : 7
		tmp_8_cast : 8
		Hi_assign : 9
		tmp_9 : 6
		tmp_116 : 7
		tmp_119 : 10
		ret_V_5 : 1
		p_Result_6 : 1
		tmp_135 : 1
		tmp_10 : 2
		ret_V_6 : 2
		tmp_137 : 1
		tmp_138 : 3
		tmp_139 : 4
		tmp_140 : 1
		tmp_141 : 5
		tmp_142 : 6
		ret_V_7 : 1
		p_Result_7 : 1
		tmp_144 : 1
		tmp_13 : 2
		ret_V_8 : 2
		p_3 : 3
		p_4 : 4
		tmp_53_cast : 5
		tmp_14 : 6
		tmp_15 : 7
		tmp_15_cast : 8
		Hi_assign_3 : 9
		tmp_16 : 6
		tmp_145 : 7
		tmp_148 : 10
	State 4
		Lo_assign : 1
		tmp_117 : 2
		tmp_121 : 1
		tmp_122 : 1
		tmp_123 : 1
		tmp_124 : 3
		tmp_125 : 3
		tmp_126 : 3
		tmp_127 : 4
		tmp_128 : 4
		tmp_129 : 5
		tmp_130 : 5
		tmp_131 : 6
		p_Result_5 : 7
		tmp_133 : 7
		Lo_assign_3 : 1
		tmp_146 : 2
		tmp_150 : 1
		tmp_151 : 1
		tmp_152 : 1
		tmp_153 : 3
		tmp_154 : 3
		tmp_155 : 3
		tmp_156 : 4
		tmp_157 : 4
		tmp_158 : 5
		tmp_159 : 5
		tmp_160 : 6
		p_Result_8 : 7
		tmp_162 : 7
	State 5
	State 6
		tmp_77_cast : 1
		sumBuf_addr : 2
		sumBuf_load : 3
		tmp_78_cast : 1
		sumBuf_addr_4 : 2
		sumBuf_load_4 : 3
		tmp_21 : 1
		tmp_22 : 1
	State 7
		sumBuf_addr_5 : 1
		sumBuf_addr_6 : 1
		sumBuf_load_5 : 2
		sumBuf_load_6 : 2
		tmp_18 : 1
	State 8
		tmp_19 : 1
		tmp_V : 2
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_130_fu_742        |    0    |    0    |   630   |
|   lshr   |         tmp_131_fu_748        |    0    |    0    |    19   |
|          |         tmp_159_fu_853        |    0    |    0    |   630   |
|          |         tmp_160_fu_859        |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_110_fu_358        |    0    |    0    |    16   |
|          |         tmp_112_fu_376        |    0    |    0    |    16   |
|          |           p_1_fu_424          |    0    |    0    |    22   |
|          |           p_2_fu_432          |    0    |    0    |    22   |
|          |         tmp_139_fu_531        |    0    |    0    |    16   |
|          |         tmp_141_fu_549        |    0    |    0    |    16   |
|  select  |           p_3_fu_597          |    0    |    0    |    22   |
|          |           p_4_fu_605          |    0    |    0    |    22   |
|          |         tmp_124_fu_705        |    0    |    0    |    8    |
|          |         tmp_125_fu_713        |    0    |    0    |   176   |
|          |         tmp_126_fu_720        |    0    |    0    |    8    |
|          |         tmp_153_fu_816        |    0    |    0    |    8    |
|          |         tmp_154_fu_824        |    0    |    0    |   176   |
|          |         tmp_155_fu_831        |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_1_fu_267         |    0    |    0    |    6    |
|          |          kn_1_fu_283          |    0    |    0    |    3    |
|          |          tmp_3_fu_293         |    0    |    0    |    7    |
|          |         ret_V_2_fu_335        |    0    |    0    |    22   |
|          |         tmp_113_fu_384        |    0    |    0    |    16   |
|          |         ret_V_4_fu_418        |    0    |    0    |    22   |
|          |          tmp_6_fu_444         |    0    |    0    |    22   |
|          |        Hi_assign_fu_461       |    0    |    0    |    26   |
|          |          tmp_9_fu_467         |    0    |    0    |    22   |
|          |         ret_V_6_fu_508        |    0    |    0    |    22   |
|    add   |         tmp_142_fu_557        |    0    |    0    |    16   |
|          |         ret_V_8_fu_591        |    0    |    0    |    22   |
|          |         tmp_14_fu_617         |    0    |    0    |    22   |
|          |       Hi_assign_3_fu_634      |    0    |    0    |    26   |
|          |         tmp_16_fu_640         |    0    |    0    |    22   |
|          |         tmp_11_fu_875         |    0    |    0    |    16   |
|          |         tmp_12_fu_884         |    0    |    0    |    16   |
|          |         tmp_21_fu_893         |    0    |    0    |    16   |
|          |         tmp_22_fu_897         |    0    |    0    |    16   |
|          |          tmp_V_fu_920         |    0    |    0    |    32   |
|          |           d_V_fu_930          |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|    and   |       p_Result_5_fu_754       |    0    |    0    |   176   |
|          |       p_Result_8_fu_865       |    0    |    0    |   176   |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_s_fu_253         |    0    |    0    |    6    |
|          |         tmp_121_fu_689        |    0    |    0    |    8    |
|          |         tmp_122_fu_694        |    0    |    0    |    8    |
|          |         tmp_123_fu_700        |    0    |    0    |    8    |
|          |         tmp_127_fu_728        |    0    |    0    |    8    |
|    sub   |         tmp_150_fu_800        |    0    |    0    |    8    |
|          |         tmp_151_fu_805        |    0    |    0    |    8    |
|          |         tmp_152_fu_811        |    0    |    0    |    8    |
|          |         tmp_156_fu_839        |    0    |    0    |    8    |
|          |         tmp_18_fu_909         |    0    |    0    |    32   |
|          |         tmp_19_fu_915         |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond_fu_277        |    0    |    0    |    1    |
|          |          tmp_2_fu_329         |    0    |    0    |    5    |
|          |          tmp_5_fu_412         |    0    |    0    |    5    |
|   icmp   |         tmp_10_fu_502         |    0    |    0    |    5    |
|          |         tmp_13_fu_585         |    0    |    0    |    5    |
|          |         tmp_117_fu_667        |    0    |    0    |    11   |
|          |         tmp_146_fu_778        |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|          |          r_V_s_fu_926         |    1    |    0    |    21   |
|    mul   |          tmp_8_fu_935         |    1    |    0    |    0    |
|          |         tmp_20_fu_940         |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    cOffset_read_read_fu_84    |    0    |    0    |    0    |
|   read   |    rOffset_read_read_fu_90    |    0    |    0    |    0    |
|          | sumBufIndex_V_read_read_fu_96 |    0    |    0    |    0    |
|          | box_V_offset_read_read_fu_102 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  box_V_offset_cast_ca_fu_237  |    0    |    0    |    0    |
|          |       p_shl_cast_fu_249       |    0    |    0    |    0    |
|          |       tmp_cast_41_fu_289      |    0    |    0    |    0    |
|          |         tmp_107_fu_341        |    0    |    0    |    0    |
|          |         tmp_136_fu_514        |    0    |    0    |    0    |
|          |         tmp_128_fu_734        |    0    |    0    |    0    |
|   zext   |         tmp_129_fu_738        |    0    |    0    |    0    |
|          |         tmp_157_fu_845        |    0    |    0    |    0    |
|          |         tmp_158_fu_849        |    0    |    0    |    0    |
|          |       tmp_77_cast_fu_879      |    0    |    0    |    0    |
|          |       tmp_78_cast_fu_888      |    0    |    0    |    0    |
|          |       tmp_82_cast_fu_901      |    0    |    0    |    0    |
|          |       tmp_83_cast_fu_905      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_241          |    0    |    0    |    0    |
|          |          tmp_4_fu_449         |    0    |    0    |    0    |
|          |         tmp_15_fu_622         |    0    |    0    |    0    |
|bitconcatenate|          tmp_7_fu_656         |    0    |    0    |    0    |
|          |         tmp_118_fu_673        |    0    |    0    |    0    |
|          |         tmp_17_fu_767         |    0    |    0    |    0    |
|          |         tmp_147_fu_784        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_cast1_fu_259       |    0    |    0    |    0    |
|          |        tmp_cast_fu_263        |    0    |    0    |    0    |
|          |       tmp_22_cast_fu_273      |    0    |    0    |    0    |
|          |       tmp_73_cast_fu_298      |    0    |    0    |    0    |
|          |       tmp_27_cast_fu_440      |    0    |    0    |    0    |
|   sext   |       tmp_8_cast_fu_457       |    0    |    0    |    0    |
|          |       tmp_53_cast_fu_613      |    0    |    0    |    0    |
|          |       tmp_15_cast_fu_630      |    0    |    0    |    0    |
|          |     Hi_assign_cast_fu_653     |    0    |    0    |    0    |
|          |        Lo_assign_fu_663       |    0    |    0    |    0    |
|          |    Hi_assign_3_cast_fu_764    |    0    |    0    |    0    |
|          |       Lo_assign_3_fu_774      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          ret_V_fu_307         |    0    |    0    |    0    |
|          |         tmp_108_fu_344        |    0    |    0    |    0    |
|          |         tmp_111_fu_366        |    0    |    0    |    0    |
|          |         ret_V_3_fu_390        |    0    |    0    |    0    |
|partselect|         ret_V_5_fu_480        |    0    |    0    |    0    |
|          |         tmp_137_fu_517        |    0    |    0    |    0    |
|          |         tmp_140_fu_539        |    0    |    0    |    0    |
|          |         ret_V_7_fu_563        |    0    |    0    |    0    |
|          |         tmp_120_fu_680        |    0    |    0    |    0    |
|          |         tmp_149_fu_791        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       p_Result_s_fu_317       |    0    |    0    |    0    |
| bitselect|       p_Result_4_fu_400       |    0    |    0    |    0    |
|          |       p_Result_6_fu_490       |    0    |    0    |    0    |
|          |       p_Result_7_fu_573       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_106_fu_325        |    0    |    0    |    0    |
|          |         tmp_109_fu_354        |    0    |    0    |    0    |
|          |         tmp_115_fu_408        |    0    |    0    |    0    |
|          |         tmp_116_fu_472        |    0    |    0    |    0    |
|          |         tmp_119_fu_476        |    0    |    0    |    0    |
|   trunc  |         tmp_135_fu_498        |    0    |    0    |    0    |
|          |         tmp_138_fu_527        |    0    |    0    |    0    |
|          |         tmp_144_fu_581        |    0    |    0    |    0    |
|          |         tmp_145_fu_645        |    0    |    0    |    0    |
|          |         tmp_148_fu_649        |    0    |    0    |    0    |
|          |         tmp_133_fu_760        |    0    |    0    |    0    |
|          |         tmp_162_fu_871        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    3    |    0    |   2788  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   Hi_assign_3_reg_1044   |   27   |
|    Hi_assign_reg_1017    |   27   |
|   box_0_V_addr_reg_986   |    4   |
|   box_1_V_addr_reg_991   |    4   |
|   box_2_V_addr_reg_996   |    4   |
|   box_3_V_addr_reg_1001  |    4   |
|   box_4_V_addr_reg_1006  |    4   |
|   box_4_V_load_reg_1065  |   32   |
|   cOffset_read_reg_947   |   11   |
|       d_V_reg_1131       |   32   |
|       kn_1_reg_981       |    2   |
|        kn_reg_226        |    2   |
|     p_Val2_16_reg_214    |   32   |
|      r_V_s_reg_1126      |   32   |
|sumBufIndex_V_read_reg_953|   176  |
|  sumBuf_addr_4_reg_1091  |   15   |
|  sumBuf_addr_5_reg_1106  |   15   |
|  sumBuf_addr_6_reg_1111  |   15   |
|   sumBuf_addr_reg_1086   |   15   |
|     tmp_113_reg_1011     |   16   |
|     tmp_116_reg_1027     |    5   |
|     tmp_119_reg_1032     |    8   |
|     tmp_133_reg_1070     |   16   |
|     tmp_142_reg_1038     |   16   |
|     tmp_145_reg_1054     |    5   |
|     tmp_148_reg_1059     |    8   |
|     tmp_162_reg_1075     |   16   |
|      tmp_16_reg_1049     |   23   |
|      tmp_18_reg_1116     |   32   |
|      tmp_21_reg_1096     |   16   |
|    tmp_22_cast_reg_972   |   23   |
|      tmp_22_reg_1101     |   16   |
|      tmp_8_reg_1080      |   16   |
|      tmp_9_reg_1022      |   23   |
|      tmp_V_reg_1121      |   32   |
|     tmp_cast1_reg_966    |   23   |
|       tmp_s_reg_961      |    5   |
+--------------------------+--------+
|           Total          |   752  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_143 |  p0  |   2  |   4  |    8   ||    3    |
| grp_access_fu_149 |  p0  |   2  |   4  |    8   ||    3    |
| grp_access_fu_155 |  p0  |   2  |   4  |    8   ||    3    |
| grp_access_fu_161 |  p0  |   2  |   4  |    8   ||    3    |
| grp_access_fu_167 |  p0  |   2  |   4  |    8   ||    3    |
| grp_access_fu_180 |  p0  |   4  |  15  |   60   ||    3    |
| grp_access_fu_180 |  p2  |   4  |   0  |    0   ||    3    |
| p_Val2_16_reg_214 |  p0  |   2  |  32  |   64   ||    3    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   164  ||  4.966  ||    24   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |  2788  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   24   |
|  Register |    -   |    -   |   752  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   752  |  2812  |
+-----------+--------+--------+--------+--------+
