INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wym/Desktop/gbet/project_1/project_1.srcs/sources_1/new/hdmi/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wym/Desktop/gbet/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module par2ser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wym/Desktop/gbet/project_1/project_1.srcs/sources_1/new/hdmi/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wym/Desktop/gbet/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wym/Desktop/gbet/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
