{
  "module_name": "mcde_display_regs.h",
  "hash_id": "bdc6c73329560b8f4f987ec553ffa00227225cfae9ab4e0ef26eddba744f5b08",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/mcde/mcde_display_regs.h",
  "human_readable_source": " \n#ifndef __DRM_MCDE_DISPLAY_REGS\n#define __DRM_MCDE_DISPLAY_REGS\n\n \n#define MCDE_IMSCPP 0x00000104\n#define MCDE_RISPP 0x00000114\n#define MCDE_MISPP 0x00000124\n#define MCDE_SISPP 0x00000134\n\n#define MCDE_PP_VCMPA BIT(0)\n#define MCDE_PP_VCMPB BIT(1)\n#define MCDE_PP_VSCC0 BIT(2)\n#define MCDE_PP_VSCC1 BIT(3)\n#define MCDE_PP_VCMPC0 BIT(4)\n#define MCDE_PP_VCMPC1 BIT(5)\n#define MCDE_PP_ROTFD_A BIT(6)\n#define MCDE_PP_ROTFD_B BIT(7)\n\n \n#define MCDE_IMSCOVL 0x00000108\n#define MCDE_RISOVL 0x00000118\n#define MCDE_MISOVL 0x00000128\n#define MCDE_SISOVL 0x00000138\n\n \n#define MCDE_IMSCCHNL 0x0000010C\n#define MCDE_RISCHNL 0x0000011C\n#define MCDE_MISCHNL 0x0000012C\n#define MCDE_SISCHNL 0x0000013C\n\n \n#define MCDE_EXTSRCXA0 0x00000200\n#define MCDE_EXTSRCXA0_GROUPOFFSET 0x20\n#define MCDE_EXTSRCXA0_BASEADDRESS0_SHIFT 3\n#define MCDE_EXTSRCXA0_BASEADDRESS0_MASK 0xFFFFFFF8\n\n#define MCDE_EXTSRCXA1 0x00000204\n#define MCDE_EXTSRCXA1_GROUPOFFSET 0x20\n#define MCDE_EXTSRCXA1_BASEADDRESS1_SHIFT 3\n#define MCDE_EXTSRCXA1_BASEADDRESS1_MASK 0xFFFFFFF8\n\n \n#define MCDE_EXTSRC0CONF 0x0000020C\n#define MCDE_EXTSRC1CONF 0x0000022C\n#define MCDE_EXTSRC2CONF 0x0000024C\n#define MCDE_EXTSRC3CONF 0x0000026C\n#define MCDE_EXTSRC4CONF 0x0000028C\n#define MCDE_EXTSRC5CONF 0x000002AC\n#define MCDE_EXTSRC6CONF 0x000002CC\n#define MCDE_EXTSRC7CONF 0x000002EC\n#define MCDE_EXTSRC8CONF 0x0000030C\n#define MCDE_EXTSRC9CONF 0x0000032C\n#define MCDE_EXTSRCXCONF_GROUPOFFSET 0x20\n#define MCDE_EXTSRCXCONF_BUF_ID_SHIFT 0\n#define MCDE_EXTSRCXCONF_BUF_ID_MASK 0x00000003\n#define MCDE_EXTSRCXCONF_BUF_NB_SHIFT 2\n#define MCDE_EXTSRCXCONF_BUF_NB_MASK 0x0000000C\n#define MCDE_EXTSRCXCONF_PRI_OVLID_SHIFT 4\n#define MCDE_EXTSRCXCONF_PRI_OVLID_MASK 0x000000F0\n#define MCDE_EXTSRCXCONF_BPP_SHIFT 8\n#define MCDE_EXTSRCXCONF_BPP_MASK 0x00000F00\n#define MCDE_EXTSRCXCONF_BPP_1BPP_PAL 0\n#define MCDE_EXTSRCXCONF_BPP_2BPP_PAL 1\n#define MCDE_EXTSRCXCONF_BPP_4BPP_PAL 2\n#define MCDE_EXTSRCXCONF_BPP_8BPP_PAL 3\n#define MCDE_EXTSRCXCONF_BPP_RGB444 4\n#define MCDE_EXTSRCXCONF_BPP_ARGB4444 5\n#define MCDE_EXTSRCXCONF_BPP_IRGB1555 6\n#define MCDE_EXTSRCXCONF_BPP_RGB565 7\n#define MCDE_EXTSRCXCONF_BPP_RGB888 8\n#define MCDE_EXTSRCXCONF_BPP_XRGB8888 9\n#define MCDE_EXTSRCXCONF_BPP_ARGB8888 10\n#define MCDE_EXTSRCXCONF_BPP_YCBCR422 11\n#define MCDE_EXTSRCXCONF_BGR BIT(12)\n#define MCDE_EXTSRCXCONF_BEBO BIT(13)\n#define MCDE_EXTSRCXCONF_BEPO BIT(14)\n#define MCDE_EXTSRCXCONF_TUNNELING_BUFFER_HEIGHT_SHIFT 16\n#define MCDE_EXTSRCXCONF_TUNNELING_BUFFER_HEIGHT_MASK 0x0FFF0000\n\n \n#define MCDE_EXTSRC0CR 0x00000210\n#define MCDE_EXTSRC1CR 0x00000230\n#define MCDE_EXTSRC2CR 0x00000250\n#define MCDE_EXTSRC3CR 0x00000270\n#define MCDE_EXTSRC4CR 0x00000290\n#define MCDE_EXTSRC5CR 0x000002B0\n#define MCDE_EXTSRC6CR 0x000002D0\n#define MCDE_EXTSRC7CR 0x000002F0\n#define MCDE_EXTSRC8CR 0x00000310\n#define MCDE_EXTSRC9CR 0x00000330\n#define MCDE_EXTSRCXCR_SEL_MOD_SHIFT 0\n#define MCDE_EXTSRCXCR_SEL_MOD_MASK 0x00000003\n#define MCDE_EXTSRCXCR_SEL_MOD_EXTERNAL_SEL 0\n#define MCDE_EXTSRCXCR_SEL_MOD_AUTO_TOGGLE 1\n#define MCDE_EXTSRCXCR_SEL_MOD_SOFTWARE_SEL 2\n#define MCDE_EXTSRCXCR_MULTIOVL_CTRL_PRIMARY BIT(2)  \n#define MCDE_EXTSRCXCR_FS_DIV_DISABLE BIT(3)\n#define MCDE_EXTSRCXCR_FORCE_FS_DIV BIT(4)\n\n \n#define MCDE_EXTSRC6A2 0x000002C8\n\n \n#define MCDE_OVL0CR 0x00000400\n#define MCDE_OVL1CR 0x00000420\n#define MCDE_OVL2CR 0x00000440\n#define MCDE_OVL3CR 0x00000460\n#define MCDE_OVL4CR 0x00000480\n#define MCDE_OVL5CR 0x000004A0\n#define MCDE_OVLXCR_OVLEN BIT(0)\n#define MCDE_OVLXCR_COLCCTRL_DISABLED 0\n#define MCDE_OVLXCR_COLCCTRL_ENABLED_NO_SAT (1 << 1)\n#define MCDE_OVLXCR_COLCCTRL_ENABLED_SAT (2 << 1)\n#define MCDE_OVLXCR_CKEYGEN BIT(3)\n#define MCDE_OVLXCR_ALPHAPMEN BIT(4)\n#define MCDE_OVLXCR_OVLF BIT(5)\n#define MCDE_OVLXCR_OVLR BIT(6)\n#define MCDE_OVLXCR_OVLB BIT(7)\n#define MCDE_OVLXCR_FETCH_ROPC_SHIFT 8\n#define MCDE_OVLXCR_FETCH_ROPC_MASK 0x0000FF00\n#define MCDE_OVLXCR_STBPRIO_SHIFT 16\n#define MCDE_OVLXCR_STBPRIO_MASK 0x000F0000\n#define MCDE_OVLXCR_BURSTSIZE_SHIFT 20\n#define MCDE_OVLXCR_BURSTSIZE_MASK 0x00F00000\n#define MCDE_OVLXCR_BURSTSIZE_1W 0\n#define MCDE_OVLXCR_BURSTSIZE_2W 1\n#define MCDE_OVLXCR_BURSTSIZE_4W 2\n#define MCDE_OVLXCR_BURSTSIZE_8W 3\n#define MCDE_OVLXCR_BURSTSIZE_16W 4\n#define MCDE_OVLXCR_BURSTSIZE_HW_1W 8\n#define MCDE_OVLXCR_BURSTSIZE_HW_2W 9\n#define MCDE_OVLXCR_BURSTSIZE_HW_4W 10\n#define MCDE_OVLXCR_BURSTSIZE_HW_8W 11\n#define MCDE_OVLXCR_BURSTSIZE_HW_16W 12\n#define MCDE_OVLXCR_MAXOUTSTANDING_SHIFT 24\n#define MCDE_OVLXCR_MAXOUTSTANDING_MASK 0x0F000000\n#define MCDE_OVLXCR_MAXOUTSTANDING_1_REQ 0\n#define MCDE_OVLXCR_MAXOUTSTANDING_2_REQ 1\n#define MCDE_OVLXCR_MAXOUTSTANDING_4_REQ 2\n#define MCDE_OVLXCR_MAXOUTSTANDING_8_REQ 3\n#define MCDE_OVLXCR_MAXOUTSTANDING_16_REQ 4\n#define MCDE_OVLXCR_ROTBURSTSIZE_SHIFT 28\n#define MCDE_OVLXCR_ROTBURSTSIZE_MASK 0xF0000000\n#define MCDE_OVLXCR_ROTBURSTSIZE_1W 0\n#define MCDE_OVLXCR_ROTBURSTSIZE_2W 1\n#define MCDE_OVLXCR_ROTBURSTSIZE_4W 2\n#define MCDE_OVLXCR_ROTBURSTSIZE_8W 3\n#define MCDE_OVLXCR_ROTBURSTSIZE_16W 4\n#define MCDE_OVLXCR_ROTBURSTSIZE_HW_1W 8\n#define MCDE_OVLXCR_ROTBURSTSIZE_HW_2W 9\n#define MCDE_OVLXCR_ROTBURSTSIZE_HW_4W 10\n#define MCDE_OVLXCR_ROTBURSTSIZE_HW_8W 11\n#define MCDE_OVLXCR_ROTBURSTSIZE_HW_16W 12\n\n#define MCDE_OVL0CONF 0x00000404\n#define MCDE_OVL1CONF 0x00000424\n#define MCDE_OVL2CONF 0x00000444\n#define MCDE_OVL3CONF 0x00000464\n#define MCDE_OVL4CONF 0x00000484\n#define MCDE_OVL5CONF 0x000004A4\n#define MCDE_OVLXCONF_PPL_SHIFT 0\n#define MCDE_OVLXCONF_PPL_MASK 0x000007FF\n#define MCDE_OVLXCONF_EXTSRC_ID_SHIFT 11\n#define MCDE_OVLXCONF_EXTSRC_ID_MASK 0x00007800\n#define MCDE_OVLXCONF_LPF_SHIFT 16\n#define MCDE_OVLXCONF_LPF_MASK 0x07FF0000\n\n#define MCDE_OVL0CONF2 0x00000408\n#define MCDE_OVL1CONF2 0x00000428\n#define MCDE_OVL2CONF2 0x00000448\n#define MCDE_OVL3CONF2 0x00000468\n#define MCDE_OVL4CONF2 0x00000488\n#define MCDE_OVL5CONF2 0x000004A8\n#define MCDE_OVLXCONF2_BP_PER_PIXEL_ALPHA 0\n#define MCDE_OVLXCONF2_BP_CONSTANT_ALPHA BIT(0)\n#define MCDE_OVLXCONF2_ALPHAVALUE_SHIFT 1\n#define MCDE_OVLXCONF2_ALPHAVALUE_MASK 0x000001FE\n#define MCDE_OVLXCONF2_OPQ BIT(9)\n#define MCDE_OVLXCONF2_PIXOFF_SHIFT 10\n#define MCDE_OVLXCONF2_PIXOFF_MASK 0x0000FC00\n#define MCDE_OVLXCONF2_PIXELFETCHERWATERMARKLEVEL_SHIFT 16\n#define MCDE_OVLXCONF2_PIXELFETCHERWATERMARKLEVEL_MASK 0x1FFF0000\n\n#define MCDE_OVL0LJINC 0x0000040C\n#define MCDE_OVL1LJINC 0x0000042C\n#define MCDE_OVL2LJINC 0x0000044C\n#define MCDE_OVL3LJINC 0x0000046C\n#define MCDE_OVL4LJINC 0x0000048C\n#define MCDE_OVL5LJINC 0x000004AC\n\n#define MCDE_OVL0CROP 0x00000410\n#define MCDE_OVL1CROP 0x00000430\n#define MCDE_OVL2CROP 0x00000450\n#define MCDE_OVL3CROP 0x00000470\n#define MCDE_OVL4CROP 0x00000490\n#define MCDE_OVL5CROP 0x000004B0\n#define MCDE_OVLXCROP_TMRGN_SHIFT 0\n#define MCDE_OVLXCROP_TMRGN_MASK 0x003FFFFF\n#define MCDE_OVLXCROP_LMRGN_SHIFT 22\n#define MCDE_OVLXCROP_LMRGN_MASK 0xFFC00000\n\n#define MCDE_OVL0COMP 0x00000414\n#define MCDE_OVL1COMP 0x00000434\n#define MCDE_OVL2COMP 0x00000454\n#define MCDE_OVL3COMP 0x00000474\n#define MCDE_OVL4COMP 0x00000494\n#define MCDE_OVL5COMP 0x000004B4\n#define MCDE_OVLXCOMP_XPOS_SHIFT 0\n#define MCDE_OVLXCOMP_XPOS_MASK 0x000007FF\n#define MCDE_OVLXCOMP_CH_ID_SHIFT 11\n#define MCDE_OVLXCOMP_CH_ID_MASK 0x00007800\n#define MCDE_OVLXCOMP_YPOS_SHIFT 16\n#define MCDE_OVLXCOMP_YPOS_MASK 0x07FF0000\n#define MCDE_OVLXCOMP_Z_SHIFT 27\n#define MCDE_OVLXCOMP_Z_MASK 0x78000000\n\n \n#define MCDE_TVCRA 0x00000838\n#define MCDE_TVCRB 0x00000A38\n#define MCDE_TVCR_MOD_TV BIT(0)  \n#define MCDE_TVCR_INTEREN BIT(1)\n#define MCDE_TVCR_IFIELD BIT(2)\n#define MCDE_TVCR_TVMODE_SDTV_656P (0 << 3)\n#define MCDE_TVCR_TVMODE_SDTV_656P_LE (3 << 3)\n#define MCDE_TVCR_TVMODE_SDTV_656P_BE (4 << 3)\n#define MCDE_TVCR_SDTVMODE_Y0CBY1CR (0 << 6)\n#define MCDE_TVCR_SDTVMODE_CBY0CRY1 (1 << 6)\n#define MCDE_TVCR_AVRGEN BIT(8)\n#define MCDE_TVCR_CKINV BIT(9)\n\n \n#define MCDE_TVBL1A 0x0000083C\n#define MCDE_TVBL1B 0x00000A3C\n#define MCDE_TVBL1_BEL1_SHIFT 0  \n#define MCDE_TVBL1_BSL1_SHIFT 16  \n\n \n#define MCDE_TVISLA 0x00000840\n#define MCDE_TVISLB 0x00000A40\n#define MCDE_TVISL_FSL1_SHIFT 0  \n#define MCDE_TVISL_FSL2_SHIFT 16  \n\n \n#define MCDE_TVDVOA 0x00000844\n#define MCDE_TVDVOB 0x00000A44\n#define MCDE_TVDVO_DVO1_SHIFT 0  \n#define MCDE_TVDVO_DVO2_SHIFT 16\n\n \n#define MCDE_TVTIM1A 0x0000084C\n#define MCDE_TVTIM1B 0x00000A4C\n\n \n \n#define MCDE_TVLBALWA 0x00000850\n#define MCDE_TVLBALWB 0x00000A50\n#define MCDE_TVLBALW_LBW_SHIFT 0  \n#define MCDE_TVLBALW_ALW_SHIFT 16  \n\n \n#define MCDE_TVBL2A 0x00000854\n#define MCDE_TVBL2B 0x00000A54\n#define MCDE_TVBL2_BEL2_SHIFT 0  \n#define MCDE_TVBL2_BSL2_SHIFT 16  \n\n \n#define MCDE_TVBLUA 0x00000858\n#define MCDE_TVBLUB 0x00000A58\n#define MCDE_TVBLU_TVBLU_SHIFT 0  \n#define MCDE_TVBLU_TVBCB_SHIFT 8  \n#define MCDE_TVBLU_TVBCR_SHIFT 16  \n\n \n#define MCDE_LCDTIM1A 0x00000860\n#define MCDE_LCDTIM1B 0x00000A60\n \n#define MCDE_LCDTIM1B_IVP BIT(19)\n \n#define MCDE_LCDTIM1B_IVS BIT(20)\n \n#define MCDE_LCDTIM1B_IHS BIT(21)\n \n#define MCDE_LCDTIM1B_IPC BIT(22)\n \n#define MCDE_LCDTIM1B_IOE BIT(23)\n\n#define MCDE_CRC 0x00000C00\n#define MCDE_CRC_C1EN BIT(2)\n#define MCDE_CRC_C2EN BIT(3)\n#define MCDE_CRC_SYCEN0 BIT(7)\n#define MCDE_CRC_SYCEN1 BIT(8)\n#define MCDE_CRC_SIZE1 BIT(9)\n#define MCDE_CRC_SIZE2 BIT(10)\n#define MCDE_CRC_YUVCONVC1EN BIT(15)\n#define MCDE_CRC_CS1EN BIT(16)\n#define MCDE_CRC_CS2EN BIT(17)\n#define MCDE_CRC_CS1POL BIT(19)\n#define MCDE_CRC_CS2POL BIT(20)\n#define MCDE_CRC_CD1POL BIT(21)\n#define MCDE_CRC_CD2POL BIT(22)\n#define MCDE_CRC_WR1POL BIT(23)\n#define MCDE_CRC_WR2POL BIT(24)\n#define MCDE_CRC_RD1POL BIT(25)\n#define MCDE_CRC_RD2POL BIT(26)\n#define MCDE_CRC_SYNCCTRL_SHIFT 29\n#define MCDE_CRC_SYNCCTRL_MASK 0x60000000\n#define MCDE_CRC_SYNCCTRL_NO_SYNC 0\n#define MCDE_CRC_SYNCCTRL_DBI0 1\n#define MCDE_CRC_SYNCCTRL_DBI1 2\n#define MCDE_CRC_SYNCCTRL_PING_PONG 3\n#define MCDE_CRC_CLAMPC1EN BIT(31)\n\n#define MCDE_VSCRC0 0x00000C5C\n#define MCDE_VSCRC1 0x00000C60\n#define MCDE_VSCRC_VSPMIN_MASK 0x00000FFF\n#define MCDE_VSCRC_VSPMAX_SHIFT 12\n#define MCDE_VSCRC_VSPMAX_MASK 0x00FFF000\n#define MCDE_VSCRC_VSPDIV_SHIFT 24\n#define MCDE_VSCRC_VSPDIV_MASK 0x07000000\n#define MCDE_VSCRC_VSPDIV_MCDECLK_DIV_1 0\n#define MCDE_VSCRC_VSPDIV_MCDECLK_DIV_2 1\n#define MCDE_VSCRC_VSPDIV_MCDECLK_DIV_4 2\n#define MCDE_VSCRC_VSPDIV_MCDECLK_DIV_8 3\n#define MCDE_VSCRC_VSPDIV_MCDECLK_DIV_16 4\n#define MCDE_VSCRC_VSPDIV_MCDECLK_DIV_32 5\n#define MCDE_VSCRC_VSPDIV_MCDECLK_DIV_64 6\n#define MCDE_VSCRC_VSPDIV_MCDECLK_DIV_128 7\n#define MCDE_VSCRC_VSPOL BIT(27)  \n#define MCDE_VSCRC_VSSEL BIT(28)  \n#define MCDE_VSCRC_VSDBL BIT(29)\n\n \n#define MCDE_CHNL0CONF 0x00000600\n#define MCDE_CHNL1CONF 0x00000620\n#define MCDE_CHNL2CONF 0x00000640\n#define MCDE_CHNL3CONF 0x00000660\n#define MCDE_CHNLXCONF_PPL_SHIFT 0\n#define MCDE_CHNLXCONF_PPL_MASK 0x000007FF\n#define MCDE_CHNLXCONF_LPF_SHIFT 16\n#define MCDE_CHNLXCONF_LPF_MASK 0x07FF0000\n#define MCDE_MAX_WIDTH 2048\n\n \n#define MCDE_CHNL0STAT 0x00000604\n#define MCDE_CHNL1STAT 0x00000624\n#define MCDE_CHNL2STAT 0x00000644\n#define MCDE_CHNL3STAT 0x00000664\n#define MCDE_CHNLXSTAT_CHNLRD BIT(0)\n#define MCDE_CHNLXSTAT_CHNLA BIT(1)\n#define MCDE_CHNLXSTAT_CHNLBLBCKGND_EN BIT(16)\n#define MCDE_CHNLXSTAT_PPLX2_V422 BIT(17)\n#define MCDE_CHNLXSTAT_LPFX2_V422 BIT(18)\n\n \n#define MCDE_CHNL0SYNCHMOD 0x00000608\n#define MCDE_CHNL1SYNCHMOD 0x00000628\n#define MCDE_CHNL2SYNCHMOD 0x00000648\n#define MCDE_CHNL3SYNCHMOD 0x00000668\n\n#define MCDE_CHNLXSYNCHMOD_SRC_SYNCH_SHIFT 0\n#define MCDE_CHNLXSYNCHMOD_SRC_SYNCH_MASK 0x00000003\n#define MCDE_CHNLXSYNCHMOD_SRC_SYNCH_HARDWARE 0\n#define MCDE_CHNLXSYNCHMOD_SRC_SYNCH_NO_SYNCH 1\n#define MCDE_CHNLXSYNCHMOD_SRC_SYNCH_SOFTWARE 2\n#define MCDE_CHNLXSYNCHMOD_OUT_SYNCH_SRC_SHIFT 2\n#define MCDE_CHNLXSYNCHMOD_OUT_SYNCH_SRC_MASK 0x0000001C\n#define MCDE_CHNLXSYNCHMOD_OUT_SYNCH_SRC_FORMATTER 0\n#define MCDE_CHNLXSYNCHMOD_OUT_SYNCH_SRC_TE0 1\n#define MCDE_CHNLXSYNCHMOD_OUT_SYNCH_SRC_TE1 2\n\n \n#define MCDE_CHNL0SYNCHSW 0x0000060C\n#define MCDE_CHNL1SYNCHSW 0x0000062C\n#define MCDE_CHNL2SYNCHSW 0x0000064C\n#define MCDE_CHNL3SYNCHSW 0x0000066C\n#define MCDE_CHNLXSYNCHSW_SW_TRIG BIT(0)\n\n#define MCDE_CHNL0BCKGNDCOL 0x00000610\n#define MCDE_CHNL1BCKGNDCOL 0x00000630\n#define MCDE_CHNL2BCKGNDCOL 0x00000650\n#define MCDE_CHNL3BCKGNDCOL 0x00000670\n#define MCDE_CHNLXBCKGNDCOL_B_SHIFT 0\n#define MCDE_CHNLXBCKGNDCOL_B_MASK 0x000000FF\n#define MCDE_CHNLXBCKGNDCOL_G_SHIFT 8\n#define MCDE_CHNLXBCKGNDCOL_G_MASK 0x0000FF00\n#define MCDE_CHNLXBCKGNDCOL_R_SHIFT 16\n#define MCDE_CHNLXBCKGNDCOL_R_MASK 0x00FF0000\n\n#define MCDE_CHNL0MUXING 0x00000614\n#define MCDE_CHNL1MUXING 0x00000634\n#define MCDE_CHNL2MUXING 0x00000654\n#define MCDE_CHNL3MUXING 0x00000674\n#define MCDE_CHNLXMUXING_FIFO_ID_FIFO_A 0\n#define MCDE_CHNLXMUXING_FIFO_ID_FIFO_B 1\n#define MCDE_CHNLXMUXING_FIFO_ID_FIFO_C0 2\n#define MCDE_CHNLXMUXING_FIFO_ID_FIFO_C1 3\n\n \n#define MCDE_CRA0 0x00000800\n#define MCDE_CRB0 0x00000A00\n#define MCDE_CRX0_FLOEN BIT(0)\n#define MCDE_CRX0_POWEREN BIT(1)\n#define MCDE_CRX0_BLENDEN BIT(2)\n#define MCDE_CRX0_AFLICKEN BIT(3)\n#define MCDE_CRX0_PALEN BIT(4)\n#define MCDE_CRX0_DITHEN BIT(5)\n#define MCDE_CRX0_GAMEN BIT(6)\n#define MCDE_CRX0_KEYCTRL_SHIFT 7\n#define MCDE_CRX0_KEYCTRL_MASK 0x00000380\n#define MCDE_CRX0_KEYCTRL_OFF 0\n#define MCDE_CRX0_KEYCTRL_ALPHA_RGB 1\n#define MCDE_CRX0_KEYCTRL_RGB 2\n#define MCDE_CRX0_KEYCTRL_FALPHA_FRGB 4\n#define MCDE_CRX0_KEYCTRL_FRGB 5\n#define MCDE_CRX0_BLENDCTRL BIT(10)\n#define MCDE_CRX0_FLICKMODE_SHIFT 11\n#define MCDE_CRX0_FLICKMODE_MASK 0x00001800\n#define MCDE_CRX0_FLICKMODE_FORCE_FILTER_0 0\n#define MCDE_CRX0_FLICKMODE_ADAPTIVE 1\n#define MCDE_CRX0_FLICKMODE_TEST_MODE 2\n#define MCDE_CRX0_FLOCKFORMAT_RGB BIT(13)  \n#define MCDE_CRX0_PALMODE_GAMMA BIT(14)  \n#define MCDE_CRX0_OLEDEN BIT(15)\n#define MCDE_CRX0_ALPHABLEND_SHIFT 16\n#define MCDE_CRX0_ALPHABLEND_MASK 0x00FF0000\n#define MCDE_CRX0_ROTEN BIT(24)\n\n#define MCDE_CRA1 0x00000804\n#define MCDE_CRB1 0x00000A04\n#define MCDE_CRX1_PCD_SHIFT 0\n#define MCDE_CRX1_PCD_MASK 0x000003FF\n#define MCDE_CRX1_PCD_BITS 10\n#define MCDE_CRX1_CLKSEL_SHIFT 10\n#define MCDE_CRX1_CLKSEL_MASK 0x00001C00\n#define MCDE_CRX1_CLKSEL_CLKPLL72 0\n#define MCDE_CRX1_CLKSEL_CLKPLL27 2\n#define MCDE_CRX1_CLKSEL_TV1CLK 3\n#define MCDE_CRX1_CLKSEL_TV2CLK 4\n#define MCDE_CRX1_CLKSEL_MCDECLK 5\n#define MCDE_CRX1_CDWIN_SHIFT 13\n#define MCDE_CRX1_CDWIN_MASK 0x0001E000\n#define MCDE_CRX1_CDWIN_8BPP_C1 0\n#define MCDE_CRX1_CDWIN_12BPP_C1 1\n#define MCDE_CRX1_CDWIN_12BPP_C2 2\n#define MCDE_CRX1_CDWIN_16BPP_C1 3\n#define MCDE_CRX1_CDWIN_16BPP_C2 4\n#define MCDE_CRX1_CDWIN_16BPP_C3 5\n#define MCDE_CRX1_CDWIN_18BPP_C1 6\n#define MCDE_CRX1_CDWIN_18BPP_C2 7\n#define MCDE_CRX1_CDWIN_24BPP 8\n#define MCDE_CRX1_OUTBPP_SHIFT 25\n#define MCDE_CRX1_OUTBPP_MASK 0x1E000000\n#define MCDE_CRX1_OUTBPP_MONO1 0\n#define MCDE_CRX1_OUTBPP_MONO2 1\n#define MCDE_CRX1_OUTBPP_MONO4 2\n#define MCDE_CRX1_OUTBPP_MONO8 3\n#define MCDE_CRX1_OUTBPP_8BPP 4\n#define MCDE_CRX1_OUTBPP_12BPP 5\n#define MCDE_CRX1_OUTBPP_15BPP 6\n#define MCDE_CRX1_OUTBPP_16BPP 7\n#define MCDE_CRX1_OUTBPP_18BPP 8\n#define MCDE_CRX1_OUTBPP_24BPP 9\n#define MCDE_CRX1_BCD BIT(29)\n#define MCDE_CRA1_CLKTYPE_TVXCLKSEL1 BIT(30)  \n\n#define MCDE_COLKEYA 0x00000808\n#define MCDE_COLKEYB 0x00000A08\n\n#define MCDE_FCOLKEYA 0x0000080C\n#define MCDE_FCOLKEYB 0x00000A0C\n\n#define MCDE_RGBCONV1A 0x00000810\n#define MCDE_RGBCONV1B 0x00000A10\n\n#define MCDE_RGBCONV2A 0x00000814\n#define MCDE_RGBCONV2B 0x00000A14\n\n#define MCDE_RGBCONV3A 0x00000818\n#define MCDE_RGBCONV3B 0x00000A18\n\n#define MCDE_RGBCONV4A 0x0000081C\n#define MCDE_RGBCONV4B 0x00000A1C\n\n#define MCDE_RGBCONV5A 0x00000820\n#define MCDE_RGBCONV5B 0x00000A20\n\n#define MCDE_RGBCONV6A 0x00000824\n#define MCDE_RGBCONV6B 0x00000A24\n\n \n#define MCDE_ROTACONF 0x0000087C\n#define MCDE_ROTBCONF 0x00000A7C\n\n \n#define MCDE_SYNCHCONFA 0x00000880\n#define MCDE_SYNCHCONFB 0x00000A80\n#define MCDE_SYNCHCONF_HWREQVEVENT_SHIFT 0\n#define MCDE_SYNCHCONF_HWREQVEVENT_VSYNC (0 << 0)\n#define MCDE_SYNCHCONF_HWREQVEVENT_BACK_PORCH (1 << 0)\n#define MCDE_SYNCHCONF_HWREQVEVENT_ACTIVE_VIDEO (2 << 0)\n#define MCDE_SYNCHCONF_HWREQVEVENT_FRONT_PORCH (3 << 0)\n#define MCDE_SYNCHCONF_HWREQVCNT_SHIFT 2  \n#define MCDE_SYNCHCONF_SWINTVEVENT_VSYNC (0 << 16)\n#define MCDE_SYNCHCONF_SWINTVEVENT_BACK_PORCH (1 << 16)\n#define MCDE_SYNCHCONF_SWINTVEVENT_ACTIVE_VIDEO (2 << 16)\n#define MCDE_SYNCHCONF_SWINTVEVENT_FRONT_PORCH (3 << 16)\n#define MCDE_SYNCHCONF_SWINTVCNT_SHIFT 18  \n\n \n#define MCDE_CTRLA 0x00000884\n#define MCDE_CTRLB 0x00000A84\n#define MCDE_CTRLX_FIFOWTRMRK_SHIFT 0\n#define MCDE_CTRLX_FIFOWTRMRK_MASK 0x000003FF\n#define MCDE_CTRLX_FIFOEMPTY BIT(12)\n#define MCDE_CTRLX_FIFOFULL BIT(13)\n#define MCDE_CTRLX_FORMID_SHIFT 16\n#define MCDE_CTRLX_FORMID_MASK 0x00070000\n#define MCDE_CTRLX_FORMID_DSI0VID 0\n#define MCDE_CTRLX_FORMID_DSI0CMD 1\n#define MCDE_CTRLX_FORMID_DSI1VID 2\n#define MCDE_CTRLX_FORMID_DSI1CMD 3\n#define MCDE_CTRLX_FORMID_DSI2VID 4\n#define MCDE_CTRLX_FORMID_DSI2CMD 5\n#define MCDE_CTRLX_FORMID_DPIA 0\n#define MCDE_CTRLX_FORMID_DPIB 1\n#define MCDE_CTRLX_FORMTYPE_SHIFT 20\n#define MCDE_CTRLX_FORMTYPE_MASK 0x00700000\n#define MCDE_CTRLX_FORMTYPE_DPITV 0\n#define MCDE_CTRLX_FORMTYPE_DBI 1\n#define MCDE_CTRLX_FORMTYPE_DSI 2\n\n#define MCDE_DSIVID0CONF0 0x00000E00\n#define MCDE_DSICMD0CONF0 0x00000E20\n#define MCDE_DSIVID1CONF0 0x00000E40\n#define MCDE_DSICMD1CONF0 0x00000E60\n#define MCDE_DSIVID2CONF0 0x00000E80\n#define MCDE_DSICMD2CONF0 0x00000EA0\n#define MCDE_DSICONF0_BLANKING_SHIFT 0\n#define MCDE_DSICONF0_BLANKING_MASK 0x000000FF\n#define MCDE_DSICONF0_VID_MODE_CMD 0\n#define MCDE_DSICONF0_VID_MODE_VID BIT(12)\n#define MCDE_DSICONF0_CMD8 BIT(13)\n#define MCDE_DSICONF0_BIT_SWAP BIT(16)\n#define MCDE_DSICONF0_BYTE_SWAP BIT(17)\n#define MCDE_DSICONF0_DCSVID_NOTGEN BIT(18)\n#define MCDE_DSICONF0_PACKING_SHIFT 20\n#define MCDE_DSICONF0_PACKING_MASK 0x00700000\n#define MCDE_DSICONF0_PACKING_RGB565 0\n#define MCDE_DSICONF0_PACKING_RGB666 1\n#define MCDE_DSICONF0_PACKING_RGB888 2\n#define MCDE_DSICONF0_PACKING_BGR888 3\n#define MCDE_DSICONF0_PACKING_HDTV 4\n\n#define MCDE_DSIVID0FRAME 0x00000E04\n#define MCDE_DSICMD0FRAME 0x00000E24\n#define MCDE_DSIVID1FRAME 0x00000E44\n#define MCDE_DSICMD1FRAME 0x00000E64\n#define MCDE_DSIVID2FRAME 0x00000E84\n#define MCDE_DSICMD2FRAME 0x00000EA4\n\n#define MCDE_DSIVID0PKT 0x00000E08\n#define MCDE_DSICMD0PKT 0x00000E28\n#define MCDE_DSIVID1PKT 0x00000E48\n#define MCDE_DSICMD1PKT 0x00000E68\n#define MCDE_DSIVID2PKT 0x00000E88\n#define MCDE_DSICMD2PKT 0x00000EA8\n\n#define MCDE_DSIVID0SYNC 0x00000E0C\n#define MCDE_DSICMD0SYNC 0x00000E2C\n#define MCDE_DSIVID1SYNC 0x00000E4C\n#define MCDE_DSICMD1SYNC 0x00000E6C\n#define MCDE_DSIVID2SYNC 0x00000E8C\n#define MCDE_DSICMD2SYNC 0x00000EAC\n\n#define MCDE_DSIVID0CMDW 0x00000E10\n#define MCDE_DSICMD0CMDW 0x00000E30\n#define MCDE_DSIVID1CMDW 0x00000E50\n#define MCDE_DSICMD1CMDW 0x00000E70\n#define MCDE_DSIVID2CMDW 0x00000E90\n#define MCDE_DSICMD2CMDW 0x00000EB0\n#define MCDE_DSIVIDXCMDW_CMDW_CONTINUE_SHIFT 0\n#define MCDE_DSIVIDXCMDW_CMDW_CONTINUE_MASK 0x0000FFFF\n#define MCDE_DSIVIDXCMDW_CMDW_START_SHIFT 16\n#define MCDE_DSIVIDXCMDW_CMDW_START_MASK 0xFFFF0000\n\n#define MCDE_DSIVID0DELAY0 0x00000E14\n#define MCDE_DSICMD0DELAY0 0x00000E34\n#define MCDE_DSIVID1DELAY0 0x00000E54\n#define MCDE_DSICMD1DELAY0 0x00000E74\n#define MCDE_DSIVID2DELAY0 0x00000E94\n#define MCDE_DSICMD2DELAY0 0x00000EB4\n\n#define MCDE_DSIVID0DELAY1 0x00000E18\n#define MCDE_DSICMD0DELAY1 0x00000E38\n#define MCDE_DSIVID1DELAY1 0x00000E58\n#define MCDE_DSICMD1DELAY1 0x00000E78\n#define MCDE_DSIVID2DELAY1 0x00000E98\n#define MCDE_DSICMD2DELAY1 0x00000EB8\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}