   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"lpc_system_init.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	1
  19              		.global	Port_Init
  20              		.thumb
  21              		.thumb_func
  23              	Port_Init:
  24              	.LFB56:
  25              		.file 1 "../Source Files/lpc_system_init.c"
   1:../Source Files/lpc_system_init.c **** /**********************************************************************
   2:../Source Files/lpc_system_init.c **** * $Id$		lpc_system_init.c
   3:../Source Files/lpc_system_init.c **** *//**
   4:../Source Files/lpc_system_init.c **** * @file		lpc_system_init.c
   5:../Source Files/lpc_system_init.c **** * @brief	Contains all functions support for SYSTEM INIT library
   6:../Source Files/lpc_system_init.c **** * 			on LPC17xx
   7:../Source Files/lpc_system_init.c **** * @version	1.0
   8:../Source Files/lpc_system_init.c **** * @date		24. July. 2013
   9:../Source Files/lpc_system_init.c **** * @author	Dwijay.Edutech Learning Solutions
  10:../Source Files/lpc_system_init.c **** ***********************************************************************
  11:../Source Files/lpc_system_init.c **** * Software that is described herein is for illustrative purposes only
  12:../Source Files/lpc_system_init.c **** * which provides customers with programming information regarding the
  13:../Source Files/lpc_system_init.c **** * products. This software is supplied "AS IS" without any warranties.
  14:../Source Files/lpc_system_init.c **** * NXP Semiconductors assumes no responsibility or liability for the
  15:../Source Files/lpc_system_init.c **** * use of the software, conveys no license or title under any patent,
  16:../Source Files/lpc_system_init.c **** * copyright, or mask work right to the product. NXP Semiconductors
  17:../Source Files/lpc_system_init.c **** * reserves the right to make changes in the software without
  18:../Source Files/lpc_system_init.c **** * notification. NXP Semiconductors also make no representation or
  19:../Source Files/lpc_system_init.c **** * warranty that such application will be suitable for the specified
  20:../Source Files/lpc_system_init.c **** * use without further testing or modification.
  21:../Source Files/lpc_system_init.c **** **********************************************************************/
  22:../Source Files/lpc_system_init.c **** 
  23:../Source Files/lpc_system_init.c **** /* Peripheral group ----------------------------------------------------------- */
  24:../Source Files/lpc_system_init.c **** /** @addtogroup SYSTEM_INIT
  25:../Source Files/lpc_system_init.c ****  * @{
  26:../Source Files/lpc_system_init.c ****  */
  27:../Source Files/lpc_system_init.c **** 
  28:../Source Files/lpc_system_init.c **** /* Includes ------------------------------------------------------------------- */
  29:../Source Files/lpc_system_init.c **** #include "lpc_system_init.h"
  30:../Source Files/lpc_system_init.c **** 
  31:../Source Files/lpc_system_init.c **** /* If this source file built with example, the LPC17xx FW library configuration
  32:../Source Files/lpc_system_init.c ****  * file in each example directory ("lpc17xx_libcfg.h") must be included,
  33:../Source Files/lpc_system_init.c ****  * otherwise the default FW library configuration file must be included instead
  34:../Source Files/lpc_system_init.c ****  */
  35:../Source Files/lpc_system_init.c **** 
  36:../Source Files/lpc_system_init.c **** /** @addtogroup SYSTEM_INIT_Public_Functions
  37:../Source Files/lpc_system_init.c ****  * @{
  38:../Source Files/lpc_system_init.c ****  */
  39:../Source Files/lpc_system_init.c **** 
  40:../Source Files/lpc_system_init.c **** /* Public Functions ----------------------------------------------------------- */
  41:../Source Files/lpc_system_init.c **** /*********************************************************************//**
  42:../Source Files/lpc_system_init.c ****  * @brief	Initial System Init using Port and Peripheral
  43:../Source Files/lpc_system_init.c ****  * @param[in]	None
  44:../Source Files/lpc_system_init.c ****  * @return 		None
  45:../Source Files/lpc_system_init.c ****  **********************************************************************/
  46:../Source Files/lpc_system_init.c **** void System_Init(void)
  47:../Source Files/lpc_system_init.c **** {
  48:../Source Files/lpc_system_init.c **** 	LPC_WDT->WDMOD &= ~WDT_WDMOD_WDEN;  // Disable Watchdog
  49:../Source Files/lpc_system_init.c **** 	SystemInit();						// Initialize system and update core clock
  50:../Source Files/lpc_system_init.c **** 	Port_Init();                        // Port Initialization
  51:../Source Files/lpc_system_init.c **** 	SYSTICK_Config();                   // Systick Initialization
  52:../Source Files/lpc_system_init.c **** 	led_delay = 1000;                   // Heart Beat rate of 1Sec toggle
  53:../Source Files/lpc_system_init.c **** 	NVIC_SetPriority(SysTick_IRQn, 0);  // Set SysTick as Highest Priority
  54:../Source Files/lpc_system_init.c **** 
  55:../Source Files/lpc_system_init.c **** 	UART_Config(LPC_UART0, 115200);       // Uart0 Initialize at 9600 Baud Rate
  56:../Source Files/lpc_system_init.c **** 	SSP_Config (LPC_SSP1);              // Initialize SPI
  57:../Source Files/lpc_system_init.c **** 	I2C_Config (LPC_I2C0);              // Initialize I2C0
  58:../Source Files/lpc_system_init.c **** 	GLCD_Init();                        // Initialize GLCD
  59:../Source Files/lpc_system_init.c **** }
  60:../Source Files/lpc_system_init.c **** 
  61:../Source Files/lpc_system_init.c **** /*********************************************************************//**
  62:../Source Files/lpc_system_init.c ****  * @brief 		General Port Initialization
  63:../Source Files/lpc_system_init.c ****  * @param[in]	None
  64:../Source Files/lpc_system_init.c ****  * @return 		None
  65:../Source Files/lpc_system_init.c ****  **********************************************************************/
  66:../Source Files/lpc_system_init.c **** void Port_Init(void)
  67:../Source Files/lpc_system_init.c **** {
  26              		.loc 1 67 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  68:../Source Files/lpc_system_init.c **** 	GPIO_SetDir(3, _BIT(25), 1);        // Set HeartBeat Led P3.25 to Output
  31              		.loc 1 68 0
  32 0000 0320     		movs	r0, #3
  33 0002 4FF00071 		mov	r1, #33554432
  34 0006 0122     		movs	r2, #1
  69:../Source Files/lpc_system_init.c **** }
  35              		.loc 1 69 0
  68:../Source Files/lpc_system_init.c **** 	GPIO_SetDir(3, _BIT(25), 1);        // Set HeartBeat Led P3.25 to Output
  36              		.loc 1 68 0
  37 0008 FFF7FEBF 		b	GPIO_SetDir
  38              	.LVL0:
  39              		.cfi_endproc
  40              	.LFE56:
  42              		.align	1
  43              		.global	System_Init
  44              		.thumb
  45              		.thumb_func
  47              	System_Init:
  48              	.LFB55:
  47:../Source Files/lpc_system_init.c **** {
  49              		.loc 1 47 0
  50              		.cfi_startproc
  51              		@ args = 0, pretend = 0, frame = 0
  52              		@ frame_needed = 0, uses_anonymous_args = 0
  53 000c 08B5     		push	{r3, lr}
  54              	.LCFI0:
  55              		.cfi_def_cfa_offset 8
  56              		.cfi_offset 3, -8
  57              		.cfi_offset 14, -4
  48:../Source Files/lpc_system_init.c **** 	LPC_WDT->WDMOD &= ~WDT_WDMOD_WDEN;  // Disable Watchdog
  58              		.loc 1 48 0
  59 000e 4FF08043 		mov	r3, #1073741824
  60 0012 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2
  61 0014 02F0FE00 		and	r0, r2, #254
  62 0018 1870     		strb	r0, [r3, #0]
  49:../Source Files/lpc_system_init.c **** 	SystemInit();						// Initialize system and update core clock
  63              		.loc 1 49 0
  64 001a FFF7FEFF 		bl	SystemInit
  65              	.LVL1:
  50:../Source Files/lpc_system_init.c **** 	Port_Init();                        // Port Initialization
  66              		.loc 1 50 0
  67 001e FFF7FEFF 		bl	Port_Init
  68              	.LVL2:
  51:../Source Files/lpc_system_init.c **** 	SYSTICK_Config();                   // Systick Initialization
  69              		.loc 1 51 0
  70 0022 FFF7FEFF 		bl	SYSTICK_Config
  71              	.LVL3:
  52:../Source Files/lpc_system_init.c **** 	led_delay = 1000;                   // Heart Beat rate of 1Sec toggle
  72              		.loc 1 52 0
  73 0026 0B4B     		ldr	r3, .L3
  74              	.LBB4:
  75              	.LBB5:
  76              		.file 2 "C:\\E_Workspace\\LPC1768\\Eg2\\CM3 Core/core_cm3.h"
   1:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /**************************************************************************//**
   2:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  * @file     core_cm3.h
   3:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  * @version  V2.01
   5:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  * @date     06. December 2010
   6:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  *
   7:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  * @note
   8:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  * Copyright (C) 2009-2010 ARM Limited. All rights reserved.
   9:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  *
  10:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  * @par
  11:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  * within development tools that are supporting such ARM based processors.
  14:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  *
  15:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  * @par
  16:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  *
  22:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  ******************************************************************************/
  23:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #if defined ( __ICCARM__ )
  24:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #endif
  26:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  27:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #ifdef __cplusplus
  28:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  extern "C" {
  29:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #endif
  30:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  31:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  34:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  35:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /*******************************************************************************
  36:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  *                 CMSIS definitions
  37:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  ******************************************************************************/
  38:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** @ingroup  CMSIS
  39:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  * @addtogroup CMSIS_core_definitions CMSIS Core Definitions
  40:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  41:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****    - CMSIS version number
  42:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****    - Cortex-M core
  43:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****    - Cortex-M core Revision Number
  44:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   @{
  45:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
  46:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  47:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /*  CMSIS CM3 definitions */
  48:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x02)                                                       /*!<
  49:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x00)                                                       /*!<
  50:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  51:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  52:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  53:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  54:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  55:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #if defined ( __CC_ARM   )
  56:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  57:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  58:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  59:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #elif defined ( __ICCARM__ )
  60:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  61:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  62:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  63:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #elif defined   (  __GNUC__  )
  64:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  65:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  66:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  67:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #elif defined   (  __TASKING__  )
  68:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  69:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  70:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  71:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #endif
  72:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  73:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #include <stdint.h>                      /*!< standard types definitions                      */
  74:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #include "core_cmInstr.h"                /*!< Core Instruction Access                         */
  75:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #include "core_cmFunc.h"                 /*!< Core Function Access                            */
  76:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  77:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
  78:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  79:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  80:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #ifndef __CMSIS_GENERIC
  81:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  82:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
  83:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
  84:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  85:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
  86:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #ifdef __cplusplus
  87:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   #define     __I     volatile           /*!< defines 'read only' permissions                 */
  88:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #else
  89:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   #define     __I     volatile const     /*!< defines 'read only' permissions                 */
  90:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #endif
  91:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define     __O     volatile             /*!< defines 'write only' permissions                */
  92:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define     __IO    volatile             /*!< defines 'read / write' permissions              */
  93:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  94:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /*@} end of group CMSIS_core_definitions */
  95:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  96:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  97:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
  98:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /*******************************************************************************
  99:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  *                 Register Abstraction
 100:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  ******************************************************************************/
 101:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 102:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** @ingroup  CMSIS
 103:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  * @addtogroup CMSIS_core_register CMSIS Core Register
 104:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   Core Register contain:
 105:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   - Core Register
 106:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   - Core NVIC Register
 107:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   - Core SCB Register
 108:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   - Core SysTick Register
 109:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   - Core Debug Register
 110:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   - Core MPU Register
 111:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** */
 112:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 113:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS_core_register
 114:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \defgroup CMSIS_CORE CMSIS Core
 115:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   Type definitions for the Cortex-M Core Registers
 116:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   @{
 117:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 118:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 119:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 120:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 121:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** typedef union
 122:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** {
 123:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   struct
 124:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   {
 125:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #if (__CORTEX_M != 0x04)
 126:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 127:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #else
 128:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 129:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 130:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 131:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #endif
 132:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 133:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 134:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 135:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 136:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 137:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 138:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 139:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** } APSR_Type;
 140:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 141:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 142:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 143:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 144:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** typedef union
 145:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** {
 146:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   struct
 147:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   {
 148:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 149:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 150:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 151:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 152:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** } IPSR_Type;
 153:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 154:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 155:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 156:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 157:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** typedef union
 158:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** {
 159:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   struct
 160:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   {
 161:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 162:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #if (__CORTEX_M != 0x04)
 163:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 164:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #else
 165:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 166:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 167:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 168:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #endif
 169:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 170:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 171:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 172:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 173:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 174:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 175:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 176:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 177:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 178:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** } xPSR_Type;
 179:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 180:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 181:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 182:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 183:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** typedef union
 184:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** {
 185:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   struct
 186:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   {
 187:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 188:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 189:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 190:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 191:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 192:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 193:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** } CONTROL_Type;
 194:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 195:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /*@} end of group CMSIS_CORE */
 196:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 197:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 198:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS_core_register
 199:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \defgroup CMSIS_NVIC CMSIS NVIC
 200:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   Type definitions for the Cortex-M NVIC Registers
 201:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   @{
 202:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 203:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 204:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 205:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 206:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** typedef struct
 207:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** {
 208:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 209:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****        uint32_t RESERVED0[24];
 210:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 211:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****        uint32_t RSERVED1[24];
 212:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 213:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****        uint32_t RESERVED2[24];
 214:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 215:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****        uint32_t RESERVED3[24];
 216:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 217:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****        uint32_t RESERVED4[56];
 218:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 219:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****        uint32_t RESERVED5[644];
 220:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 221:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** }  NVIC_Type;
 222:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 223:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /*@} end of group CMSIS_NVIC */
 224:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 225:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 226:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS_core_register
 227:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \defgroup CMSIS_SCB CMSIS SCB
 228:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   Type definitions for the Cortex-M System Control Block Registers
 229:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   @{
 230:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 231:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 232:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \brief  Structure type to access the System Control Block (SCB).
 233:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 234:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** typedef struct
 235:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** {
 236:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPU ID Base Register            
 237:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control State Register
 238:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 239:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt / Reset Co
 240:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 241:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 242:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 243:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 244:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 245:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  Hard Fault Status Register      
 246:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 247:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  Mem Manage Address Register     
 248:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  Bus Fault Address Register      
 249:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 250:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 251:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 252:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 253:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 254:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  ISA Feature Register            
 255:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** } SCB_Type;
 256:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 257:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* SCB CPUID Register Definitions */
 258:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 259:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 260:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 261:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 262:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 263:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 264:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 265:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 266:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 267:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 268:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 269:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 270:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 271:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 272:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 273:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 274:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 275:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 276:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 277:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 278:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 279:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 280:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 281:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 282:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 283:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 284:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 285:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 286:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 287:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 288:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 289:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 290:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 291:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 292:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 293:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 294:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 295:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 296:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 297:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 298:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 299:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 300:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 301:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 302:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 303:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 304:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 305:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 306:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 307:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 308:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 309:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 310:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 311:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 312:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 313:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 314:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 315:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 316:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 317:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 318:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 319:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 320:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 321:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 322:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 323:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 324:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 325:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 326:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 327:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 328:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 329:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 330:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* SCB System Control Register Definitions */
 331:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 332:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 333:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 334:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 335:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 336:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 337:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 338:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 339:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 340:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* SCB Configuration Control Register Definitions */
 341:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 342:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 343:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 344:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 345:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 346:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 347:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 348:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 349:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 350:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 351:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 352:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 353:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 354:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 355:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 356:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 357:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 358:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 359:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 360:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 361:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 362:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 363:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 364:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 365:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 366:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 367:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 368:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 369:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 370:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 371:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 372:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 373:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 374:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 375:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 376:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 377:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 378:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 379:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 380:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 381:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 382:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 383:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 384:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 385:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 386:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 387:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 388:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 389:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 390:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 391:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 392:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 393:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 394:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 395:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 396:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 397:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 398:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 399:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 400:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 401:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 402:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 403:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 404:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 405:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 406:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 407:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 408:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 409:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 410:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 411:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 412:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 413:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 414:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 415:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 416:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 417:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 418:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 419:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 420:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 421:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 422:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 423:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 424:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 425:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 426:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 427:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 428:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 429:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 430:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 431:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 432:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 433:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 434:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 435:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 436:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 437:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 438:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /*@} end of group CMSIS_SCB */
 439:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 440:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 441:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS_core_register
 442:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \defgroup CMSIS_SysTick CMSIS SysTick
 443:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   Type definitions for the Cortex-M System Timer Registers
 444:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   @{
 445:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 446:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 447:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \brief  Structure type to access the System Timer (SysTick).
 448:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 449:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** typedef struct
 450:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** {
 451:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 452:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 453:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 454:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 455:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** } SysTick_Type;
 456:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 457:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* SysTick Control / Status Register Definitions */
 458:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 459:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 460:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 461:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 462:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 463:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 464:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 465:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 466:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 467:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 468:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 469:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 470:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* SysTick Reload Register Definitions */
 471:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 472:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 473:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 474:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* SysTick Current Register Definitions */
 475:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 476:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 477:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 478:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* SysTick Calibration Register Definitions */
 479:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 480:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 481:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 482:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 483:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 484:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 485:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 486:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 487:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 488:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /*@} end of group CMSIS_SysTick */
 489:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 490:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 491:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS_core_register
 492:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \defgroup CMSIS_ITM CMSIS ITM
 493:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)
 494:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   @{
 495:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 496:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 497:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 498:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 499:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** typedef struct
 500:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** {
 501:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __O  union
 502:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   {
 503:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 504:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 505:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 506:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 507:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****        uint32_t RESERVED0[864];
 508:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t TER;                     /*!< Offset:       (R/W)  ITM Trace Enable Register       
 509:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****        uint32_t RESERVED1[15];
 510:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t TPR;                     /*!< Offset:       (R/W)  ITM Trace Privilege Register    
 511:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****        uint32_t RESERVED2[15];
 512:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t TCR;                     /*!< Offset:       (R/W)  ITM Trace Control Register      
 513:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****        uint32_t RESERVED3[29];
 514:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t IWR;                     /*!< Offset:       (R/W)  ITM Integration Write Register  
 515:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t IRR;                     /*!< Offset:       (R/W)  ITM Integration Read Register   
 516:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t IMCR;                    /*!< Offset:       (R/W)  ITM Integration Mode Control Reg
 517:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****        uint32_t RESERVED4[43];
 518:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t LAR;                     /*!< Offset:       (R/W)  ITM Lock Access Register        
 519:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t LSR;                     /*!< Offset:       (R/W)  ITM Lock Status Register        
 520:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****        uint32_t RESERVED5[6];
 521:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t PID4;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 522:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t PID5;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 523:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t PID6;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 524:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t PID7;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 525:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t PID0;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 526:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t PID1;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 527:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t PID2;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 528:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t PID3;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 529:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t CID0;                    /*!< Offset:       (R/ )  ITM Component  Identification Re
 530:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t CID1;                    /*!< Offset:       (R/ )  ITM Component  Identification Re
 531:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t CID2;                    /*!< Offset:       (R/ )  ITM Component  Identification Re
 532:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t CID3;                    /*!< Offset:       (R/ )  ITM Component  Identification Re
 533:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** } ITM_Type;
 534:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 535:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 536:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 537:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 538:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 539:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* ITM Trace Control Register Definitions */
 540:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 541:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 542:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 543:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 544:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7FUL << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 545:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 546:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 547:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 548:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 549:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 550:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 551:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 552:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 553:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 554:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 555:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 556:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 557:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 558:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 559:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 560:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 561:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 562:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 563:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 564:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* ITM Integration Write Register Definitions */
 565:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 566:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 567:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 568:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* ITM Integration Read Register Definitions */
 569:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 570:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 571:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 572:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 573:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 574:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 575:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 576:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* ITM Lock Status Register Definitions */
 577:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 578:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 579:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 580:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 581:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 582:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 583:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 584:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 585:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 586:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 587:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 588:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 589:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS_core_register
 590:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \defgroup CMSIS_InterruptType CMSIS Interrupt Type
 591:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   Type definitions for the Cortex-M Interrupt Type Register
 592:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   @{
 593:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 594:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 595:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \brief  Structure type to access the Interrupt Type Register.
 596:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 597:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** typedef struct
 598:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** {
 599:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****        uint32_t RESERVED0;
 600:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Control Type Register 
 601:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 602:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 603:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #else
 604:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****        uint32_t RESERVED1;
 605:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #endif
 606:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** } InterruptType_Type;
 607:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 608:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 609:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define IntType_ICTR_INTLINESNUM_Pos  0                                                   /*!< Inte
 610:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define IntType_ICTR_INTLINESNUM_Msk (0x1FUL << IntType_ICTR_INTLINESNUM_Pos)             /*!< Inte
 611:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 612:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* Auxiliary Control Register Definitions */
 613:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define IntType_ACTLR_DISFOLD_Pos     2                                                   /*!< Inte
 614:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define IntType_ACTLR_DISFOLD_Msk    (1UL << IntType_ACTLR_DISFOLD_Pos)                   /*!< Inte
 615:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 616:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define IntType_ACTLR_DISDEFWBUF_Pos  1                                                   /*!< Inte
 617:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define IntType_ACTLR_DISDEFWBUF_Msk (1UL << IntType_ACTLR_DISDEFWBUF_Pos)                /*!< Inte
 618:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 619:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define IntType_ACTLR_DISMCYCINT_Pos  0                                                   /*!< Inte
 620:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define IntType_ACTLR_DISMCYCINT_Msk (1UL << IntType_ACTLR_DISMCYCINT_Pos)                /*!< Inte
 621:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 622:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /*@}*/ /* end of group CMSIS_InterruptType */
 623:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 624:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 625:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #if (__MPU_PRESENT == 1)
 626:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS_core_register
 627:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \defgroup CMSIS_MPU CMSIS MPU
 628:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   Type definitions for the Cortex-M Memory Protection Unit (MPU)
 629:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   @{
 630:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 631:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 632:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
 633:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 634:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** typedef struct
 635:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** {
 636:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
 637:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
 638:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
 639:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 640:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 641:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
 642:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
 643:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
 644:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
 645:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
 646:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
 647:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** } MPU_Type;
 648:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 649:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* MPU Type Register */
 650:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 651:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 652:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 653:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 654:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 655:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 656:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 657:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 658:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 659:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* MPU Control Register */
 660:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 661:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 662:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 663:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 664:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 665:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 666:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 667:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 668:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 669:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* MPU Region Number Register */
 670:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 671:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
 672:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 673:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* MPU Region Base Address Register */
 674:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 675:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 676:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 677:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 678:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 679:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 680:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 681:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 682:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 683:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* MPU Region Attribute and Size Register */
 684:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 685:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 686:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 687:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 688:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RASR_AP_Msk                    (7UL << MPU_RASR_AP_Pos)                       /*!< MPU 
 689:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 690:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 691:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7UL << MPU_RASR_TEX_Pos)                      /*!< MPU 
 692:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 693:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 694:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 695:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 696:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 697:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 698:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 699:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 700:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 701:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 702:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 703:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 704:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 705:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 706:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 707:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 708:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 709:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1UL << MPU_RASR_ENA_Pos)                   /*!< MPU 
 710:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 711:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /*@} end of group CMSIS_MPU */
 712:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #endif
 713:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 714:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 715:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS_core_register
 716:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \defgroup CMSIS_CoreDebug CMSIS Core Debug
 717:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   Type definitions for the Cortex-M Core Debug Registers
 718:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   @{
 719:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 720:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 721:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
 722:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 723:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** typedef struct
 724:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** {
 725:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
 726:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
 727:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
 728:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
 729:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** } CoreDebug_Type;
 730:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 731:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* Debug Halting Control and Status Register */
 732:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 733:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 734:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 735:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 736:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 737:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 738:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 739:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 740:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 741:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 742:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 743:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 744:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 745:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 746:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 747:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 748:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 749:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 750:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 751:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 752:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 753:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 754:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 755:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 756:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 757:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 758:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 759:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 760:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 761:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 762:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 763:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 764:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 765:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 766:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 767:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 768:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* Debug Core Register Selector Register */
 769:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 770:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 771:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 772:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 773:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 774:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 775:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* Debug Exception and Monitor Control Register */
 776:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 777:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 778:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 779:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 780:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 781:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 782:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 783:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 784:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 785:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 786:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 787:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 788:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 789:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 790:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 791:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 792:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 793:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 794:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 795:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 796:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 797:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 798:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 799:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 800:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 801:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 802:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 803:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 804:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 805:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 806:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 807:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 808:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 809:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 810:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 811:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 812:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 813:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 814:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 815:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
 816:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 817:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 818:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS_core_register
 819:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   @{
 820:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 821:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 822:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 823:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 824:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
 825:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
 826:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
 827:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
 828:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 829:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 830:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 831:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 832:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 833:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 834:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 835:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 836:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 837:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #if (__MPU_PRESENT == 1)
 838:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
 839:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 840:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** #endif
 841:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 842:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /*@} */
 843:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 844:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 845:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 846:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /*******************************************************************************
 847:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  *                Hardware Abstraction Layer
 848:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  ******************************************************************************/
 849:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS
 850:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   \addtogroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
 851:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   Core Function Interface contains:
 852:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   - Core NVIC Functions
 853:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   - Core SysTick Functions
 854:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   - Core Debug Functions
 855:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   - Core Register Access Functions
 856:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** */
 857:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 858:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 859:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 860:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /* ##########################   NVIC functions  #################################### */
 861:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 862:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
 863:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   @{
 864:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 865:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** @addtogroup CMSIS_Core_NVICFunctions
 866:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  * @{
 867:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 868:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \brief  Set Priority Grouping
 869:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 870:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   This function sets the priority grouping field using the required unlock sequence.
 871:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
 872:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   Only values from 0..7 are used.
 873:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   In case of a conflict between priority grouping and available
 874:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
 875:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 876:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \param [in]      PriorityGroup  Priority grouping field
 877:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 878:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 879:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** {
 880:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   uint32_t reg_value;
 881:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);                         /* only values 0..7 a
 882:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 883:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
 884:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
 885:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   reg_value  =  (reg_value                       |
 886:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****                 (0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 887:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
 888:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   SCB->AIRCR =  reg_value;
 889:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** }
 890:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 891:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 892:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \brief  Get Priority Grouping
 893:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 894:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   This function gets the priority grouping from NVIC Interrupt Controller.
 895:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   Priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
 896:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 897:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \return                Priority grouping field
 898:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 899:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
 900:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** {
 901:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
 902:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** }
 903:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 904:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 905:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \brief  Enable External Interrupt
 906:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 907:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     This function enables a device specific interupt in the NVIC interrupt controller.
 908:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     The interrupt number cannot be a negative value.
 909:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 910:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \param [in]      IRQn  Number of the external interrupt to enable
 911:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 912:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 913:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** {
 914:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 915:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** }
 916:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 917:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 918:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \brief  Disable External Interrupt
 919:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 920:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     This function disables a device specific interupt in the NVIC interrupt controller.
 921:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     The interrupt number cannot be a negative value.
 922:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 923:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \param [in]      IRQn  Number of the external interrupt to disable
 924:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 925:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
 926:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** {
 927:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 928:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** }
 929:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 930:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 931:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \brief  Get Pending Interrupt
 932:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 933:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     This function reads the pending register in the NVIC and returns the pending bit
 934:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     for the specified interrupt.
 935:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 936:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \param [in]      IRQn  Number of the interrupt for get pending
 937:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \return             0  Interrupt status is not pending
 938:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \return             1  Interrupt status is pending
 939:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 940:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
 941:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** {
 942:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
 943:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** }
 944:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 945:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 946:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \brief  Set Pending Interrupt
 947:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 948:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     This function sets the pending bit for the specified interrupt.
 949:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     The interrupt number cannot be a negative value.
 950:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 951:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \param [in]      IRQn  Number of the interrupt for set pending
 952:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 953:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
 954:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** {
 955:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
 956:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** }
 957:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 958:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 959:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \brief  Clear Pending Interrupt
 960:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 961:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     This function clears the pending bit for the specified interrupt.
 962:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     The interrupt number cannot be a negative value.
 963:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 964:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \param [in]      IRQn  Number of the interrupt for clear pending
 965:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 966:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 967:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** {
 968:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
 969:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** }
 970:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 971:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 972:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \brief  Get Active Interrupt
 973:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 974:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     This function reads the active register in NVIC and returns the active bit.
 975:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \param [in]      IRQn  Number of the interrupt for get active
 976:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \return             0  Interrupt status is not active
 977:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \return             1  Interrupt status is active
 978:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 979:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
 980:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** {
 981:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
 982:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** }
 983:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 984:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 985:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** /** \brief  Set Interrupt Priority
 986:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 987:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     This function sets the priority for the specified interrupt. The interrupt
 988:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     number can be positive to specify an external (device specific)
 989:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     interrupt, or negative to specify an internal (core) interrupt.
 990:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 991:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     Note: The priority cannot be set for every core interrupt.
 992:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** 
 993:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \param [in]      IRQn  Number of the interrupt for set priority
 994:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     \param [in]  priority  Priority to set
 995:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****  */
 996:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 997:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h **** {
 998:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****   if(IRQn < 0) {
 999:C:\E_Workspace\LPC1768\Eg2\CM3 Core\core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
  77              		.loc 2 999 0
  78 0028 0B48     		ldr	r0, .L3+4
  79 002a 0022     		movs	r2, #0
  80              	.LBE5:
  81              	.LBE4:
  52:../Source Files/lpc_system_init.c **** 	led_delay = 1000;                   // Heart Beat rate of 1Sec toggle
  82              		.loc 1 52 0
  83 002c 4FF47A71 		mov	r1, #1000
  84 0030 1960     		str	r1, [r3, #0]
  85              	.LVL4:
  86              	.LBB7:
  87              	.LBB6:
  88              		.loc 2 999 0
  89 0032 80F82320 		strb	r2, [r0, #35]
  90              	.LBE6:
  91              	.LBE7:
  55:../Source Files/lpc_system_init.c **** 	UART_Config(LPC_UART0, 115200);       // Uart0 Initialize at 9600 Baud Rate
  92              		.loc 1 55 0
  93 0036 4FF4E131 		mov	r1, #115200
  94 003a 0848     		ldr	r0, .L3+8
  95 003c FFF7FEFF 		bl	UART_Config
  96              	.LVL5:
  56:../Source Files/lpc_system_init.c **** 	SSP_Config (LPC_SSP1);              // Initialize SPI
  97              		.loc 1 56 0
  98 0040 0748     		ldr	r0, .L3+12
  99 0042 FFF7FEFF 		bl	SSP_Config
 100              	.LVL6:
  57:../Source Files/lpc_system_init.c **** 	I2C_Config (LPC_I2C0);              // Initialize I2C0
 101              		.loc 1 57 0
 102 0046 0748     		ldr	r0, .L3+16
 103 0048 FFF7FEFF 		bl	I2C_Config
 104              	.LVL7:
  59:../Source Files/lpc_system_init.c **** }
 105              		.loc 1 59 0
 106 004c BDE80840 		pop	{r3, lr}
  58:../Source Files/lpc_system_init.c **** 	GLCD_Init();                        // Initialize GLCD
 107              		.loc 1 58 0
 108 0050 FFF7FEBF 		b	GLCD_Init
 109              	.LVL8:
 110              	.L4:
 111              		.align	2
 112              	.L3:
 113 0054 00000000 		.word	led_delay
 114 0058 00ED00E0 		.word	-536810240
 115 005c 00C00040 		.word	1073790976
 116 0060 00000340 		.word	1073938432
 117 0064 00C00140 		.word	1073856512
 118              		.cfi_endproc
 119              	.LFE55:
 121              		.comm	I2C_Rx_Buf,64,1
 122              		.comm	I2C_Tx_Buf,64,1
 123              		.comm	Rx_Buf1,64,1
 124              		.comm	Tx_Buf1,64,1
 125              		.comm	TxIntStat,1,1
 126              		.comm	rb,528,4
 127              		.comm	EscFlag,2,2
 128              	.Letext0:
 129              		.file 3 "C:\\E_Workspace\\LPC1768\\Eg2\\CM3 Core/LPC17xx.h"
 130              		.file 4 "c:\\program files\\gnu tools arm embedded\\4.7 2013q2\\bin\\../lib/gcc/arm-none-eabi/4.7.
 131              		.file 5 "C:\\E_Workspace\\LPC1768\\Eg2\\Header Files/lpc_types.h"
 132              		.file 6 "C:\\E_Workspace\\LPC1768\\Eg2\\Header Files/lpc17xx_uart.h"
 133              		.file 7 "C:\\E_Workspace\\LPC1768\\Eg2\\Header Files/lpc17xx_ssp.h"
 134              		.file 8 "C:\\E_Workspace\\LPC1768\\Eg2\\Header Files/lpc17xx_i2c.h"
 135              		.file 9 "C:\\E_Workspace\\LPC1768\\Eg2\\Header Files/lpc_system_init.h"
 136              		.file 10 "C:\\E_Workspace\\LPC1768\\Eg2\\CM3 Core/system_LPC17xx.h"
 137              		.file 11 "C:\\E_Workspace\\LPC1768\\Eg2\\Header Files/lpc17xx_systick.h"
 138              		.file 12 "C:\\E_Workspace\\LPC1768\\Eg2\\Header Files/lpc17xx_gpio.h"
 139              		.file 13 "C:\\E_Workspace\\LPC1768\\Eg2\\Header Files/lpc_ssp_glcd.h"
DEFINED SYMBOLS
                            *ABS*:00000000 lpc_system_init.c
C:\DOCUME~1\HP-3\LOCALS~1\Temp\cceRvD7y.s:18     .text:00000000 $t
C:\DOCUME~1\HP-3\LOCALS~1\Temp\cceRvD7y.s:23     .text:00000000 Port_Init
C:\DOCUME~1\HP-3\LOCALS~1\Temp\cceRvD7y.s:47     .text:0000000c System_Init
C:\DOCUME~1\HP-3\LOCALS~1\Temp\cceRvD7y.s:113    .text:00000054 $d
                            *COM*:00000040 I2C_Rx_Buf
                            *COM*:00000040 I2C_Tx_Buf
                            *COM*:00000040 Rx_Buf1
                            *COM*:00000040 Tx_Buf1
                            *COM*:00000001 TxIntStat
                            *COM*:00000210 rb
                            *COM*:00000002 EscFlag
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.549b84bf9d8399e395ff8216fcbb3d69
                           .group:00000000 wm4.LPC17xx.h.27.964facdaadd4aa3f18ac78c8a78f0013
                           .group:00000000 wm4.core_cm3.h.32.3cac756d6e704b813781f82afd94fa5f
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.25.6beb15babd14c076008ec0890c26e21c
                           .group:00000000 wm4.core_cm3.h.83.1a3cb9afc687cf157efeddb3d5f3109e
                           .group:00000000 wm4.LPC17xx.h.953.82b7a9ed60bb594048bc8738cf1d3489
                           .group:00000000 wm4.lpc_types.h.32.72d58ce80fabd1a5430c6ec0500a090b
                           .group:00000000 wm4.lpc17xx_pinsel.h.30.767cda9b27a5c688cd97e5947d664047
                           .group:00000000 wm4.lpc17xx_clkpwr.h.30.8537d92ff6965961e80fda89ac5019f2
                           .group:00000000 wm4.lpc17xx_systick.h.30.9f34c15ae315a203fed1d933040ad7b9
                           .group:00000000 wm4.lpc17xx_gpio.h.30.0b884ee110dd20865784f12e1569ecf1
                           .group:00000000 wm4.lpc17xx_wdt.h.34.a2dcafab9849854019efb51f717a8129
                           .group:00000000 wm4.stdarg.h.31.b70f21342353634f7b44d85f85f13832
                           .group:00000000 wm4.lpc17xx_uart.h.58.dbba6e724b29a6214e9cafbaf3ee8a9e
                           .group:00000000 wm4.lpc17xx_ssp.h.48.cd045d667ab7b89d5d550d38997df61b
                           .group:00000000 wm4.lpc17xx_i2c.h.30.8ecc2351e7cba41135ba36b3ad45f764
                           .group:00000000 wm4.lpc_i2c_tsc2004.h.29.34082f268f216caa8d0bf2c0960ad4a6
                           .group:00000000 wm4.lpc_ssp_glcd.h.29.0f086fd3ba564c80425f085247dfad00

UNDEFINED SYMBOLS
GPIO_SetDir
SystemInit
SYSTICK_Config
UART_Config
SSP_Config
I2C_Config
GLCD_Init
led_delay
