
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'pis7' on host 'en-ec-rhel-ecelinux-15.coecis.cornell.edu' (Linux_x86_64 version 4.18.0-553.16.1.el8_10.x86_64) on Wed Oct 02 02:44:18 EDT 2024
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/home/pis7/ece6775/lab3/ecelinux'
Sourcing Tcl script 'run_unroll.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab3/ecelinux/digitrec.prj'.
INFO: [HLS 200-10] Adding design file 'digitrec.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'digitrec_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'data' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 4828 ; free virtual = 22337
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 4828 ; free virtual = 22337
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 4808 ; free virtual = 22319
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:90: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1168.566 ; gain = 530.543 ; free physical = 4801 ; free virtual = 22312
INFO: [HLS 200-489] Unrolling loop 'LOOP_J_10' (digitrec.cpp:59) in function 'digitrec' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'training_data.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'freqs.V' (digitrec.cpp:163) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'knn_set.V' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'freqs.V' (digitrec.cpp:163) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[0].V' (digitrec.cpp:48) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[1].V' (digitrec.cpp:48) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[2].V' (digitrec.cpp:48) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[3].V' (digitrec.cpp:48) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[4].V' (digitrec.cpp:48) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[5].V' (digitrec.cpp:48) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[6].V' (digitrec.cpp:48) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[7].V' (digitrec.cpp:48) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[8].V' (digitrec.cpp:48) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[9].V' (digitrec.cpp:48) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'knn_set[0].V' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set[1].V' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set[2].V' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set[3].V' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set[4].V' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set[5].V' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set[6].V' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set[7].V' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set[8].V' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set[9].V' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:95:44) to (digitrec.cpp:95:38) in function 'update_knn'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:171:55) in function 'knn_vote'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:177:9) to (digitrec.cpp:169:43) in function 'knn_vote'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1168.566 ; gain = 530.543 ; free physical = 4769 ; free virtual = 22282
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:123:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:134:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:135:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:136:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:137:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1168.566 ; gain = 530.543 ; free physical = 4736 ; free virtual = 22249
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.9 seconds; current allocated memory: 196.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 196.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 196.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 197.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn_vote' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 197.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 198.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'digitrec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 198.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 200.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 200.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 200.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_mux_32_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mux_42_1_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 201.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_mux_305_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_knn'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 203.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'knn_vote_sorted_distances' to 'knn_vote_sorted_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'knn_vote_sorted_labels' to 'knn_vote_sorted_lcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mux_32_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 205.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'digitrec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V_0' to 'digitrec_trainingdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V_1' to 'digitrec_trainingeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V_2' to 'digitrec_trainingfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V_3' to 'digitrec_trainingg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V_4' to 'digitrec_traininghbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V_5' to 'digitrec_trainingibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V_6' to 'digitrec_trainingjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V_7' to 'digitrec_trainingkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V_8' to 'digitrec_traininglbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V_9' to 'digitrec_trainingmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mux_42_6_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'digitrec'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 210.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 215.319 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.86 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_vote_sorted_dbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_vote_sorted_lcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingeOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'digitrec_traininghbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingjbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingkbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'digitrec_traininglbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingmb6_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 1168.566 ; gain = 530.543 ; free physical = 4687 ; free virtual = 22214
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-112] Total elapsed time: 59.06 seconds; peak allocated memory: 215.319 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Oct  2 02:45:16 2024...
