<stg><name>patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim</name>


<trans_list>

<trans id="172" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %dim_block = alloca i32 1

]]></Node>
<StgValue><ssdm name="dim_block"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %patch_x = alloca i32 1

]]></Node>
<StgValue><ssdm name="patch_x"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %icmp_ln813_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln813_i

]]></Node>
<StgValue><ssdm name="icmp_ln813_i_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:4 %select_ln813_i_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln813_i

]]></Node>
<StgValue><ssdm name="select_ln813_i_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %pos_embed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pos_embed

]]></Node>
<StgValue><ssdm name="pos_embed_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %zext_ln147_2_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln147_2_i

]]></Node>
<StgValue><ssdm name="zext_ln147_2_i_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:7 %zext_ln144_i_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln144_i

]]></Node>
<StgValue><ssdm name="zext_ln144_i_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
newFuncRoot:8 %sext_ln147_i_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln147_i

]]></Node>
<StgValue><ssdm name="sext_ln147_i_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="2">
<![CDATA[
newFuncRoot:9 %select_ln813_i_cast = zext i2 %select_ln813_i_read

]]></Node>
<StgValue><ssdm name="select_ln813_i_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="512" op_0_bw="8">
<![CDATA[
newFuncRoot:10 %zext_ln147_2_i_cast = zext i8 %zext_ln147_2_i_read

]]></Node>
<StgValue><ssdm name="zext_ln147_2_i_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="7">
<![CDATA[
newFuncRoot:11 %zext_ln144_i_cast = zext i7 %zext_ln144_i_read

]]></Node>
<StgValue><ssdm name="zext_ln144_i_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="59">
<![CDATA[
newFuncRoot:12 %sext_ln147_i_cast = sext i59 %sext_ln147_i_read

]]></Node>
<StgValue><ssdm name="sext_ln147_i_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i9 0, i9 %indvar_flatten_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i5 0, i5 %patch_x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i5 0, i5 %dim_block

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %for.body.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body.i.i.i:0 %patch_x_1 = load i5 %patch_x

]]></Node>
<StgValue><ssdm name="patch_x_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body.i.i.i:1 %indvar_flatten_i_load = load i9 %indvar_flatten_i

]]></Node>
<StgValue><ssdm name="indvar_flatten_i_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="5">
<![CDATA[
for.body.i.i.i:3 %trunc_ln147 = trunc i5 %patch_x_1

]]></Node>
<StgValue><ssdm name="trunc_ln147"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="4">
<![CDATA[
for.body.i.i.i:4 %trunc_ln147_1_cast_i = zext i4 %trunc_ln147

]]></Node>
<StgValue><ssdm name="trunc_ln147_1_cast_i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i.i.i:5 %patch = add i8 %zext_ln144_i_cast, i8 %trunc_ln147_1_cast_i

]]></Node>
<StgValue><ssdm name="patch"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.body.i.i.i:6 %shl_ln813_1_i = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %patch, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln813_1_i"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="19" op_0_bw="18">
<![CDATA[
for.body.i.i.i:7 %zext_ln813 = zext i18 %shl_ln813_1_i

]]></Node>
<StgValue><ssdm name="zext_ln813"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.i.i.i:8 %shl_ln813_2_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %patch, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln813_2_i"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="19" op_0_bw="16">
<![CDATA[
for.body.i.i.i:9 %zext_ln813_11 = zext i16 %shl_ln813_2_i

]]></Node>
<StgValue><ssdm name="zext_ln813_11"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.body.i.i.i:10 %sub_ln813 = sub i19 %zext_ln813, i19 %zext_ln813_11

]]></Node>
<StgValue><ssdm name="sub_ln813"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.i.i.i:11 %icmp_ln147 = icmp_eq  i9 %indvar_flatten_i_load, i9 384

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.i.i.i:12 %add_ln147 = add i9 %indvar_flatten_i_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i.i:13 %br_ln147 = br i1 %icmp_ln147, void %for.inc17.i, void %patch_embed_output.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc17.i:0 %dim_block_load = load i5 %dim_block

]]></Node>
<StgValue><ssdm name="dim_block_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc17.i:1 %add_ln147_1 = add i5 %patch_x_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln147_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc17.i:4 %icmp_ln149 = icmp_eq  i5 %dim_block_load, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc17.i:5 %select_ln147 = select i1 %icmp_ln149, i5 0, i5 %dim_block_load

]]></Node>
<StgValue><ssdm name="select_ln147"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="5">
<![CDATA[
for.inc17.i:6 %trunc_ln147_1 = trunc i5 %add_ln147_1

]]></Node>
<StgValue><ssdm name="trunc_ln147_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="4">
<![CDATA[
for.inc17.i:7 %trunc_ln147_1_cast_mid1_i = zext i4 %trunc_ln147_1

]]></Node>
<StgValue><ssdm name="trunc_ln147_1_cast_mid1_i"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc17.i:8 %patch_mid1_i = add i8 %zext_ln144_i_cast, i8 %trunc_ln147_1_cast_mid1_i

]]></Node>
<StgValue><ssdm name="patch_mid1_i"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc17.i:9 %select_ln147_1 = select i1 %icmp_ln149, i5 %add_ln147_1, i5 %patch_x_1

]]></Node>
<StgValue><ssdm name="select_ln147_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="5">
<![CDATA[
for.inc17.i:10 %trunc_ln147_2 = trunc i5 %select_ln147_1

]]></Node>
<StgValue><ssdm name="trunc_ln147_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.i:12 %tmp_58_i = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln147_1, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_58_i"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.i:13 %tmp_59_i = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %patch_x_1, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc17.i:14 %select_ln147_2 = select i1 %icmp_ln149, i3 %tmp_58_i, i3 %tmp_59_i

]]></Node>
<StgValue><ssdm name="select_ln147_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
for.inc17.i:15 %tmp_60_i = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %select_ln147_2, i5 0

]]></Node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc17.i:16 %tmp_61_i = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln147_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="6">
<![CDATA[
for.inc17.i:17 %tmp_61_i_cast = zext i6 %tmp_61_i

]]></Node>
<StgValue><ssdm name="tmp_61_i_cast"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc17.i:18 %empty_185 = sub i8 %tmp_60_i, i8 %tmp_61_i_cast

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc17.i:19 %shl_ln813_1_mid1_i = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %patch_mid1_i, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln813_1_mid1_i"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="19" op_0_bw="18">
<![CDATA[
for.inc17.i:20 %zext_ln813_12 = zext i18 %shl_ln813_1_mid1_i

]]></Node>
<StgValue><ssdm name="zext_ln813_12"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc17.i:21 %shl_ln813_2_mid1_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %patch_mid1_i, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln813_2_mid1_i"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="19" op_0_bw="16">
<![CDATA[
for.inc17.i:22 %zext_ln813_13 = zext i16 %shl_ln813_2_mid1_i

]]></Node>
<StgValue><ssdm name="zext_ln813_13"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc17.i:23 %sub_ln813_46 = sub i19 %zext_ln813_12, i19 %zext_ln813_13

]]></Node>
<StgValue><ssdm name="sub_ln813_46"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
for.inc17.i:24 %select_ln147_3 = select i1 %icmp_ln149, i19 %sub_ln813_46, i19 %sub_ln813

]]></Node>
<StgValue><ssdm name="select_ln147_3"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="5">
<![CDATA[
for.inc17.i:25 %select_ln147_i_cast = zext i5 %select_ln147

]]></Node>
<StgValue><ssdm name="select_ln147_i_cast"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc17.i:26 %empty_186 = add i8 %empty_185, i8 %select_ln147_i_cast

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="8">
<![CDATA[
for.inc17.i:27 %p_cast = zext i8 %empty_186

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17.i:28 %patches31_addr = getelementptr i512 %patches31, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches31_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="512" op_0_bw="8">
<![CDATA[
for.inc17.i:31 %patches31_load = load i8 %patches31_addr

]]></Node>
<StgValue><ssdm name="patches31_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc17.i:42 %shl_ln813_3_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln147, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln813_3_i"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="19" op_0_bw="10">
<![CDATA[
for.inc17.i:43 %zext_ln813_14 = zext i10 %shl_ln813_3_i

]]></Node>
<StgValue><ssdm name="zext_ln813_14"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc17.i:44 %add_ln813 = add i19 %select_ln147_3, i19 %zext_ln813_14

]]></Node>
<StgValue><ssdm name="add_ln813"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="19">
<![CDATA[
for.inc17.i:45 %sext_ln813 = sext i19 %add_ln813

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc17.i:46 %add_ln813_27 = add i64 %sext_ln813, i64 %pos_embed_read

]]></Node>
<StgValue><ssdm name="add_ln813_27"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.i:47 %trunc_ln813_1_i = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln813_27, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln813_1_i"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc17.i:52 %br_ln813 = br i1 %icmp_ln813_i_read, void %for.body.i.i.split._crit_edge.i, void

]]></Node>
<StgValue><ssdm name="br_ln813"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.i.split._crit_edge.i:22 %store_ln149 = store i9 %add_ln147, i9 %indvar_flatten_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.i.split._crit_edge.i:23 %store_ln149 = store i5 %select_ln147_1, i5 %patch_x

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc17.i:11 %p_cast_mid2_v_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %trunc_ln147_2, i8 0

]]></Node>
<StgValue><ssdm name="p_cast_mid2_v_i"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="512" op_0_bw="8">
<![CDATA[
for.inc17.i:31 %patches31_load = load i8 %patches31_addr

]]></Node>
<StgValue><ssdm name="patches31_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="512" op_0_bw="9">
<![CDATA[
for.inc17.i:32 %empty_187 = zext i9 %p_cast_mid2_v_i

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc17.i:33 %empty_188 = lshr i512 %patches31_load, i512 %empty_187

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="512">
<![CDATA[
for.inc17.i:34 %empty_189 = trunc i512 %empty_188

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.i:35 %p_0_0_1_0_0_0_partselect_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_188, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_0_0_1_0_0_0_partselect_i"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.i:36 %p_0_0_2_0_0_0_partselect_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_188, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_0_0_2_0_0_0_partselect_i"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.i:37 %p_0_0_3_0_0_0_partselect_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_188, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_0_0_3_0_0_0_partselect_i"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.i:38 %p_0_0_4_0_0_0_partselect_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_188, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="p_0_0_4_0_0_0_partselect_i"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.i:39 %p_0_0_5_0_0_0_partselect_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_188, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="p_0_0_5_0_0_0_partselect_i"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.i:40 %p_0_0_6_0_0_0_partselect_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_188, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="p_0_0_6_0_0_0_partselect_i"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.i:41 %p_0_0_7_0_0_0_partselect_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_188, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="p_0_0_7_0_0_0_partselect_i"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="59">
<![CDATA[
for.inc17.i:48 %sext_ln813_1 = sext i59 %trunc_ln813_1_i

]]></Node>
<StgValue><ssdm name="sext_ln813_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc17.i:49 %weights_addr = getelementptr i256 %weights, i64 %sext_ln813_1

]]></Node>
<StgValue><ssdm name="weights_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc17.i:50 %empty_190 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %weights_addr, i32 %select_ln813_i_cast

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.i.i.split._crit_edge.i:21 %add_ln149 = add i5 %select_ln147, i5 1

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.i.split._crit_edge.i:24 %store_ln149 = store i5 %add_ln149, i5 %dim_block

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="100" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc17.i:50 %empty_190 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %weights_addr, i32 %select_ln813_i_cast

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="101" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc17.i:50 %empty_190 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %weights_addr, i32 %select_ln813_i_cast

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="102" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc17.i:50 %empty_190 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %weights_addr, i32 %select_ln813_i_cast

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="103" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc17.i:50 %empty_190 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %weights_addr, i32 %select_ln813_i_cast

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="104" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc17.i:50 %empty_190 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %weights_addr, i32 %select_ln813_i_cast

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="105" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc17.i:50 %empty_190 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %weights_addr, i32 %select_ln813_i_cast

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc17.i:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln147_for_each_patch_x_ln149_for_block_dim_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc17.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 384, i64 384, i64 384

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc17.i:29 %specpipeline_ln151 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln151"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc17.i:30 %specloopname_ln153 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln153"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
for.inc17.i:51 %weights_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %weights_addr

]]></Node>
<StgValue><ssdm name="weights_addr_read"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="111" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln813_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %weights_addr_read_1 = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %weights_addr

]]></Node>
<StgValue><ssdm name="weights_addr_read_1"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln813_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln813 = br void %for.body.i.i.split._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln813"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.i.i.i:2 %inout2_addr = getelementptr i256 %inout2, i64 %sext_ln147_i_cast

]]></Node>
<StgValue><ssdm name="inout2_addr"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
for.body.i.i.split._crit_edge.i:0 %empty = phi i256 %weights_addr_read_1, void, i256 0, void %for.inc17.i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="512" op_0_bw="512" op_1_bw="256" op_2_bw="256">
<![CDATA[
for.body.i.i.split._crit_edge.i:1 %tmp_i = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i256.i256, i256 %empty, i256 %weights_addr_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.body.i.i.split._crit_edge.i:2 %lshr_ln813 = lshr i512 %tmp_i, i512 %zext_ln147_2_i_cast

]]></Node>
<StgValue><ssdm name="lshr_ln813"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="512">
<![CDATA[
for.body.i.i.split._crit_edge.i:3 %trunc_ln813 = trunc i512 %lshr_ln813

]]></Node>
<StgValue><ssdm name="trunc_ln813"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge.i:4 %add_ln813_28 = add i32 %trunc_ln813, i32 %empty_189

]]></Node>
<StgValue><ssdm name="add_ln813_28"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge.i:5 %trunc_ln813_9_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln813_9_i"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge.i:6 %add_ln813_29 = add i32 %trunc_ln813_9_i, i32 %p_0_0_1_0_0_0_partselect_i

]]></Node>
<StgValue><ssdm name="add_ln813_29"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge.i:7 %trunc_ln813_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln813_i"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge.i:8 %add_ln813_30 = add i32 %trunc_ln813_i, i32 %p_0_0_2_0_0_0_partselect_i

]]></Node>
<StgValue><ssdm name="add_ln813_30"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge.i:9 %trunc_ln813_2_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln813_2_i"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge.i:10 %add_ln813_31 = add i32 %trunc_ln813_2_i, i32 %p_0_0_3_0_0_0_partselect_i

]]></Node>
<StgValue><ssdm name="add_ln813_31"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge.i:11 %trunc_ln813_3_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln813_3_i"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge.i:12 %add_ln813_32 = add i32 %trunc_ln813_3_i, i32 %p_0_0_4_0_0_0_partselect_i

]]></Node>
<StgValue><ssdm name="add_ln813_32"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge.i:13 %trunc_ln813_4_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln813_4_i"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge.i:14 %add_ln813_33 = add i32 %trunc_ln813_4_i, i32 %p_0_0_5_0_0_0_partselect_i

]]></Node>
<StgValue><ssdm name="add_ln813_33"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge.i:15 %trunc_ln813_5_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln813_5_i"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge.i:16 %add_ln813_34 = add i32 %trunc_ln813_5_i, i32 %p_0_0_6_0_0_0_partselect_i

]]></Node>
<StgValue><ssdm name="add_ln813_34"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge.i:17 %trunc_ln813_6_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln813_6_i"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge.i:18 %add_ln813_35 = add i32 %trunc_ln813_6_i, i32 %p_0_0_7_0_0_0_partselect_i

]]></Node>
<StgValue><ssdm name="add_ln813_35"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0">
<![CDATA[
patch_embed_output.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge.i:19 %or_ln155_i = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln813_35, i32 %add_ln813_34, i32 %add_ln813_33, i32 %add_ln813_32, i32 %add_ln813_31, i32 %add_ln813_30, i32 %add_ln813_29, i32 %add_ln813_28

]]></Node>
<StgValue><ssdm name="or_ln155_i"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge.i:20 %write_ln155 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %inout2_addr, i256 %or_ln155_i, i32 4294967295

]]></Node>
<StgValue><ssdm name="write_ln155"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.i.split._crit_edge.i:25 %br_ln149 = br void %for.body.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
