INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL project/project/project.sim/sim_1/synth/func/Test_Mode_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Mode
