dtmc

hole int x in {0,1};

module tree

    s : [0..4] init 0;


    [] s=0 & x=0 -> (s'=1);
    [] s=0 & x=1 -> (s'=2);

    [] s=1 & x=0 -> (s'=4);
    [] s=1 & x=1 -> (s'=3);

    [] s=2 & x=0 -> (s'=4);
    [] s=2 & x=1 -> 1/2 : (s'=3) + 1/2 : (s'=4);

    [] s>2 -> true;

endmodule

label "goal" = s=3;
label "condition" = s=1 | s=2;
