module counter(clk,rst,count);
  input clk,rst;
  output [31:0]count;
  reg [31:0] count;
  always@(posedge clk)
    begin
      if(rst)
        count= 31'b0;
      else
        count= count+1;
    end
    endmodule
