FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
/* bench 8368.3.0 c73306e0c287 */
/* bench 8368.3.1 867982b4b804 */
/* bench 8368.3.2 0ba7b5e225e2 */
/* bench 8368.3.3 a53829e425b3 */
/* bench 8368.3.4 a00c916da437 */
/* bench 8368.3.5 0d11e8a9da55 */
/* bench 8368.3.6 f77ec2345dc6 */
/* bench 8368.3.7 4ee08907abe3 */
/* bench 8368.3.8 1b5bee44dcde */
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
/* bench 84.4.0 06c7d376673c */
/* bench 84.4.1 9ba0a6dcf03e */
/* bench 84.4.2 809a78fdca3d */
/* bench 84.4.3 d00b642301b4 */
/* bench 84.4.4 52550dd24981 */
/* bench 84.4.5 50c45bc2dba2 */
/* bench 84.4.6 245587236866 */
/* bench 84.4.7 90f05ac325b5 */
/* bench 84.4.8 d838e465d1cc */
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
/* bench 11682.2.0 f6079ec8bcb3 */
/* bench 11682.2.1 80fdc907ed52 */
/* bench 11682.2.2 b6abb5c6c3d3 */
/* bench 11682.2.3 0bba24f6fafb */
/* bench 11682.2.4 23695a844c27 */
/* bench 11682.2.5 485cfd92929a */
/* bench 11682.2.6 155828c00dbd */
/* bench 11682.2.7 22e1d25cdcae */
/* bench 11682.2.8 c48d04b627cd */
/* bench 11682.2.9 7eef2b8c0c0c */
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 */
#ifndef __UMC_V8_7_H__
#define __UMC_V8_7_H__

#include "soc15_common.h"
#include "amdgpu.h"

/* HBM  Memory Channel Width */
#define UMC_V8_7_HBM_MEMORY_CHANNEL_WIDTH	128
/* number of umc channel instance with memory map register access */
#define UMC_V8_7_CHANNEL_INSTANCE_NUM		2
/* number of umc instance with memory map register access */
#define UMC_V8_7_UMC_INSTANCE_NUM		8
/* total channel instances in one umc block */
#define UMC_V8_7_TOTAL_CHANNEL_NUM	(UMC_V8_7_CHANNEL_INSTANCE_NUM * UMC_V8_7_UMC_INSTANCE_NUM)
/* UMC regiser per channel offset */
#define UMC_V8_7_PER_CHANNEL_OFFSET_SIENNA	0x400

/* EccErrCnt max value */
#define UMC_V8_7_CE_CNT_MAX		0xffff
/* umc ce interrupt threshold */
#define UMC_V8_7_CE_INT_THRESHOLD	0xffff
/* umc ce count initial value */
#define UMC_V8_7_CE_CNT_INIT	(UMC_V8_7_CE_CNT_MAX - UMC_V8_7_CE_INT_THRESHOLD)

extern const struct amdgpu_umc_funcs umc_v8_7_funcs;
extern const uint32_t
	umc_v8_7_channel_idx_tbl[UMC_V8_7_UMC_INSTANCE_NUM][UMC_V8_7_CHANNEL_INSTANCE_NUM];

#endif
/* bench 4223.1.0 772aab79039c */
/* bench 4223.1.1 d72ea60805e6 */
/* bench 4223.1.2 e2d54efa6a71 */
/* bench 4223.1.3 b1b472b4ff08 */
/* bench 4223.1.4 8e7128cd5813 */
/* bench 4223.1.5 17e3527d9fe6 */
/* bench 4223.1.6 406520d0189f */
/* bench 4223.1.7 a1d0b102a0d7 */
/* bench 4223.1.8 c4e51da1a77e */
/* bench 4223.1.9 c0a8f6fdb8ff */
/* bench 4223.1.10 e2e612dd919e */
/* bench 4223.1.11 5144a3967ce5 */
