<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tftg256-3" LaunchTime="1679242699">
  <File Type="ROUTE-PWR" Name="single_cycle_core_power_routed.rpt"/>
  <File Type="PA-TCL" Name="single_cycle_core.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="single_cycle_core_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="single_cycle_core_reports.tcl"/>
  <File Type="BITSTR-MSK" Name="single_cycle_core.msk"/>
  <File Type="ROUTE-CLK" Name="single_cycle_core_clock_utilization_routed.rpt"/>
  <File Type="RDI-RDI" Name="single_cycle_core.vdi"/>
  <File Type="BG-BIT" Name="single_cycle_core.bit"/>
  <File Type="BG-DRC" Name="single_cycle_core.drc"/>
  <File Type="BG-BGN" Name="single_cycle_core.bgn"/>
  <File Type="BG-BIN" Name="single_cycle_core.bin"/>
  <File Type="BITSTR-RBT" Name="single_cycle_core.rbt"/>
  <File Type="BITSTR-NKY" Name="single_cycle_core.nky"/>
  <File Type="BITSTR-BMM" Name="single_cycle_core_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="single_cycle_core.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="single_cycle_core_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-SYSDEF" Name="single_cycle_core.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="single_cycle_core_methodology_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="single_cycle_core.ltx"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="OPT-DRC" Name="single_cycle_core_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="single_cycle_core.hwdef"/>
  <File Type="PLACE-IO" Name="single_cycle_core_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="single_cycle_core_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="single_cycle_core_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="single_cycle_core_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="single_cycle_core_incremental_reuse_pre_placed.rpt"/>
  <File Type="ROUTE-DRC" Name="single_cycle_core_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="single_cycle_core_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="single_cycle_core_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="single_cycle_core_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="single_cycle_core_route_status.pb"/>
  <File Type="ROUTE-DCP" Name="single_cycle_core_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="single_cycle_core_routed_error.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="single_cycle_core_routed_bb.dcp"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="single_cycle_core_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="single_cycle_core_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="single_cycle_core_timing_summary_routed.rpx"/>
  <File Type="ROUTE-BUS-SKEW" Name="single_cycle_core_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="single_cycle_core_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="single_cycle_core_bus_skew_routed.rpx"/>
  <File Type="OPT-DCP" Name="single_cycle_core_opt.dcp"/>
  <File Type="PLACE-DCP" Name="single_cycle_core_placed.dcp"/>
  <File Type="PWROPT-DCP" Name="single_cycle_core_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="single_cycle_core_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="single_cycle_core_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="single_cycle_core_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="single_cycle_core_postroute_physopt_bb.dcp"/>
  <File Type="ROUTE-DRC-RPX" Name="single_cycle_core_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="single_cycle_core_methodology_drc_routed.rpx"/>
  <File Type="PDI-FILE" Name="single_cycle_core.pdi"/>
  <File Type="RCFI_FILE" Name="single_cycle_core.rcfi"/>
  <File Type="CFI_FILE" Name="single_cycle_core.cfi"/>
  <File Type="RNPI_FILE" Name="single_cycle_core.rnpi"/>
  <File Type="NPI_FILE" Name="single_cycle_core.npi"/>
  <File Type="RBD_FILE" Name="single_cycle_core.rbd"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/adder_16b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/uni/comp3211/single_cycle_core/single_cycle_core/VHDL/adder_16b.vhd"/>
        <Attr Name="ImportTime" Val="1677998014"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/adder_4b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/uni/comp3211/single_cycle_core/single_cycle_core/VHDL/adder_4b.vhd"/>
        <Attr Name="ImportTime" Val="1677751478"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/alu.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../project_3/project_3.srcs/sources_1/new/alu.vhd"/>
        <Attr Name="ImportTime" Val="1678040863"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/barrel_left_shift_16b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../project_3/project_3.srcs/sources_1/new/barrel_left_shift_16b.vhd"/>
        <Attr Name="ImportTime" Val="1678031659"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/barrel_left_shift_comp_16b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../project_3/project_3.srcs/sources_1/new/barrel_left_shift_comp_16b.vhd"/>
        <Attr Name="ImportTime" Val="1678027273"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/comparator_16b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../project_3/project_3.srcs/sources_1/new/comparator_16b.vhd"/>
        <Attr Name="ImportTime" Val="1677998697"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/control_unit.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/uni/comp3211/single_cycle_core/single_cycle_core/VHDL/control_unit.vhd"/>
        <Attr Name="ImportTime" Val="1679119923"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/data_memory.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/uni/comp3211/single_cycle_core/single_cycle_core/VHDL/data_memory.vhd"/>
        <Attr Name="ImportTime" Val="1680230255"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/fowarding_unit.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../project_3/project_3.srcs/sources_1/new/fowarding_unit.vhd"/>
        <Attr Name="ImportTime" Val="1679152353"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/hazard_detection_unit.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../project_3/project_3.srcs/sources_1/new/hazard_detection_unit.vhd"/>
        <Attr Name="ImportTime" Val="1679212881"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/instruction_memory.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/uni/comp3211/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd"/>
        <Attr Name="ImportTime" Val="1680230186"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/mux_2to1_16b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/uni/comp3211/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd"/>
        <Attr Name="ImportTime" Val="1677751478"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/mux_2to1_1b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/uni/comp3211/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd"/>
        <Attr Name="ImportTime" Val="1677751478"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/mux_2to1_4b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/uni/comp3211/single_cycle_core/single_cycle_core/VHDL/mux_2to1_4b.vhd"/>
        <Attr Name="ImportTime" Val="1677751478"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/program_counter.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/uni/comp3211/single_cycle_core/single_cycle_core/VHDL/program_counter.vhd"/>
        <Attr Name="ImportTime" Val="1678940568"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/register_file.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/uni/comp3211/single_cycle_core/single_cycle_core/VHDL/register_file.vhd"/>
        <Attr Name="ImportTime" Val="1679046308"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/register_nb.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../project_3/project_3.srcs/sources_1/new/register_nb.vhd"/>
        <Attr Name="ImportTime" Val="1678940584"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/sign_extend_4to16.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/uni/comp3211/single_cycle_core/single_cycle_core/VHDL/sign_extend_4to16.vhd"/>
        <Attr Name="ImportTime" Val="1678030564"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL/single_cycle_core.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/uni/comp3211/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd"/>
        <Attr Name="ImportTime" Val="1679214899"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/next_inst_logic.vhd">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../project_3/project_3.srcs/sources_1/new/next_inst_logic.vhd"/>
        <Attr Name="ImportTime" Val="1678005108"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="single_cycle_core"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/constr.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../project_3/project_3.srcs/constrs_1/new/constr.xdc"/>
        <Attr Name="ImportTime" Val="1679242695"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/constr.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
    <Step Id="write_device_image"/>
  </Strategy>
</GenRun>
