{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 45,
   "id": "2fb3001b",
   "metadata": {},
   "outputs": [],
   "source": [
    "import pandas as pd\n",
    "from collections import OrderedDict\n",
    "import warnings\n",
    "\n",
    "warnings.filterwarnings(\"ignore\")\n",
    "\n",
    "class gen_reg_code_of_uvm(object):\n",
    "    def __init__(self):\n",
    "        self.start_name = \"uart\"  # the start string of object\n",
    "        self.reg_block_name = \"ral_%s_reg\" % self.start_name\n",
    "        self.table_file = \"uart_reg.xlsx\"\n",
    "        self.sv_file_name = \"ral_\" + self.start_name + \"_regmodel_b.sv\"\n",
    "        self.data_df = None\n",
    "        self.reg_info = OrderedDict()\n",
    "        self.reg_class_sv_all = []\n",
    "        \n",
    "        self.reg_class_info = [\n",
    "                            \"class %s extends uvm_reg;\", \n",
    "                            \"    `uvm_object_utils(%s)\",\n",
    "                            \"    virtual function void build();\",\n",
    "                            \"        %s = uvm_reg_field::type_id::create(\\\"%s\\\");\",\n",
    "                            \"        %s.configure(this, %s);\",\n",
    "                            \"    function new(string name = \\\"%s\\\");\", \n",
    "                            \"    endfunction\",\n",
    "                            \"        super.new(name, 32, UVM_NO_COVERAGE);\"\n",
    "                        ]\n",
    "        \n",
    "        self.reg_block_info = [\n",
    "                            \"class %s extends uvm_reg_block;\",\n",
    "                            \"    rand %s_reg_%s %s;\",\n",
    "                            \"    `uvm_object_utils(%s)\",\n",
    "                            \"    function new(string name = \\\"%s\\\");\",\n",
    "                            \"        super.new(name, UVM_NO_COVERAGE);\",\n",
    "                            \"    endfunction\",\n",
    "                            \"    virtual function void build();\",\n",
    "                            \"        default_map = create_map(\\\"default_map\\\", 0, 4, UVM_BIG_ENDIAN, 1);\",\n",
    "                            \"        %s = %s::type_id::create(\\\"%s\\\", null, get_full_name());\",\n",
    "                            \"        %s.configure(this, null, \\\"\\\");\",\n",
    "                            \"        %s.build();\",\n",
    "                            \"        default_map.add_reg(%s, %s, %s);\"\n",
    "                        ]\n",
    "        \n",
    "        self.run_all()\n",
    "        \n",
    "    def run_all(self):\n",
    "        self.read_data()\n",
    "        self.get_all_info_to_orderdict()\n",
    "        self.gen_all_register_code()\n",
    "        self.gen_all_register_block_code()\n",
    "        self.write()\n",
    "        self.print_code()\n",
    "        \n",
    "    def read_data(self):\n",
    "        self.data_df = pd.read_excel(self.table_file, encoding=\"utf-8\")\n",
    "        self.data_df.fillna(\"\", inplace=True)\n",
    "\n",
    "    def get_field_info(self, info):\n",
    "        \"\"\"\n",
    "        get filed info to list\n",
    "        \"\"\"\n",
    "        index_e, index_s = info[0][1:-1].split(\":\")\n",
    "        index_e, index_s = int(index_e), int(index_s)\n",
    "        filed_li = [\n",
    "            info[1],\n",
    "            str(index_e - index_s + 1),\n",
    "            str(index_s), \"\\\"\" + info[2] + \"\\\"\", \"0\",\n",
    "            \"'h\" + format(eval(info[3]), 'X'), \"1\", \"1\", \"1\"\n",
    "        ]\n",
    "        return filed_li\n",
    "\n",
    "    def get_all_info_to_orderdict(self):\n",
    "        # get all info to orderdict\n",
    "        for li in self.data_df.values.tolist():\n",
    "            if li[0]:\n",
    "                reg_name = li[0]\n",
    "                self.reg_info[reg_name] = OrderedDict({\n",
    "                    \"name\": li[0],\n",
    "                    \"addr\": li[1],\n",
    "                    \"field\": []\n",
    "                })\n",
    "                self.reg_info[reg_name][\"field\"].append(self.get_field_info(li[2:]))\n",
    "            else:\n",
    "                self.reg_info[reg_name][\"field\"].append(self.get_field_info(li[2:]))\n",
    "                \n",
    "    # get one register class code\n",
    "    def gen_reg_one(self, reg_name):\n",
    "        reg_name_full = \"%s_reg_%s\" % (self.start_name, reg_name)\n",
    "        \n",
    "        self.reg_class_sv_all.append(self.reg_class_info[0] % reg_name_full)\n",
    "        self.reg_class_sv_all.append(self.reg_class_info[1] % reg_name_full)\n",
    "        self.reg_class_sv_all.append(\"\")\n",
    "\n",
    "        for li in self.reg_info[reg_name]['field']:\n",
    "            self.reg_class_sv_all.append(\"    rand uvm_reg_field %s;\" % li[0])\n",
    "        self.reg_class_sv_all.append(\"\")\n",
    "        \n",
    "        self.reg_class_sv_all.append(self.reg_class_info[2])\n",
    "        \n",
    "        for li in self.reg_info[reg_name]['field']:\n",
    "            self.reg_class_sv_all.append(self.reg_class_info[3] % (li[0], li[0]))  # create\n",
    "            self.reg_class_sv_all.append(self.reg_class_info[4] % (li[0], \", \".join(li[1:])))  # configure\n",
    "            self.reg_class_sv_all.append(\"\")\n",
    "        \n",
    "        self.reg_class_sv_all.append(self.reg_class_info[6]) # endfunction\n",
    "        self.reg_class_sv_all.append(\"\")\n",
    "\n",
    "        # the new function\n",
    "        self.reg_class_sv_all.append(self.reg_class_info[5] % reg_name_full)\n",
    "        self.reg_class_sv_all.append(self.reg_class_info[7])\n",
    "        self.reg_class_sv_all.append(self.reg_class_info[6])\n",
    "\n",
    "        self.reg_class_sv_all.append(\"endclass\")\n",
    "        self.reg_class_sv_all.append(\"\")\n",
    "\n",
    "    def gen_all_register_code(self):\n",
    "        for reg_name in self.reg_info.keys():\n",
    "            #print(reg_name)\n",
    "            self.gen_reg_one(reg_name)\n",
    "                \n",
    "    def gen_all_register_block_code(self):\n",
    "        self.reg_class_sv_all.append(self.reg_block_info[0] % self.reg_block_name)  # define register block class\n",
    "        self.reg_class_sv_all.append(\"\")\n",
    "\n",
    "        # the rand code of all reigister\n",
    "        for reg_name in self.reg_info.keys():\n",
    "            self.reg_class_sv_all.append(self.reg_block_info[1] % (self.start_name, reg_name, reg_name))\n",
    "\n",
    "        self.reg_class_sv_all.append(\"\")\n",
    "        self.reg_class_sv_all.append(self.reg_block_info[2] % self.reg_block_name)\n",
    "        self.reg_class_sv_all.append(\"\")\n",
    "\n",
    "        # the new function\n",
    "        self.reg_class_sv_all.append(self.reg_block_info[3] % self.reg_block_name)\n",
    "        self.reg_class_sv_all.append(self.reg_block_info[4])\n",
    "        self.reg_class_sv_all.append(self.reg_block_info[5])\n",
    "        self.reg_class_sv_all.append(\"\")\n",
    "\n",
    "        self.reg_class_sv_all.append(self.reg_block_info[6]) # the build function\n",
    "        self.reg_class_sv_all.append(self.reg_block_info[7]) # create_map\n",
    "        self.reg_class_sv_all.append(\"\")\n",
    "\n",
    "        # all code of add all register\n",
    "        for reg_name in self.reg_info.keys():\n",
    "            #print(reg_name)\n",
    "            self.reg_class_sv_all.append(self.reg_block_info[8] % (reg_name, self.start_name + \"_reg_\" + reg_name, reg_name))\n",
    "            self.reg_class_sv_all.append(self.reg_block_info[9] % reg_name)\n",
    "            self.reg_class_sv_all.append(self.reg_block_info[10] % reg_name)\n",
    "            self.reg_class_sv_all.append(self.reg_block_info[11] % (reg_name, \"'h0\" + format(eval(self.reg_info[reg_name][\"addr\"]), 'X'), \"\\\"RW\\\"\"))\n",
    "            self.reg_class_sv_all.append(\"\")\n",
    "\n",
    "        self.reg_class_sv_all.append(self.reg_block_info[5])\n",
    "        self.reg_class_sv_all.append(\"endclass\")\n",
    "\n",
    "    def write(self):\n",
    "        with open(self.sv_file_name, \"w\", encoding=\"utf-8\") as f:\n",
    "            for line in self.reg_class_sv_all:\n",
    "                f.write(line + \"\\n\")\n",
    "                \n",
    "    def print_code(self):\n",
    "        for line in self.reg_class_sv_all:\n",
    "            print(line)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 46,
   "id": "c7d4e899",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "class uart_reg_UARTDR extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTDR)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field OE;\n",
      "    rand uvm_reg_field BE;\n",
      "    rand uvm_reg_field PE;\n",
      "    rand uvm_reg_field FE;\n",
      "    rand uvm_reg_field DATA;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 4, 12, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        OE = uvm_reg_field::type_id::create(\"OE\");\n",
      "        OE.configure(this, 1, 11, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BE = uvm_reg_field::type_id::create(\"BE\");\n",
      "        BE.configure(this, 1, 10, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PE = uvm_reg_field::type_id::create(\"PE\");\n",
      "        PE.configure(this, 1, 9, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FE = uvm_reg_field::type_id::create(\"FE\");\n",
      "        FE.configure(this, 1, 8, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DATA = uvm_reg_field::type_id::create(\"DATA\");\n",
      "        DATA.configure(this, 8, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTDR\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTRSR extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTRSR)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field OE;\n",
      "    rand uvm_reg_field BE;\n",
      "    rand uvm_reg_field PE;\n",
      "    rand uvm_reg_field FE;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 12, 4, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        OE = uvm_reg_field::type_id::create(\"OE\");\n",
      "        OE.configure(this, 1, 3, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BE = uvm_reg_field::type_id::create(\"BE\");\n",
      "        BE.configure(this, 1, 2, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PE = uvm_reg_field::type_id::create(\"PE\");\n",
      "        PE.configure(this, 1, 1, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FE = uvm_reg_field::type_id::create(\"FE\");\n",
      "        FE.configure(this, 1, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTRSR\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTFR extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTFR)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field RI;\n",
      "    rand uvm_reg_field TXFE;\n",
      "    rand uvm_reg_field RXFE;\n",
      "    rand uvm_reg_field TXFF;\n",
      "    rand uvm_reg_field RXFF;\n",
      "    rand uvm_reg_field BUSY;\n",
      "    rand uvm_reg_field DCD;\n",
      "    rand uvm_reg_field DSR;\n",
      "    rand uvm_reg_field CTS;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 7, 9, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RI = uvm_reg_field::type_id::create(\"RI\");\n",
      "        RI.configure(this, 1, 8, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        TXFE = uvm_reg_field::type_id::create(\"TXFE\");\n",
      "        TXFE.configure(this, 1, 7, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        RXFE = uvm_reg_field::type_id::create(\"RXFE\");\n",
      "        RXFE.configure(this, 1, 6, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        TXFF = uvm_reg_field::type_id::create(\"TXFF\");\n",
      "        TXFF.configure(this, 1, 5, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXFF = uvm_reg_field::type_id::create(\"RXFF\");\n",
      "        RXFF.configure(this, 1, 4, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        BUSY = uvm_reg_field::type_id::create(\"BUSY\");\n",
      "        BUSY.configure(this, 1, 3, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DCD = uvm_reg_field::type_id::create(\"DCD\");\n",
      "        DCD.configure(this, 1, 2, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        DSR = uvm_reg_field::type_id::create(\"DSR\");\n",
      "        DSR.configure(this, 1, 1, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        CTS = uvm_reg_field::type_id::create(\"CTS\");\n",
      "        CTS.configure(this, 1, 0, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTFR\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTIBRD extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTIBRD)\n",
      "\n",
      "    rand uvm_reg_field BAUD_DIVINT;\n",
      "\n",
      "    virtual function void build();\n",
      "        BAUD_DIVINT = uvm_reg_field::type_id::create(\"BAUD_DIVINT\");\n",
      "        BAUD_DIVINT.configure(this, 16, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTIBRD\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTFBRD extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTFBRD)\n",
      "\n",
      "    rand uvm_reg_field BAUD_DIVERAC;\n",
      "\n",
      "    virtual function void build();\n",
      "        BAUD_DIVERAC = uvm_reg_field::type_id::create(\"BAUD_DIVERAC\");\n",
      "        BAUD_DIVERAC.configure(this, 16, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTFBRD\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTLLCR_H extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTLLCR_H)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field SPS;\n",
      "    rand uvm_reg_field WLEN;\n",
      "    rand uvm_reg_field FEN;\n",
      "    rand uvm_reg_field STP2;\n",
      "    rand uvm_reg_field EPS;\n",
      "    rand uvm_reg_field PEN;\n",
      "    rand uvm_reg_field BRK;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 8, 8, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        SPS = uvm_reg_field::type_id::create(\"SPS\");\n",
      "        SPS.configure(this, 1, 7, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        WLEN = uvm_reg_field::type_id::create(\"WLEN\");\n",
      "        WLEN.configure(this, 2, 5, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FEN = uvm_reg_field::type_id::create(\"FEN\");\n",
      "        FEN.configure(this, 1, 4, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        STP2 = uvm_reg_field::type_id::create(\"STP2\");\n",
      "        STP2.configure(this, 1, 3, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        EPS = uvm_reg_field::type_id::create(\"EPS\");\n",
      "        EPS.configure(this, 1, 2, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PEN = uvm_reg_field::type_id::create(\"PEN\");\n",
      "        PEN.configure(this, 1, 1, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BRK = uvm_reg_field::type_id::create(\"BRK\");\n",
      "        BRK.configure(this, 1, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTLLCR_H\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTCR extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTCR)\n",
      "\n",
      "    rand uvm_reg_field CTSEn;\n",
      "    rand uvm_reg_field RTSEn;\n",
      "    rand uvm_reg_field Out2;\n",
      "    rand uvm_reg_field Out1;\n",
      "    rand uvm_reg_field RTS;\n",
      "    rand uvm_reg_field DTR;\n",
      "    rand uvm_reg_field RXE;\n",
      "    rand uvm_reg_field TXE;\n",
      "    rand uvm_reg_field LBE;\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field SIRLP;\n",
      "    rand uvm_reg_field SIREN;\n",
      "    rand uvm_reg_field UARTEN;\n",
      "\n",
      "    virtual function void build();\n",
      "        CTSEn = uvm_reg_field::type_id::create(\"CTSEn\");\n",
      "        CTSEn.configure(this, 1, 15, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RTSEn = uvm_reg_field::type_id::create(\"RTSEn\");\n",
      "        RTSEn.configure(this, 1, 14, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        Out2 = uvm_reg_field::type_id::create(\"Out2\");\n",
      "        Out2.configure(this, 1, 13, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        Out1 = uvm_reg_field::type_id::create(\"Out1\");\n",
      "        Out1.configure(this, 1, 12, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RTS = uvm_reg_field::type_id::create(\"RTS\");\n",
      "        RTS.configure(this, 1, 11, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DTR = uvm_reg_field::type_id::create(\"DTR\");\n",
      "        DTR.configure(this, 1, 10, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXE = uvm_reg_field::type_id::create(\"RXE\");\n",
      "        RXE.configure(this, 1, 9, \"RW\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        TXE = uvm_reg_field::type_id::create(\"TXE\");\n",
      "        TXE.configure(this, 1, 8, \"RW\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        LBE = uvm_reg_field::type_id::create(\"LBE\");\n",
      "        LBE.configure(this, 1, 7, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 4, 3, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        SIRLP = uvm_reg_field::type_id::create(\"SIRLP\");\n",
      "        SIRLP.configure(this, 1, 2, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        SIREN = uvm_reg_field::type_id::create(\"SIREN\");\n",
      "        SIREN.configure(this, 1, 1, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        UARTEN = uvm_reg_field::type_id::create(\"UARTEN\");\n",
      "        UARTEN.configure(this, 1, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTCR\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTIFLS extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTIFLS)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field RXIFLSEL;\n",
      "    rand uvm_reg_field TXIFLSEL;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 10, 6, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXIFLSEL = uvm_reg_field::type_id::create(\"RXIFLSEL\");\n",
      "        RXIFLSEL.configure(this, 3, 3, \"RW\", 0, 'h2, 1, 1, 1);\n",
      "\n",
      "        TXIFLSEL = uvm_reg_field::type_id::create(\"TXIFLSEL\");\n",
      "        TXIFLSEL.configure(this, 3, 0, \"RW\", 0, 'h2, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTIFLS\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTIMSC extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTIMSC)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field OEIM;\n",
      "    rand uvm_reg_field BEIM;\n",
      "    rand uvm_reg_field PEIM;\n",
      "    rand uvm_reg_field FEIM;\n",
      "    rand uvm_reg_field RTIM;\n",
      "    rand uvm_reg_field TXIM;\n",
      "    rand uvm_reg_field RXIM;\n",
      "    rand uvm_reg_field DSRMIM;\n",
      "    rand uvm_reg_field DCDMIM;\n",
      "    rand uvm_reg_field CTSRMIM;\n",
      "    rand uvm_reg_field RIRMIM;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 5, 11, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        OEIM = uvm_reg_field::type_id::create(\"OEIM\");\n",
      "        OEIM.configure(this, 1, 10, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BEIM = uvm_reg_field::type_id::create(\"BEIM\");\n",
      "        BEIM.configure(this, 1, 9, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PEIM = uvm_reg_field::type_id::create(\"PEIM\");\n",
      "        PEIM.configure(this, 1, 8, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FEIM = uvm_reg_field::type_id::create(\"FEIM\");\n",
      "        FEIM.configure(this, 1, 7, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RTIM = uvm_reg_field::type_id::create(\"RTIM\");\n",
      "        RTIM.configure(this, 1, 6, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        TXIM = uvm_reg_field::type_id::create(\"TXIM\");\n",
      "        TXIM.configure(this, 1, 5, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXIM = uvm_reg_field::type_id::create(\"RXIM\");\n",
      "        RXIM.configure(this, 1, 4, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DSRMIM = uvm_reg_field::type_id::create(\"DSRMIM\");\n",
      "        DSRMIM.configure(this, 1, 3, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DCDMIM = uvm_reg_field::type_id::create(\"DCDMIM\");\n",
      "        DCDMIM.configure(this, 1, 2, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        CTSRMIM = uvm_reg_field::type_id::create(\"CTSRMIM\");\n",
      "        CTSRMIM.configure(this, 1, 1, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RIRMIM = uvm_reg_field::type_id::create(\"RIRMIM\");\n",
      "        RIRMIM.configure(this, 1, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTIMSC\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTRIS extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTRIS)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field OERIS;\n",
      "    rand uvm_reg_field BERIS;\n",
      "    rand uvm_reg_field PERIS;\n",
      "    rand uvm_reg_field FERIS;\n",
      "    rand uvm_reg_field RTRIS;\n",
      "    rand uvm_reg_field TXRIS;\n",
      "    rand uvm_reg_field RXRIS;\n",
      "    rand uvm_reg_field DSRRMIS;\n",
      "    rand uvm_reg_field DCDRMIS;\n",
      "    rand uvm_reg_field CTSRMIS;\n",
      "    rand uvm_reg_field RIRMIS;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 5, 11, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        OERIS = uvm_reg_field::type_id::create(\"OERIS\");\n",
      "        OERIS.configure(this, 1, 10, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BERIS = uvm_reg_field::type_id::create(\"BERIS\");\n",
      "        BERIS.configure(this, 1, 9, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PERIS = uvm_reg_field::type_id::create(\"PERIS\");\n",
      "        PERIS.configure(this, 1, 8, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FERIS = uvm_reg_field::type_id::create(\"FERIS\");\n",
      "        FERIS.configure(this, 1, 7, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RTRIS = uvm_reg_field::type_id::create(\"RTRIS\");\n",
      "        RTRIS.configure(this, 1, 6, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        TXRIS = uvm_reg_field::type_id::create(\"TXRIS\");\n",
      "        TXRIS.configure(this, 1, 5, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXRIS = uvm_reg_field::type_id::create(\"RXRIS\");\n",
      "        RXRIS.configure(this, 1, 4, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DSRRMIS = uvm_reg_field::type_id::create(\"DSRRMIS\");\n",
      "        DSRRMIS.configure(this, 1, 3, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DCDRMIS = uvm_reg_field::type_id::create(\"DCDRMIS\");\n",
      "        DCDRMIS.configure(this, 1, 2, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        CTSRMIS = uvm_reg_field::type_id::create(\"CTSRMIS\");\n",
      "        CTSRMIS.configure(this, 1, 1, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RIRMIS = uvm_reg_field::type_id::create(\"RIRMIS\");\n",
      "        RIRMIS.configure(this, 1, 0, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTRIS\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTMIS extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTMIS)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field OEMIS;\n",
      "    rand uvm_reg_field BEMIS;\n",
      "    rand uvm_reg_field PEMIS;\n",
      "    rand uvm_reg_field FEMIS;\n",
      "    rand uvm_reg_field RTMIS;\n",
      "    rand uvm_reg_field TXMIS;\n",
      "    rand uvm_reg_field RXMIS;\n",
      "    rand uvm_reg_field DSRMMIS;\n",
      "    rand uvm_reg_field DCDMMIS;\n",
      "    rand uvm_reg_field CTSMMIS;\n",
      "    rand uvm_reg_field RIMMIS;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 5, 11, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        OEMIS = uvm_reg_field::type_id::create(\"OEMIS\");\n",
      "        OEMIS.configure(this, 1, 10, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BEMIS = uvm_reg_field::type_id::create(\"BEMIS\");\n",
      "        BEMIS.configure(this, 1, 9, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PEMIS = uvm_reg_field::type_id::create(\"PEMIS\");\n",
      "        PEMIS.configure(this, 1, 8, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FEMIS = uvm_reg_field::type_id::create(\"FEMIS\");\n",
      "        FEMIS.configure(this, 1, 7, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RTMIS = uvm_reg_field::type_id::create(\"RTMIS\");\n",
      "        RTMIS.configure(this, 1, 6, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        TXMIS = uvm_reg_field::type_id::create(\"TXMIS\");\n",
      "        TXMIS.configure(this, 1, 5, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXMIS = uvm_reg_field::type_id::create(\"RXMIS\");\n",
      "        RXMIS.configure(this, 1, 4, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DSRMMIS = uvm_reg_field::type_id::create(\"DSRMMIS\");\n",
      "        DSRMMIS.configure(this, 1, 3, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DCDMMIS = uvm_reg_field::type_id::create(\"DCDMMIS\");\n",
      "        DCDMMIS.configure(this, 1, 2, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        CTSMMIS = uvm_reg_field::type_id::create(\"CTSMMIS\");\n",
      "        CTSMMIS.configure(this, 1, 1, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RIMMIS = uvm_reg_field::type_id::create(\"RIMMIS\");\n",
      "        RIMMIS.configure(this, 1, 0, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTMIS\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTICR extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTICR)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field OEIC;\n",
      "    rand uvm_reg_field BEIC;\n",
      "    rand uvm_reg_field PEIC;\n",
      "    rand uvm_reg_field FEIC;\n",
      "    rand uvm_reg_field RTIC;\n",
      "    rand uvm_reg_field TXIC;\n",
      "    rand uvm_reg_field RXIC;\n",
      "    rand uvm_reg_field DSRMIC;\n",
      "    rand uvm_reg_field DCDMIC;\n",
      "    rand uvm_reg_field CTSMIC;\n",
      "    rand uvm_reg_field RIMIC;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 5, 11, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        OEIC = uvm_reg_field::type_id::create(\"OEIC\");\n",
      "        OEIC.configure(this, 1, 10, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BEIC = uvm_reg_field::type_id::create(\"BEIC\");\n",
      "        BEIC.configure(this, 1, 9, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PEIC = uvm_reg_field::type_id::create(\"PEIC\");\n",
      "        PEIC.configure(this, 1, 8, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FEIC = uvm_reg_field::type_id::create(\"FEIC\");\n",
      "        FEIC.configure(this, 1, 7, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RTIC = uvm_reg_field::type_id::create(\"RTIC\");\n",
      "        RTIC.configure(this, 1, 6, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        TXIC = uvm_reg_field::type_id::create(\"TXIC\");\n",
      "        TXIC.configure(this, 1, 5, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXIC = uvm_reg_field::type_id::create(\"RXIC\");\n",
      "        RXIC.configure(this, 1, 4, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DSRMIC = uvm_reg_field::type_id::create(\"DSRMIC\");\n",
      "        DSRMIC.configure(this, 1, 3, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DCDMIC = uvm_reg_field::type_id::create(\"DCDMIC\");\n",
      "        DCDMIC.configure(this, 1, 2, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        CTSMIC = uvm_reg_field::type_id::create(\"CTSMIC\");\n",
      "        CTSMIC.configure(this, 1, 1, \"WO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        RIMIC = uvm_reg_field::type_id::create(\"RIMIC\");\n",
      "        RIMIC.configure(this, 1, 0, \"WO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTICR\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class ral_uart_reg extends uvm_reg_block;\n",
      "\n",
      "    rand uart_reg_UARTDR UARTDR;\n",
      "    rand uart_reg_UARTRSR UARTRSR;\n",
      "    rand uart_reg_UARTFR UARTFR;\n",
      "    rand uart_reg_UARTIBRD UARTIBRD;\n",
      "    rand uart_reg_UARTFBRD UARTFBRD;\n",
      "    rand uart_reg_UARTLLCR_H UARTLLCR_H;\n",
      "    rand uart_reg_UARTCR UARTCR;\n",
      "    rand uart_reg_UARTIFLS UARTIFLS;\n",
      "    rand uart_reg_UARTIMSC UARTIMSC;\n",
      "    rand uart_reg_UARTRIS UARTRIS;\n",
      "    rand uart_reg_UARTMIS UARTMIS;\n",
      "    rand uart_reg_UARTICR UARTICR;\n",
      "\n",
      "    `uvm_object_utils(ral_uart_reg)\n",
      "\n",
      "    function new(string name = \"ral_uart_reg\");\n",
      "        super.new(name, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "\n",
      "    virtual function void build();\n",
      "        default_map = create_map(\"default_map\", 0, 4, UVM_BIG_ENDIAN, 1);\n",
      "\n",
      "        UARTDR = uart_reg_UARTDR::type_id::create(\"UARTDR\", null, get_full_name());\n",
      "        UARTDR.configure(this, null, \"\");\n",
      "        UARTDR.build();\n",
      "        default_map.add_reg(UARTDR, 'h00, \"RW\");\n",
      "\n",
      "        UARTRSR = uart_reg_UARTRSR::type_id::create(\"UARTRSR\", null, get_full_name());\n",
      "        UARTRSR.configure(this, null, \"\");\n",
      "        UARTRSR.build();\n",
      "        default_map.add_reg(UARTRSR, 'h04, \"RW\");\n",
      "\n",
      "        UARTFR = uart_reg_UARTFR::type_id::create(\"UARTFR\", null, get_full_name());\n",
      "        UARTFR.configure(this, null, \"\");\n",
      "        UARTFR.build();\n",
      "        default_map.add_reg(UARTFR, 'h018, \"RW\");\n",
      "\n",
      "        UARTIBRD = uart_reg_UARTIBRD::type_id::create(\"UARTIBRD\", null, get_full_name());\n",
      "        UARTIBRD.configure(this, null, \"\");\n",
      "        UARTIBRD.build();\n",
      "        default_map.add_reg(UARTIBRD, 'h024, \"RW\");\n",
      "\n",
      "        UARTFBRD = uart_reg_UARTFBRD::type_id::create(\"UARTFBRD\", null, get_full_name());\n",
      "        UARTFBRD.configure(this, null, \"\");\n",
      "        UARTFBRD.build();\n",
      "        default_map.add_reg(UARTFBRD, 'h028, \"RW\");\n",
      "\n",
      "        UARTLLCR_H = uart_reg_UARTLLCR_H::type_id::create(\"UARTLLCR_H\", null, get_full_name());\n",
      "        UARTLLCR_H.configure(this, null, \"\");\n",
      "        UARTLLCR_H.build();\n",
      "        default_map.add_reg(UARTLLCR_H, 'h02C, \"RW\");\n",
      "\n",
      "        UARTCR = uart_reg_UARTCR::type_id::create(\"UARTCR\", null, get_full_name());\n",
      "        UARTCR.configure(this, null, \"\");\n",
      "        UARTCR.build();\n",
      "        default_map.add_reg(UARTCR, 'h030, \"RW\");\n",
      "\n",
      "        UARTIFLS = uart_reg_UARTIFLS::type_id::create(\"UARTIFLS\", null, get_full_name());\n",
      "        UARTIFLS.configure(this, null, \"\");\n",
      "        UARTIFLS.build();\n",
      "        default_map.add_reg(UARTIFLS, 'h034, \"RW\");\n",
      "\n",
      "        UARTIMSC = uart_reg_UARTIMSC::type_id::create(\"UARTIMSC\", null, get_full_name());\n",
      "        UARTIMSC.configure(this, null, \"\");\n",
      "        UARTIMSC.build();\n",
      "        default_map.add_reg(UARTIMSC, 'h038, \"RW\");\n",
      "\n",
      "        UARTRIS = uart_reg_UARTRIS::type_id::create(\"UARTRIS\", null, get_full_name());\n",
      "        UARTRIS.configure(this, null, \"\");\n",
      "        UARTRIS.build();\n",
      "        default_map.add_reg(UARTRIS, 'h03C, \"RW\");\n",
      "\n",
      "        UARTMIS = uart_reg_UARTMIS::type_id::create(\"UARTMIS\", null, get_full_name());\n",
      "        UARTMIS.configure(this, null, \"\");\n",
      "        UARTMIS.build();\n",
      "        default_map.add_reg(UARTMIS, 'h040, \"RW\");\n",
      "\n",
      "        UARTICR = uart_reg_UARTICR::type_id::create(\"UARTICR\", null, get_full_name());\n",
      "        UARTICR.configure(this, null, \"\");\n",
      "        UARTICR.build();\n",
      "        default_map.add_reg(UARTICR, 'h044, \"RW\");\n",
      "\n",
      "    endfunction\n",
      "endclass\n",
      "class uart_reg_UARTDR extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTDR)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field OE;\n",
      "    rand uvm_reg_field BE;\n",
      "    rand uvm_reg_field PE;\n",
      "    rand uvm_reg_field FE;\n",
      "    rand uvm_reg_field DATA;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 4, 12, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        OE = uvm_reg_field::type_id::create(\"OE\");\n",
      "        OE.configure(this, 1, 11, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BE = uvm_reg_field::type_id::create(\"BE\");\n",
      "        BE.configure(this, 1, 10, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PE = uvm_reg_field::type_id::create(\"PE\");\n",
      "        PE.configure(this, 1, 9, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FE = uvm_reg_field::type_id::create(\"FE\");\n",
      "        FE.configure(this, 1, 8, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DATA = uvm_reg_field::type_id::create(\"DATA\");\n",
      "        DATA.configure(this, 8, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTDR\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTRSR extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTRSR)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field OE;\n",
      "    rand uvm_reg_field BE;\n",
      "    rand uvm_reg_field PE;\n",
      "    rand uvm_reg_field FE;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 12, 4, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        OE = uvm_reg_field::type_id::create(\"OE\");\n",
      "        OE.configure(this, 1, 3, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BE = uvm_reg_field::type_id::create(\"BE\");\n",
      "        BE.configure(this, 1, 2, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PE = uvm_reg_field::type_id::create(\"PE\");\n",
      "        PE.configure(this, 1, 1, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FE = uvm_reg_field::type_id::create(\"FE\");\n",
      "        FE.configure(this, 1, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTRSR\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTFR extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTFR)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field RI;\n",
      "    rand uvm_reg_field TXFE;\n",
      "    rand uvm_reg_field RXFE;\n",
      "    rand uvm_reg_field TXFF;\n",
      "    rand uvm_reg_field RXFF;\n",
      "    rand uvm_reg_field BUSY;\n",
      "    rand uvm_reg_field DCD;\n",
      "    rand uvm_reg_field DSR;\n",
      "    rand uvm_reg_field CTS;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 7, 9, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RI = uvm_reg_field::type_id::create(\"RI\");\n",
      "        RI.configure(this, 1, 8, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        TXFE = uvm_reg_field::type_id::create(\"TXFE\");\n",
      "        TXFE.configure(this, 1, 7, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        RXFE = uvm_reg_field::type_id::create(\"RXFE\");\n",
      "        RXFE.configure(this, 1, 6, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        TXFF = uvm_reg_field::type_id::create(\"TXFF\");\n",
      "        TXFF.configure(this, 1, 5, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXFF = uvm_reg_field::type_id::create(\"RXFF\");\n",
      "        RXFF.configure(this, 1, 4, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        BUSY = uvm_reg_field::type_id::create(\"BUSY\");\n",
      "        BUSY.configure(this, 1, 3, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DCD = uvm_reg_field::type_id::create(\"DCD\");\n",
      "        DCD.configure(this, 1, 2, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        DSR = uvm_reg_field::type_id::create(\"DSR\");\n",
      "        DSR.configure(this, 1, 1, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        CTS = uvm_reg_field::type_id::create(\"CTS\");\n",
      "        CTS.configure(this, 1, 0, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTFR\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTIBRD extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTIBRD)\n",
      "\n",
      "    rand uvm_reg_field BAUD_DIVINT;\n",
      "\n",
      "    virtual function void build();\n",
      "        BAUD_DIVINT = uvm_reg_field::type_id::create(\"BAUD_DIVINT\");\n",
      "        BAUD_DIVINT.configure(this, 16, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTIBRD\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTFBRD extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTFBRD)\n",
      "\n",
      "    rand uvm_reg_field BAUD_DIVERAC;\n",
      "\n",
      "    virtual function void build();\n",
      "        BAUD_DIVERAC = uvm_reg_field::type_id::create(\"BAUD_DIVERAC\");\n",
      "        BAUD_DIVERAC.configure(this, 16, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTFBRD\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTLLCR_H extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTLLCR_H)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field SPS;\n",
      "    rand uvm_reg_field WLEN;\n",
      "    rand uvm_reg_field FEN;\n",
      "    rand uvm_reg_field STP2;\n",
      "    rand uvm_reg_field EPS;\n",
      "    rand uvm_reg_field PEN;\n",
      "    rand uvm_reg_field BRK;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 8, 8, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        SPS = uvm_reg_field::type_id::create(\"SPS\");\n",
      "        SPS.configure(this, 1, 7, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        WLEN = uvm_reg_field::type_id::create(\"WLEN\");\n",
      "        WLEN.configure(this, 2, 5, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FEN = uvm_reg_field::type_id::create(\"FEN\");\n",
      "        FEN.configure(this, 1, 4, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        STP2 = uvm_reg_field::type_id::create(\"STP2\");\n",
      "        STP2.configure(this, 1, 3, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        EPS = uvm_reg_field::type_id::create(\"EPS\");\n",
      "        EPS.configure(this, 1, 2, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PEN = uvm_reg_field::type_id::create(\"PEN\");\n",
      "        PEN.configure(this, 1, 1, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BRK = uvm_reg_field::type_id::create(\"BRK\");\n",
      "        BRK.configure(this, 1, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTLLCR_H\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTCR extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTCR)\n",
      "\n",
      "    rand uvm_reg_field CTSEn;\n",
      "    rand uvm_reg_field RTSEn;\n",
      "    rand uvm_reg_field Out2;\n",
      "    rand uvm_reg_field Out1;\n",
      "    rand uvm_reg_field RTS;\n",
      "    rand uvm_reg_field DTR;\n",
      "    rand uvm_reg_field RXE;\n",
      "    rand uvm_reg_field TXE;\n",
      "    rand uvm_reg_field LBE;\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field SIRLP;\n",
      "    rand uvm_reg_field SIREN;\n",
      "    rand uvm_reg_field UARTEN;\n",
      "\n",
      "    virtual function void build();\n",
      "        CTSEn = uvm_reg_field::type_id::create(\"CTSEn\");\n",
      "        CTSEn.configure(this, 1, 15, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RTSEn = uvm_reg_field::type_id::create(\"RTSEn\");\n",
      "        RTSEn.configure(this, 1, 14, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        Out2 = uvm_reg_field::type_id::create(\"Out2\");\n",
      "        Out2.configure(this, 1, 13, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        Out1 = uvm_reg_field::type_id::create(\"Out1\");\n",
      "        Out1.configure(this, 1, 12, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RTS = uvm_reg_field::type_id::create(\"RTS\");\n",
      "        RTS.configure(this, 1, 11, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DTR = uvm_reg_field::type_id::create(\"DTR\");\n",
      "        DTR.configure(this, 1, 10, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXE = uvm_reg_field::type_id::create(\"RXE\");\n",
      "        RXE.configure(this, 1, 9, \"RW\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        TXE = uvm_reg_field::type_id::create(\"TXE\");\n",
      "        TXE.configure(this, 1, 8, \"RW\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        LBE = uvm_reg_field::type_id::create(\"LBE\");\n",
      "        LBE.configure(this, 1, 7, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 4, 3, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        SIRLP = uvm_reg_field::type_id::create(\"SIRLP\");\n",
      "        SIRLP.configure(this, 1, 2, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        SIREN = uvm_reg_field::type_id::create(\"SIREN\");\n",
      "        SIREN.configure(this, 1, 1, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        UARTEN = uvm_reg_field::type_id::create(\"UARTEN\");\n",
      "        UARTEN.configure(this, 1, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTCR\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTIFLS extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTIFLS)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field RXIFLSEL;\n",
      "    rand uvm_reg_field TXIFLSEL;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 10, 6, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXIFLSEL = uvm_reg_field::type_id::create(\"RXIFLSEL\");\n",
      "        RXIFLSEL.configure(this, 3, 3, \"RW\", 0, 'h2, 1, 1, 1);\n",
      "\n",
      "        TXIFLSEL = uvm_reg_field::type_id::create(\"TXIFLSEL\");\n",
      "        TXIFLSEL.configure(this, 3, 0, \"RW\", 0, 'h2, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTIFLS\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTIMSC extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTIMSC)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field OEIM;\n",
      "    rand uvm_reg_field BEIM;\n",
      "    rand uvm_reg_field PEIM;\n",
      "    rand uvm_reg_field FEIM;\n",
      "    rand uvm_reg_field RTIM;\n",
      "    rand uvm_reg_field TXIM;\n",
      "    rand uvm_reg_field RXIM;\n",
      "    rand uvm_reg_field DSRMIM;\n",
      "    rand uvm_reg_field DCDMIM;\n",
      "    rand uvm_reg_field CTSRMIM;\n",
      "    rand uvm_reg_field RIRMIM;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 5, 11, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        OEIM = uvm_reg_field::type_id::create(\"OEIM\");\n",
      "        OEIM.configure(this, 1, 10, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BEIM = uvm_reg_field::type_id::create(\"BEIM\");\n",
      "        BEIM.configure(this, 1, 9, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PEIM = uvm_reg_field::type_id::create(\"PEIM\");\n",
      "        PEIM.configure(this, 1, 8, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FEIM = uvm_reg_field::type_id::create(\"FEIM\");\n",
      "        FEIM.configure(this, 1, 7, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RTIM = uvm_reg_field::type_id::create(\"RTIM\");\n",
      "        RTIM.configure(this, 1, 6, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        TXIM = uvm_reg_field::type_id::create(\"TXIM\");\n",
      "        TXIM.configure(this, 1, 5, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXIM = uvm_reg_field::type_id::create(\"RXIM\");\n",
      "        RXIM.configure(this, 1, 4, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DSRMIM = uvm_reg_field::type_id::create(\"DSRMIM\");\n",
      "        DSRMIM.configure(this, 1, 3, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DCDMIM = uvm_reg_field::type_id::create(\"DCDMIM\");\n",
      "        DCDMIM.configure(this, 1, 2, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        CTSRMIM = uvm_reg_field::type_id::create(\"CTSRMIM\");\n",
      "        CTSRMIM.configure(this, 1, 1, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RIRMIM = uvm_reg_field::type_id::create(\"RIRMIM\");\n",
      "        RIRMIM.configure(this, 1, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTIMSC\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTRIS extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTRIS)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field OERIS;\n",
      "    rand uvm_reg_field BERIS;\n",
      "    rand uvm_reg_field PERIS;\n",
      "    rand uvm_reg_field FERIS;\n",
      "    rand uvm_reg_field RTRIS;\n",
      "    rand uvm_reg_field TXRIS;\n",
      "    rand uvm_reg_field RXRIS;\n",
      "    rand uvm_reg_field DSRRMIS;\n",
      "    rand uvm_reg_field DCDRMIS;\n",
      "    rand uvm_reg_field CTSRMIS;\n",
      "    rand uvm_reg_field RIRMIS;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 5, 11, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        OERIS = uvm_reg_field::type_id::create(\"OERIS\");\n",
      "        OERIS.configure(this, 1, 10, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BERIS = uvm_reg_field::type_id::create(\"BERIS\");\n",
      "        BERIS.configure(this, 1, 9, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PERIS = uvm_reg_field::type_id::create(\"PERIS\");\n",
      "        PERIS.configure(this, 1, 8, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FERIS = uvm_reg_field::type_id::create(\"FERIS\");\n",
      "        FERIS.configure(this, 1, 7, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RTRIS = uvm_reg_field::type_id::create(\"RTRIS\");\n",
      "        RTRIS.configure(this, 1, 6, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        TXRIS = uvm_reg_field::type_id::create(\"TXRIS\");\n",
      "        TXRIS.configure(this, 1, 5, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXRIS = uvm_reg_field::type_id::create(\"RXRIS\");\n",
      "        RXRIS.configure(this, 1, 4, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DSRRMIS = uvm_reg_field::type_id::create(\"DSRRMIS\");\n",
      "        DSRRMIS.configure(this, 1, 3, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DCDRMIS = uvm_reg_field::type_id::create(\"DCDRMIS\");\n",
      "        DCDRMIS.configure(this, 1, 2, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        CTSRMIS = uvm_reg_field::type_id::create(\"CTSRMIS\");\n",
      "        CTSRMIS.configure(this, 1, 1, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RIRMIS = uvm_reg_field::type_id::create(\"RIRMIS\");\n",
      "        RIRMIS.configure(this, 1, 0, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTRIS\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTMIS extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTMIS)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field OEMIS;\n",
      "    rand uvm_reg_field BEMIS;\n",
      "    rand uvm_reg_field PEMIS;\n",
      "    rand uvm_reg_field FEMIS;\n",
      "    rand uvm_reg_field RTMIS;\n",
      "    rand uvm_reg_field TXMIS;\n",
      "    rand uvm_reg_field RXMIS;\n",
      "    rand uvm_reg_field DSRMMIS;\n",
      "    rand uvm_reg_field DCDMMIS;\n",
      "    rand uvm_reg_field CTSMMIS;\n",
      "    rand uvm_reg_field RIMMIS;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 5, 11, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        OEMIS = uvm_reg_field::type_id::create(\"OEMIS\");\n",
      "        OEMIS.configure(this, 1, 10, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BEMIS = uvm_reg_field::type_id::create(\"BEMIS\");\n",
      "        BEMIS.configure(this, 1, 9, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PEMIS = uvm_reg_field::type_id::create(\"PEMIS\");\n",
      "        PEMIS.configure(this, 1, 8, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FEMIS = uvm_reg_field::type_id::create(\"FEMIS\");\n",
      "        FEMIS.configure(this, 1, 7, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RTMIS = uvm_reg_field::type_id::create(\"RTMIS\");\n",
      "        RTMIS.configure(this, 1, 6, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        TXMIS = uvm_reg_field::type_id::create(\"TXMIS\");\n",
      "        TXMIS.configure(this, 1, 5, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXMIS = uvm_reg_field::type_id::create(\"RXMIS\");\n",
      "        RXMIS.configure(this, 1, 4, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DSRMMIS = uvm_reg_field::type_id::create(\"DSRMMIS\");\n",
      "        DSRMMIS.configure(this, 1, 3, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DCDMMIS = uvm_reg_field::type_id::create(\"DCDMMIS\");\n",
      "        DCDMMIS.configure(this, 1, 2, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        CTSMMIS = uvm_reg_field::type_id::create(\"CTSMMIS\");\n",
      "        CTSMMIS.configure(this, 1, 1, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RIMMIS = uvm_reg_field::type_id::create(\"RIMMIS\");\n",
      "        RIMMIS.configure(this, 1, 0, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTMIS\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTICR extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTICR)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field OEIC;\n",
      "    rand uvm_reg_field BEIC;\n",
      "    rand uvm_reg_field PEIC;\n",
      "    rand uvm_reg_field FEIC;\n",
      "    rand uvm_reg_field RTIC;\n",
      "    rand uvm_reg_field TXIC;\n",
      "    rand uvm_reg_field RXIC;\n",
      "    rand uvm_reg_field DSRMIC;\n",
      "    rand uvm_reg_field DCDMIC;\n",
      "    rand uvm_reg_field CTSMIC;\n",
      "    rand uvm_reg_field RIMIC;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 5, 11, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        OEIC = uvm_reg_field::type_id::create(\"OEIC\");\n",
      "        OEIC.configure(this, 1, 10, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BEIC = uvm_reg_field::type_id::create(\"BEIC\");\n",
      "        BEIC.configure(this, 1, 9, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PEIC = uvm_reg_field::type_id::create(\"PEIC\");\n",
      "        PEIC.configure(this, 1, 8, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FEIC = uvm_reg_field::type_id::create(\"FEIC\");\n",
      "        FEIC.configure(this, 1, 7, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RTIC = uvm_reg_field::type_id::create(\"RTIC\");\n",
      "        RTIC.configure(this, 1, 6, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        TXIC = uvm_reg_field::type_id::create(\"TXIC\");\n",
      "        TXIC.configure(this, 1, 5, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXIC = uvm_reg_field::type_id::create(\"RXIC\");\n",
      "        RXIC.configure(this, 1, 4, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DSRMIC = uvm_reg_field::type_id::create(\"DSRMIC\");\n",
      "        DSRMIC.configure(this, 1, 3, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DCDMIC = uvm_reg_field::type_id::create(\"DCDMIC\");\n",
      "        DCDMIC.configure(this, 1, 2, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        CTSMIC = uvm_reg_field::type_id::create(\"CTSMIC\");\n",
      "        CTSMIC.configure(this, 1, 1, \"WO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        RIMIC = uvm_reg_field::type_id::create(\"RIMIC\");\n",
      "        RIMIC.configure(this, 1, 0, \"WO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTICR\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class ral_uart_reg extends uvm_reg_block;\n",
      "\n",
      "    rand uart_reg_UARTDR UARTDR;\n",
      "    rand uart_reg_UARTRSR UARTRSR;\n",
      "    rand uart_reg_UARTFR UARTFR;\n",
      "    rand uart_reg_UARTIBRD UARTIBRD;\n",
      "    rand uart_reg_UARTFBRD UARTFBRD;\n",
      "    rand uart_reg_UARTLLCR_H UARTLLCR_H;\n",
      "    rand uart_reg_UARTCR UARTCR;\n",
      "    rand uart_reg_UARTIFLS UARTIFLS;\n",
      "    rand uart_reg_UARTIMSC UARTIMSC;\n",
      "    rand uart_reg_UARTRIS UARTRIS;\n",
      "    rand uart_reg_UARTMIS UARTMIS;\n",
      "    rand uart_reg_UARTICR UARTICR;\n",
      "\n",
      "    `uvm_object_utils(ral_uart_reg)\n",
      "\n",
      "    function new(string name = \"ral_uart_reg\");\n",
      "        super.new(name, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "\n",
      "    virtual function void build();\n",
      "        default_map = create_map(\"default_map\", 0, 4, UVM_BIG_ENDIAN, 1);\n",
      "\n",
      "        UARTDR = uart_reg_UARTDR::type_id::create(\"UARTDR\", null, get_full_name());\n",
      "        UARTDR.configure(this, null, \"\");\n",
      "        UARTDR.build();\n",
      "        default_map.add_reg(UARTDR, 'h00, \"RW\");\n",
      "\n",
      "        UARTRSR = uart_reg_UARTRSR::type_id::create(\"UARTRSR\", null, get_full_name());\n",
      "        UARTRSR.configure(this, null, \"\");\n",
      "        UARTRSR.build();\n",
      "        default_map.add_reg(UARTRSR, 'h04, \"RW\");\n",
      "\n",
      "        UARTFR = uart_reg_UARTFR::type_id::create(\"UARTFR\", null, get_full_name());\n",
      "        UARTFR.configure(this, null, \"\");\n",
      "        UARTFR.build();\n",
      "        default_map.add_reg(UARTFR, 'h018, \"RW\");\n",
      "\n",
      "        UARTIBRD = uart_reg_UARTIBRD::type_id::create(\"UARTIBRD\", null, get_full_name());\n",
      "        UARTIBRD.configure(this, null, \"\");\n",
      "        UARTIBRD.build();\n",
      "        default_map.add_reg(UARTIBRD, 'h024, \"RW\");\n",
      "\n",
      "        UARTFBRD = uart_reg_UARTFBRD::type_id::create(\"UARTFBRD\", null, get_full_name());\n",
      "        UARTFBRD.configure(this, null, \"\");\n",
      "        UARTFBRD.build();\n",
      "        default_map.add_reg(UARTFBRD, 'h028, \"RW\");\n",
      "\n",
      "        UARTLLCR_H = uart_reg_UARTLLCR_H::type_id::create(\"UARTLLCR_H\", null, get_full_name());\n",
      "        UARTLLCR_H.configure(this, null, \"\");\n",
      "        UARTLLCR_H.build();\n",
      "        default_map.add_reg(UARTLLCR_H, 'h02C, \"RW\");\n",
      "\n",
      "        UARTCR = uart_reg_UARTCR::type_id::create(\"UARTCR\", null, get_full_name());\n",
      "        UARTCR.configure(this, null, \"\");\n",
      "        UARTCR.build();\n",
      "        default_map.add_reg(UARTCR, 'h030, \"RW\");\n",
      "\n",
      "        UARTIFLS = uart_reg_UARTIFLS::type_id::create(\"UARTIFLS\", null, get_full_name());\n",
      "        UARTIFLS.configure(this, null, \"\");\n",
      "        UARTIFLS.build();\n",
      "        default_map.add_reg(UARTIFLS, 'h034, \"RW\");\n",
      "\n",
      "        UARTIMSC = uart_reg_UARTIMSC::type_id::create(\"UARTIMSC\", null, get_full_name());\n",
      "        UARTIMSC.configure(this, null, \"\");\n",
      "        UARTIMSC.build();\n",
      "        default_map.add_reg(UARTIMSC, 'h038, \"RW\");\n",
      "\n",
      "        UARTRIS = uart_reg_UARTRIS::type_id::create(\"UARTRIS\", null, get_full_name());\n",
      "        UARTRIS.configure(this, null, \"\");\n",
      "        UARTRIS.build();\n",
      "        default_map.add_reg(UARTRIS, 'h03C, \"RW\");\n",
      "\n",
      "        UARTMIS = uart_reg_UARTMIS::type_id::create(\"UARTMIS\", null, get_full_name());\n",
      "        UARTMIS.configure(this, null, \"\");\n",
      "        UARTMIS.build();\n",
      "        default_map.add_reg(UARTMIS, 'h040, \"RW\");\n",
      "\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "        UARTICR = uart_reg_UARTICR::type_id::create(\"UARTICR\", null, get_full_name());\n",
      "        UARTICR.configure(this, null, \"\");\n",
      "        UARTICR.build();\n",
      "        default_map.add_reg(UARTICR, 'h044, \"RW\");\n",
      "\n",
      "    endfunction\n",
      "endclass\n",
      "class uart_reg_UARTDR extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTDR)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field OE;\n",
      "    rand uvm_reg_field BE;\n",
      "    rand uvm_reg_field PE;\n",
      "    rand uvm_reg_field FE;\n",
      "    rand uvm_reg_field DATA;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 4, 12, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        OE = uvm_reg_field::type_id::create(\"OE\");\n",
      "        OE.configure(this, 1, 11, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BE = uvm_reg_field::type_id::create(\"BE\");\n",
      "        BE.configure(this, 1, 10, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PE = uvm_reg_field::type_id::create(\"PE\");\n",
      "        PE.configure(this, 1, 9, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FE = uvm_reg_field::type_id::create(\"FE\");\n",
      "        FE.configure(this, 1, 8, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DATA = uvm_reg_field::type_id::create(\"DATA\");\n",
      "        DATA.configure(this, 8, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTDR\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTRSR extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTRSR)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field OE;\n",
      "    rand uvm_reg_field BE;\n",
      "    rand uvm_reg_field PE;\n",
      "    rand uvm_reg_field FE;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 12, 4, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        OE = uvm_reg_field::type_id::create(\"OE\");\n",
      "        OE.configure(this, 1, 3, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BE = uvm_reg_field::type_id::create(\"BE\");\n",
      "        BE.configure(this, 1, 2, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PE = uvm_reg_field::type_id::create(\"PE\");\n",
      "        PE.configure(this, 1, 1, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FE = uvm_reg_field::type_id::create(\"FE\");\n",
      "        FE.configure(this, 1, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTRSR\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTFR extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTFR)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field RI;\n",
      "    rand uvm_reg_field TXFE;\n",
      "    rand uvm_reg_field RXFE;\n",
      "    rand uvm_reg_field TXFF;\n",
      "    rand uvm_reg_field RXFF;\n",
      "    rand uvm_reg_field BUSY;\n",
      "    rand uvm_reg_field DCD;\n",
      "    rand uvm_reg_field DSR;\n",
      "    rand uvm_reg_field CTS;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 7, 9, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RI = uvm_reg_field::type_id::create(\"RI\");\n",
      "        RI.configure(this, 1, 8, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        TXFE = uvm_reg_field::type_id::create(\"TXFE\");\n",
      "        TXFE.configure(this, 1, 7, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        RXFE = uvm_reg_field::type_id::create(\"RXFE\");\n",
      "        RXFE.configure(this, 1, 6, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        TXFF = uvm_reg_field::type_id::create(\"TXFF\");\n",
      "        TXFF.configure(this, 1, 5, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXFF = uvm_reg_field::type_id::create(\"RXFF\");\n",
      "        RXFF.configure(this, 1, 4, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        BUSY = uvm_reg_field::type_id::create(\"BUSY\");\n",
      "        BUSY.configure(this, 1, 3, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DCD = uvm_reg_field::type_id::create(\"DCD\");\n",
      "        DCD.configure(this, 1, 2, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        DSR = uvm_reg_field::type_id::create(\"DSR\");\n",
      "        DSR.configure(this, 1, 1, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        CTS = uvm_reg_field::type_id::create(\"CTS\");\n",
      "        CTS.configure(this, 1, 0, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTFR\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTIBRD extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTIBRD)\n",
      "\n",
      "    rand uvm_reg_field BAUD_DIVINT;\n",
      "\n",
      "    virtual function void build();\n",
      "        BAUD_DIVINT = uvm_reg_field::type_id::create(\"BAUD_DIVINT\");\n",
      "        BAUD_DIVINT.configure(this, 16, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTIBRD\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTFBRD extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTFBRD)\n",
      "\n",
      "    rand uvm_reg_field BAUD_DIVERAC;\n",
      "\n",
      "    virtual function void build();\n",
      "        BAUD_DIVERAC = uvm_reg_field::type_id::create(\"BAUD_DIVERAC\");\n",
      "        BAUD_DIVERAC.configure(this, 16, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTFBRD\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTLLCR_H extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTLLCR_H)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field SPS;\n",
      "    rand uvm_reg_field WLEN;\n",
      "    rand uvm_reg_field FEN;\n",
      "    rand uvm_reg_field STP2;\n",
      "    rand uvm_reg_field EPS;\n",
      "    rand uvm_reg_field PEN;\n",
      "    rand uvm_reg_field BRK;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 8, 8, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        SPS = uvm_reg_field::type_id::create(\"SPS\");\n",
      "        SPS.configure(this, 1, 7, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        WLEN = uvm_reg_field::type_id::create(\"WLEN\");\n",
      "        WLEN.configure(this, 2, 5, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FEN = uvm_reg_field::type_id::create(\"FEN\");\n",
      "        FEN.configure(this, 1, 4, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        STP2 = uvm_reg_field::type_id::create(\"STP2\");\n",
      "        STP2.configure(this, 1, 3, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        EPS = uvm_reg_field::type_id::create(\"EPS\");\n",
      "        EPS.configure(this, 1, 2, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PEN = uvm_reg_field::type_id::create(\"PEN\");\n",
      "        PEN.configure(this, 1, 1, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BRK = uvm_reg_field::type_id::create(\"BRK\");\n",
      "        BRK.configure(this, 1, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTLLCR_H\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTCR extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTCR)\n",
      "\n",
      "    rand uvm_reg_field CTSEn;\n",
      "    rand uvm_reg_field RTSEn;\n",
      "    rand uvm_reg_field Out2;\n",
      "    rand uvm_reg_field Out1;\n",
      "    rand uvm_reg_field RTS;\n",
      "    rand uvm_reg_field DTR;\n",
      "    rand uvm_reg_field RXE;\n",
      "    rand uvm_reg_field TXE;\n",
      "    rand uvm_reg_field LBE;\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field SIRLP;\n",
      "    rand uvm_reg_field SIREN;\n",
      "    rand uvm_reg_field UARTEN;\n",
      "\n",
      "    virtual function void build();\n",
      "        CTSEn = uvm_reg_field::type_id::create(\"CTSEn\");\n",
      "        CTSEn.configure(this, 1, 15, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RTSEn = uvm_reg_field::type_id::create(\"RTSEn\");\n",
      "        RTSEn.configure(this, 1, 14, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        Out2 = uvm_reg_field::type_id::create(\"Out2\");\n",
      "        Out2.configure(this, 1, 13, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        Out1 = uvm_reg_field::type_id::create(\"Out1\");\n",
      "        Out1.configure(this, 1, 12, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RTS = uvm_reg_field::type_id::create(\"RTS\");\n",
      "        RTS.configure(this, 1, 11, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DTR = uvm_reg_field::type_id::create(\"DTR\");\n",
      "        DTR.configure(this, 1, 10, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXE = uvm_reg_field::type_id::create(\"RXE\");\n",
      "        RXE.configure(this, 1, 9, \"RW\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        TXE = uvm_reg_field::type_id::create(\"TXE\");\n",
      "        TXE.configure(this, 1, 8, \"RW\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        LBE = uvm_reg_field::type_id::create(\"LBE\");\n",
      "        LBE.configure(this, 1, 7, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 4, 3, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        SIRLP = uvm_reg_field::type_id::create(\"SIRLP\");\n",
      "        SIRLP.configure(this, 1, 2, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        SIREN = uvm_reg_field::type_id::create(\"SIREN\");\n",
      "        SIREN.configure(this, 1, 1, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        UARTEN = uvm_reg_field::type_id::create(\"UARTEN\");\n",
      "        UARTEN.configure(this, 1, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTCR\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTIFLS extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTIFLS)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field RXIFLSEL;\n",
      "    rand uvm_reg_field TXIFLSEL;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 10, 6, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXIFLSEL = uvm_reg_field::type_id::create(\"RXIFLSEL\");\n",
      "        RXIFLSEL.configure(this, 3, 3, \"RW\", 0, 'h2, 1, 1, 1);\n",
      "\n",
      "        TXIFLSEL = uvm_reg_field::type_id::create(\"TXIFLSEL\");\n",
      "        TXIFLSEL.configure(this, 3, 0, \"RW\", 0, 'h2, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTIFLS\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTIMSC extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTIMSC)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field OEIM;\n",
      "    rand uvm_reg_field BEIM;\n",
      "    rand uvm_reg_field PEIM;\n",
      "    rand uvm_reg_field FEIM;\n",
      "    rand uvm_reg_field RTIM;\n",
      "    rand uvm_reg_field TXIM;\n",
      "    rand uvm_reg_field RXIM;\n",
      "    rand uvm_reg_field DSRMIM;\n",
      "    rand uvm_reg_field DCDMIM;\n",
      "    rand uvm_reg_field CTSRMIM;\n",
      "    rand uvm_reg_field RIRMIM;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 5, 11, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        OEIM = uvm_reg_field::type_id::create(\"OEIM\");\n",
      "        OEIM.configure(this, 1, 10, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BEIM = uvm_reg_field::type_id::create(\"BEIM\");\n",
      "        BEIM.configure(this, 1, 9, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PEIM = uvm_reg_field::type_id::create(\"PEIM\");\n",
      "        PEIM.configure(this, 1, 8, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FEIM = uvm_reg_field::type_id::create(\"FEIM\");\n",
      "        FEIM.configure(this, 1, 7, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RTIM = uvm_reg_field::type_id::create(\"RTIM\");\n",
      "        RTIM.configure(this, 1, 6, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        TXIM = uvm_reg_field::type_id::create(\"TXIM\");\n",
      "        TXIM.configure(this, 1, 5, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXIM = uvm_reg_field::type_id::create(\"RXIM\");\n",
      "        RXIM.configure(this, 1, 4, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DSRMIM = uvm_reg_field::type_id::create(\"DSRMIM\");\n",
      "        DSRMIM.configure(this, 1, 3, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DCDMIM = uvm_reg_field::type_id::create(\"DCDMIM\");\n",
      "        DCDMIM.configure(this, 1, 2, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        CTSRMIM = uvm_reg_field::type_id::create(\"CTSRMIM\");\n",
      "        CTSRMIM.configure(this, 1, 1, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RIRMIM = uvm_reg_field::type_id::create(\"RIRMIM\");\n",
      "        RIRMIM.configure(this, 1, 0, \"RW\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTIMSC\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTRIS extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTRIS)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field OERIS;\n",
      "    rand uvm_reg_field BERIS;\n",
      "    rand uvm_reg_field PERIS;\n",
      "    rand uvm_reg_field FERIS;\n",
      "    rand uvm_reg_field RTRIS;\n",
      "    rand uvm_reg_field TXRIS;\n",
      "    rand uvm_reg_field RXRIS;\n",
      "    rand uvm_reg_field DSRRMIS;\n",
      "    rand uvm_reg_field DCDRMIS;\n",
      "    rand uvm_reg_field CTSRMIS;\n",
      "    rand uvm_reg_field RIRMIS;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 5, 11, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        OERIS = uvm_reg_field::type_id::create(\"OERIS\");\n",
      "        OERIS.configure(this, 1, 10, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BERIS = uvm_reg_field::type_id::create(\"BERIS\");\n",
      "        BERIS.configure(this, 1, 9, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PERIS = uvm_reg_field::type_id::create(\"PERIS\");\n",
      "        PERIS.configure(this, 1, 8, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FERIS = uvm_reg_field::type_id::create(\"FERIS\");\n",
      "        FERIS.configure(this, 1, 7, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RTRIS = uvm_reg_field::type_id::create(\"RTRIS\");\n",
      "        RTRIS.configure(this, 1, 6, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        TXRIS = uvm_reg_field::type_id::create(\"TXRIS\");\n",
      "        TXRIS.configure(this, 1, 5, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXRIS = uvm_reg_field::type_id::create(\"RXRIS\");\n",
      "        RXRIS.configure(this, 1, 4, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DSRRMIS = uvm_reg_field::type_id::create(\"DSRRMIS\");\n",
      "        DSRRMIS.configure(this, 1, 3, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DCDRMIS = uvm_reg_field::type_id::create(\"DCDRMIS\");\n",
      "        DCDRMIS.configure(this, 1, 2, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        CTSRMIS = uvm_reg_field::type_id::create(\"CTSRMIS\");\n",
      "        CTSRMIS.configure(this, 1, 1, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RIRMIS = uvm_reg_field::type_id::create(\"RIRMIS\");\n",
      "        RIRMIS.configure(this, 1, 0, \"RO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTRIS\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTMIS extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTMIS)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field OEMIS;\n",
      "    rand uvm_reg_field BEMIS;\n",
      "    rand uvm_reg_field PEMIS;\n",
      "    rand uvm_reg_field FEMIS;\n",
      "    rand uvm_reg_field RTMIS;\n",
      "    rand uvm_reg_field TXMIS;\n",
      "    rand uvm_reg_field RXMIS;\n",
      "    rand uvm_reg_field DSRMMIS;\n",
      "    rand uvm_reg_field DCDMMIS;\n",
      "    rand uvm_reg_field CTSMMIS;\n",
      "    rand uvm_reg_field RIMMIS;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 5, 11, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        OEMIS = uvm_reg_field::type_id::create(\"OEMIS\");\n",
      "        OEMIS.configure(this, 1, 10, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BEMIS = uvm_reg_field::type_id::create(\"BEMIS\");\n",
      "        BEMIS.configure(this, 1, 9, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PEMIS = uvm_reg_field::type_id::create(\"PEMIS\");\n",
      "        PEMIS.configure(this, 1, 8, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FEMIS = uvm_reg_field::type_id::create(\"FEMIS\");\n",
      "        FEMIS.configure(this, 1, 7, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RTMIS = uvm_reg_field::type_id::create(\"RTMIS\");\n",
      "        RTMIS.configure(this, 1, 6, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        TXMIS = uvm_reg_field::type_id::create(\"TXMIS\");\n",
      "        TXMIS.configure(this, 1, 5, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXMIS = uvm_reg_field::type_id::create(\"RXMIS\");\n",
      "        RXMIS.configure(this, 1, 4, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DSRMMIS = uvm_reg_field::type_id::create(\"DSRMMIS\");\n",
      "        DSRMMIS.configure(this, 1, 3, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DCDMMIS = uvm_reg_field::type_id::create(\"DCDMMIS\");\n",
      "        DCDMMIS.configure(this, 1, 2, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        CTSMMIS = uvm_reg_field::type_id::create(\"CTSMMIS\");\n",
      "        CTSMMIS.configure(this, 1, 1, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RIMMIS = uvm_reg_field::type_id::create(\"RIMMIS\");\n",
      "        RIMMIS.configure(this, 1, 0, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTMIS\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class uart_reg_UARTICR extends uvm_reg;\n",
      "    `uvm_object_utils(uart_reg_UARTICR)\n",
      "\n",
      "    rand uvm_reg_field reserved;\n",
      "    rand uvm_reg_field OEIC;\n",
      "    rand uvm_reg_field BEIC;\n",
      "    rand uvm_reg_field PEIC;\n",
      "    rand uvm_reg_field FEIC;\n",
      "    rand uvm_reg_field RTIC;\n",
      "    rand uvm_reg_field TXIC;\n",
      "    rand uvm_reg_field RXIC;\n",
      "    rand uvm_reg_field DSRMIC;\n",
      "    rand uvm_reg_field DCDMIC;\n",
      "    rand uvm_reg_field CTSMIC;\n",
      "    rand uvm_reg_field RIMIC;\n",
      "\n",
      "    virtual function void build();\n",
      "        reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
      "        reserved.configure(this, 5, 11, \"RO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        OEIC = uvm_reg_field::type_id::create(\"OEIC\");\n",
      "        OEIC.configure(this, 1, 10, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        BEIC = uvm_reg_field::type_id::create(\"BEIC\");\n",
      "        BEIC.configure(this, 1, 9, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        PEIC = uvm_reg_field::type_id::create(\"PEIC\");\n",
      "        PEIC.configure(this, 1, 8, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        FEIC = uvm_reg_field::type_id::create(\"FEIC\");\n",
      "        FEIC.configure(this, 1, 7, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RTIC = uvm_reg_field::type_id::create(\"RTIC\");\n",
      "        RTIC.configure(this, 1, 6, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        TXIC = uvm_reg_field::type_id::create(\"TXIC\");\n",
      "        TXIC.configure(this, 1, 5, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        RXIC = uvm_reg_field::type_id::create(\"RXIC\");\n",
      "        RXIC.configure(this, 1, 4, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DSRMIC = uvm_reg_field::type_id::create(\"DSRMIC\");\n",
      "        DSRMIC.configure(this, 1, 3, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        DCDMIC = uvm_reg_field::type_id::create(\"DCDMIC\");\n",
      "        DCDMIC.configure(this, 1, 2, \"WO\", 0, 'h0, 1, 1, 1);\n",
      "\n",
      "        CTSMIC = uvm_reg_field::type_id::create(\"CTSMIC\");\n",
      "        CTSMIC.configure(this, 1, 1, \"WO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "        RIMIC = uvm_reg_field::type_id::create(\"RIMIC\");\n",
      "        RIMIC.configure(this, 1, 0, \"WO\", 0, 'h1, 1, 1, 1);\n",
      "\n",
      "    endfunction\n",
      "\n",
      "    function new(string name = \"uart_reg_UARTICR\");\n",
      "        super.new(name, 32, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "endclass\n",
      "\n",
      "class ral_uart_reg extends uvm_reg_block;\n",
      "\n",
      "    rand uart_reg_UARTDR UARTDR;\n",
      "    rand uart_reg_UARTRSR UARTRSR;\n",
      "    rand uart_reg_UARTFR UARTFR;\n",
      "    rand uart_reg_UARTIBRD UARTIBRD;\n",
      "    rand uart_reg_UARTFBRD UARTFBRD;\n",
      "    rand uart_reg_UARTLLCR_H UARTLLCR_H;\n",
      "    rand uart_reg_UARTCR UARTCR;\n",
      "    rand uart_reg_UARTIFLS UARTIFLS;\n",
      "    rand uart_reg_UARTIMSC UARTIMSC;\n",
      "    rand uart_reg_UARTRIS UARTRIS;\n",
      "    rand uart_reg_UARTMIS UARTMIS;\n",
      "    rand uart_reg_UARTICR UARTICR;\n",
      "\n",
      "    `uvm_object_utils(ral_uart_reg)\n",
      "\n",
      "    function new(string name = \"ral_uart_reg\");\n",
      "        super.new(name, UVM_NO_COVERAGE);\n",
      "    endfunction\n",
      "\n",
      "    virtual function void build();\n",
      "        default_map = create_map(\"default_map\", 0, 4, UVM_BIG_ENDIAN, 1);\n",
      "\n",
      "        UARTDR = uart_reg_UARTDR::type_id::create(\"UARTDR\", null, get_full_name());\n",
      "        UARTDR.configure(this, null, \"\");\n",
      "        UARTDR.build();\n",
      "        default_map.add_reg(UARTDR, 'h00, \"RW\");\n",
      "\n",
      "        UARTRSR = uart_reg_UARTRSR::type_id::create(\"UARTRSR\", null, get_full_name());\n",
      "        UARTRSR.configure(this, null, \"\");\n",
      "        UARTRSR.build();\n",
      "        default_map.add_reg(UARTRSR, 'h04, \"RW\");\n",
      "\n",
      "        UARTFR = uart_reg_UARTFR::type_id::create(\"UARTFR\", null, get_full_name());\n",
      "        UARTFR.configure(this, null, \"\");\n",
      "        UARTFR.build();\n",
      "        default_map.add_reg(UARTFR, 'h018, \"RW\");\n",
      "\n",
      "        UARTIBRD = uart_reg_UARTIBRD::type_id::create(\"UARTIBRD\", null, get_full_name());\n",
      "        UARTIBRD.configure(this, null, \"\");\n",
      "        UARTIBRD.build();\n",
      "        default_map.add_reg(UARTIBRD, 'h024, \"RW\");\n",
      "\n",
      "        UARTFBRD = uart_reg_UARTFBRD::type_id::create(\"UARTFBRD\", null, get_full_name());\n",
      "        UARTFBRD.configure(this, null, \"\");\n",
      "        UARTFBRD.build();\n",
      "        default_map.add_reg(UARTFBRD, 'h028, \"RW\");\n",
      "\n",
      "        UARTLLCR_H = uart_reg_UARTLLCR_H::type_id::create(\"UARTLLCR_H\", null, get_full_name());\n",
      "        UARTLLCR_H.configure(this, null, \"\");\n",
      "        UARTLLCR_H.build();\n",
      "        default_map.add_reg(UARTLLCR_H, 'h02C, \"RW\");\n",
      "\n",
      "        UARTCR = uart_reg_UARTCR::type_id::create(\"UARTCR\", null, get_full_name());\n",
      "        UARTCR.configure(this, null, \"\");\n",
      "        UARTCR.build();\n",
      "        default_map.add_reg(UARTCR, 'h030, \"RW\");\n",
      "\n",
      "        UARTIFLS = uart_reg_UARTIFLS::type_id::create(\"UARTIFLS\", null, get_full_name());\n",
      "        UARTIFLS.configure(this, null, \"\");\n",
      "        UARTIFLS.build();\n",
      "        default_map.add_reg(UARTIFLS, 'h034, \"RW\");\n",
      "\n",
      "        UARTIMSC = uart_reg_UARTIMSC::type_id::create(\"UARTIMSC\", null, get_full_name());\n",
      "        UARTIMSC.configure(this, null, \"\");\n",
      "        UARTIMSC.build();\n",
      "        default_map.add_reg(UARTIMSC, 'h038, \"RW\");\n",
      "\n",
      "        UARTRIS = uart_reg_UARTRIS::type_id::create(\"UARTRIS\", null, get_full_name());\n",
      "        UARTRIS.configure(this, null, \"\");\n",
      "        UARTRIS.build();\n",
      "        default_map.add_reg(UARTRIS, 'h03C, \"RW\");\n",
      "\n",
      "        UARTMIS = uart_reg_UARTMIS::type_id::create(\"UARTMIS\", null, get_full_name());\n",
      "        UARTMIS.configure(this, null, \"\");\n",
      "        UARTMIS.build();\n",
      "        default_map.add_reg(UARTMIS, 'h040, \"RW\");\n",
      "\n",
      "        UARTICR = uart_reg_UARTICR::type_id::create(\"UARTICR\", null, get_full_name());\n",
      "        UARTICR.configure(this, null, \"\");\n",
      "        UARTICR.build();\n",
      "        default_map.add_reg(UARTICR, 'h044, \"RW\");\n",
      "\n",
      "    endfunction\n",
      "endclass\n"
     ]
    }
   ],
   "source": [
    "gen_model = gen_reg_code_of_uvm();\n",
    "gen_model.run_all()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a0f8c278",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "026cffff",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.3"
  },
  "toc": {
   "base_numbering": 1,
   "nav_menu": {},
   "number_sections": true,
   "sideBar": true,
   "skip_h1_title": false,
   "title_cell": "Table of Contents",
   "title_sidebar": "Contents",
   "toc_cell": false,
   "toc_position": {},
   "toc_section_display": true,
   "toc_window_display": false
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
