
<instructionsection id="LDSET" title="LDSET, LDSETA, LDSETAL, LDSETL -- A64" type="instruction">
  <docvars>
    <docvar key="instr-class" value="general" />
    <docvar key="isa" value="A64" />
  </docvars>
  <heading>LDSET, LDSETA, LDSETAL, LDSETL</heading>
  <desc>
    <brief>
      <para>Atomic bit set on word or doubleword in memory</para>
    </brief>
    <authored>
      <para>Atomic bit set on word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from memory, performs a bitwise OR with the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.</para>
      <list type="unordered">
        <listitem><content>If the destination register is not one of <value>WZR</value> or <value>XZR</value>, <instruction>LDSETA</instruction> and <instruction>LDSETAL</instruction> load from memory with acquire semantics.</content></listitem>
        <listitem><content><instruction>LDSETL</instruction> and <instruction>LDSETAL</instruction> store to memory with release semantics.</content></listitem>
        <listitem><content><instruction>LDSET</instruction> has no memory ordering requirements.</content></listitem>
      </list>
      <para>For more information about memory ordering semantics see <xref linkend="BEIHCHEF">Load-Acquire, Store-Release</xref>.</para>
      <para>For information about memory accesses see <xref linkend="CHDIIIBB">Load/Store addressing modes</xref>.</para>
    </authored>
  </desc>
  <alias_list howmany="0"></alias_list>
  <classes>
    <iclass name="Integer" oneof="1" id="general" no_encodings="8" isa="A64">
      <docvars>
        <docvar key="instr-class" value="general" />
        <docvar key="isa" value="A64" />
      </docvars>
      <iclassintro count="8"></iclassintro>
      <arch_variants>
        <arch_variant name="ARMv8.1" />
      </arch_variants>
      <regdiagram form="32" psname="aarch64/instrs/memory/atomicops/ld" tworows="1">
        <box hibit="31" width="2" name="size" usename="1" settings="1" psbits="xx">
          <c>1</c>
          <c>x</c>
        </box>
        <box hibit="29" width="3" settings="3">
          <c>1</c>
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="26" name="V" usename="1" settings="1" psbits="x">
          <c>0</c>
        </box>
        <box hibit="25" width="2" settings="2">
          <c>0</c>
          <c>0</c>
        </box>
        <box hibit="23" name="A" usename="1">
          <c></c>
        </box>
        <box hibit="22" name="R" usename="1">
          <c></c>
        </box>
        <box hibit="21" settings="1">
          <c>1</c>
        </box>
        <box hibit="20" width="5" name="Rs" usename="1">
          <c colspan="5"></c>
        </box>
        <box hibit="15" name="o3" usename="1" settings="1" psbits="x">
          <c>0</c>
        </box>
        <box hibit="14" width="3" name="opc" usename="1" settings="3" psbits="xxx">
          <c>0</c>
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="11" width="2" settings="2">
          <c>0</c>
          <c>0</c>
        </box>
        <box hibit="9" width="5" name="Rn" usename="1">
          <c colspan="5"></c>
        </box>
        <box hibit="4" width="5" name="Rt" usename="1">
          <c colspan="5"></c>
        </box>
      </regdiagram>
      <encoding name="LDSETA_32_memop" oneofinclass="8" oneof="8" label="32-bit, acquire" bitdiffs="size == 10 &amp;&amp; A == 1 &amp;&amp; R == 0">
        <docvars>
          <docvar key="instr-class" value="general" />
          <docvar key="isa" value="A64" />
          <docvar key="loadstore-order" value="acquire" />
          <docvar key="loadstore-order-reg-type" value="acquire-32-reg" />
          <docvar key="mnemonic" value="LDSETA" />
          <docvar key="reg-type" value="32-reg" />
        </docvars>
        <box hibit="31" width="2" name="size">
          <c></c>
          <c>0</c>
        </box>
        <box hibit="23" width="1" name="A">
          <c>1</c>
        </box>
        <box hibit="22" width="1" name="R">
          <c>0</c>
        </box>
        <asmtemplate><text>LDSETA  </text><a link="ws" hover="32-bit general-purpose register holding data value to be operated on with the contents of memory location (field &quot;Rs&quot;)">&lt;Ws&gt;</a><text>, </text><a link="wt" hover="32-bit general-purpose register to be loaded (field &quot;Rt&quot;)">&lt;Wt&gt;</a><text>, [</text><a link="xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>]</text></asmtemplate>
      </encoding>
      <encoding name="LDSETAL_32_memop" oneofinclass="8" oneof="8" label="32-bit, acquire and release" bitdiffs="size == 10 &amp;&amp; A == 1 &amp;&amp; R == 1">
        <docvars>
          <docvar key="instr-class" value="general" />
          <docvar key="isa" value="A64" />
          <docvar key="loadstore-order" value="acquire-release" />
          <docvar key="loadstore-order-reg-type" value="acquire-release-32-reg" />
          <docvar key="mnemonic" value="LDSETAL" />
          <docvar key="reg-type" value="32-reg" />
        </docvars>
        <box hibit="31" width="2" name="size">
          <c></c>
          <c>0</c>
        </box>
        <box hibit="23" width="1" name="A">
          <c>1</c>
        </box>
        <box hibit="22" width="1" name="R">
          <c>1</c>
        </box>
        <asmtemplate><text>LDSETAL  </text><a link="ws" hover="32-bit general-purpose register holding data value to be operated on with the contents of memory location (field &quot;Rs&quot;)">&lt;Ws&gt;</a><text>, </text><a link="wt" hover="32-bit general-purpose register to be loaded (field &quot;Rt&quot;)">&lt;Wt&gt;</a><text>, [</text><a link="xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>]</text></asmtemplate>
      </encoding>
      <encoding name="LDSET_32_memop" oneofinclass="8" oneof="8" label="32-bit, no memory ordering" bitdiffs="size == 10 &amp;&amp; A == 0 &amp;&amp; R == 0 &amp;&amp; Rt != 11111">
        <docvars>
          <docvar key="instr-class" value="general" />
          <docvar key="isa" value="A64" />
          <docvar key="loadstore-order" value="no-order" />
          <docvar key="loadstore-order-reg-type" value="no-order-32-reg" />
          <docvar key="mnemonic" value="LDSET" />
          <docvar key="reg-type" value="32-reg" />
        </docvars>
        <box hibit="31" width="2" name="size">
          <c></c>
          <c>0</c>
        </box>
        <box hibit="23" width="1" name="A">
          <c>0</c>
        </box>
        <box hibit="22" width="1" name="R">
          <c>0</c>
        </box>
        <box hibit="4" width="5" name="Rt">
          <c>N</c>
          <c>N</c>
          <c>N</c>
          <c>N</c>
          <c>N</c>
        </box>
        <asmtemplate><text>LDSET  </text><a link="ws" hover="32-bit general-purpose register holding data value to be operated on with the contents of memory location (field &quot;Rs&quot;)">&lt;Ws&gt;</a><text>, </text><a link="wt" hover="32-bit general-purpose register to be loaded (field &quot;Rt&quot;)">&lt;Wt&gt;</a><text>, [</text><a link="xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>]</text></asmtemplate>
      </encoding>
      <encoding name="LDSETL_32_memop" oneofinclass="8" oneof="8" label="32-bit, release" bitdiffs="size == 10 &amp;&amp; A == 0 &amp;&amp; R == 1 &amp;&amp; Rt != 11111">
        <docvars>
          <docvar key="instr-class" value="general" />
          <docvar key="isa" value="A64" />
          <docvar key="loadstore-order" value="release" />
          <docvar key="loadstore-order-reg-type" value="release-32-reg" />
          <docvar key="mnemonic" value="LDSETL" />
          <docvar key="reg-type" value="32-reg" />
        </docvars>
        <box hibit="31" width="2" name="size">
          <c></c>
          <c>0</c>
        </box>
        <box hibit="23" width="1" name="A">
          <c>0</c>
        </box>
        <box hibit="22" width="1" name="R">
          <c>1</c>
        </box>
        <box hibit="4" width="5" name="Rt">
          <c>N</c>
          <c>N</c>
          <c>N</c>
          <c>N</c>
          <c>N</c>
        </box>
        <asmtemplate><text>LDSETL  </text><a link="ws" hover="32-bit general-purpose register holding data value to be operated on with the contents of memory location (field &quot;Rs&quot;)">&lt;Ws&gt;</a><text>, </text><a link="wt" hover="32-bit general-purpose register to be loaded (field &quot;Rt&quot;)">&lt;Wt&gt;</a><text>, [</text><a link="xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>]</text></asmtemplate>
      </encoding>
      <encoding name="LDSETA_64_memop" oneofinclass="8" oneof="8" label="64-bit, acquire" bitdiffs="size == 11 &amp;&amp; A == 1 &amp;&amp; R == 0">
        <docvars>
          <docvar key="instr-class" value="general" />
          <docvar key="isa" value="A64" />
          <docvar key="loadstore-order" value="acquire" />
          <docvar key="loadstore-order-reg-type" value="acquire-64-reg" />
          <docvar key="mnemonic" value="LDSETA" />
          <docvar key="reg-type" value="64-reg" />
        </docvars>
        <box hibit="31" width="2" name="size">
          <c></c>
          <c>1</c>
        </box>
        <box hibit="23" width="1" name="A">
          <c>1</c>
        </box>
        <box hibit="22" width="1" name="R">
          <c>0</c>
        </box>
        <asmtemplate><text>LDSETA  </text><a link="xs" hover="64-bit general-purpose register holding data value to be operated on with the contents of memory location (field &quot;Rs&quot;)">&lt;Xs&gt;</a><text>, </text><a link="xt" hover="64-bit general-purpose register to be loaded (field &quot;Rt&quot;)">&lt;Xt&gt;</a><text>, [</text><a link="xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>]</text></asmtemplate>
      </encoding>
      <encoding name="LDSETAL_64_memop" oneofinclass="8" oneof="8" label="64-bit, acquire and release" bitdiffs="size == 11 &amp;&amp; A == 1 &amp;&amp; R == 1">
        <docvars>
          <docvar key="instr-class" value="general" />
          <docvar key="isa" value="A64" />
          <docvar key="loadstore-order" value="acquire-release" />
          <docvar key="loadstore-order-reg-type" value="acquire-release-64-reg" />
          <docvar key="mnemonic" value="LDSETAL" />
          <docvar key="reg-type" value="64-reg" />
        </docvars>
        <box hibit="31" width="2" name="size">
          <c></c>
          <c>1</c>
        </box>
        <box hibit="23" width="1" name="A">
          <c>1</c>
        </box>
        <box hibit="22" width="1" name="R">
          <c>1</c>
        </box>
        <asmtemplate><text>LDSETAL  </text><a link="xs" hover="64-bit general-purpose register holding data value to be operated on with the contents of memory location (field &quot;Rs&quot;)">&lt;Xs&gt;</a><text>, </text><a link="xt" hover="64-bit general-purpose register to be loaded (field &quot;Rt&quot;)">&lt;Xt&gt;</a><text>, [</text><a link="xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>]</text></asmtemplate>
      </encoding>
      <encoding name="LDSET_64_memop" oneofinclass="8" oneof="8" label="64-bit, no memory ordering" bitdiffs="size == 11 &amp;&amp; A == 0 &amp;&amp; R == 0 &amp;&amp; Rt != 11111">
        <docvars>
          <docvar key="instr-class" value="general" />
          <docvar key="isa" value="A64" />
          <docvar key="loadstore-order" value="no-order" />
          <docvar key="loadstore-order-reg-type" value="no-order-64-reg" />
          <docvar key="mnemonic" value="LDSET" />
          <docvar key="reg-type" value="64-reg" />
        </docvars>
        <box hibit="31" width="2" name="size">
          <c></c>
          <c>1</c>
        </box>
        <box hibit="23" width="1" name="A">
          <c>0</c>
        </box>
        <box hibit="22" width="1" name="R">
          <c>0</c>
        </box>
        <box hibit="4" width="5" name="Rt">
          <c>N</c>
          <c>N</c>
          <c>N</c>
          <c>N</c>
          <c>N</c>
        </box>
        <asmtemplate><text>LDSET  </text><a link="xs" hover="64-bit general-purpose register holding data value to be operated on with the contents of memory location (field &quot;Rs&quot;)">&lt;Xs&gt;</a><text>, </text><a link="xt" hover="64-bit general-purpose register to be loaded (field &quot;Rt&quot;)">&lt;Xt&gt;</a><text>, [</text><a link="xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>]</text></asmtemplate>
      </encoding>
      <encoding name="LDSETL_64_memop" oneofinclass="8" oneof="8" label="64-bit, release" bitdiffs="size == 11 &amp;&amp; A == 0 &amp;&amp; R == 1 &amp;&amp; Rt != 11111">
        <docvars>
          <docvar key="instr-class" value="general" />
          <docvar key="isa" value="A64" />
          <docvar key="loadstore-order" value="release" />
          <docvar key="loadstore-order-reg-type" value="release-64-reg" />
          <docvar key="mnemonic" value="LDSETL" />
          <docvar key="reg-type" value="64-reg" />
        </docvars>
        <box hibit="31" width="2" name="size">
          <c></c>
          <c>1</c>
        </box>
        <box hibit="23" width="1" name="A">
          <c>0</c>
        </box>
        <box hibit="22" width="1" name="R">
          <c>1</c>
        </box>
        <box hibit="4" width="5" name="Rt">
          <c>N</c>
          <c>N</c>
          <c>N</c>
          <c>N</c>
          <c>N</c>
        </box>
        <asmtemplate><text>LDSETL  </text><a link="xs" hover="64-bit general-purpose register holding data value to be operated on with the contents of memory location (field &quot;Rs&quot;)">&lt;Xs&gt;</a><text>, </text><a link="xt" hover="64-bit general-purpose register to be loaded (field &quot;Rt&quot;)">&lt;Xt&gt;</a><text>, [</text><a link="xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>]</text></asmtemplate>
      </encoding>
      <ps_section howmany="1">
        <ps name="aarch64/instrs/memory/atomicops/ld" mylink="aarch64.instrs.memory.atomicops.ld" enclabels="" sections="1" secttype="noheading">
          <pstext mayhavelinks="1" section="Decode" rep_section="decode">if !<a link="impl-shared.HaveAtomicExt.0" file="shared_pseudocode.xml" hover="function: boolean HaveAtomicExt()">HaveAtomicExt</a>() then <a link="impl-shared.UnallocatedEncoding.0" file="shared_pseudocode.xml" hover="function: UnallocatedEncoding()">UnallocatedEncoding</a>();
integer t = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rt);
integer n = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer s = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rs);

integer datasize = 8 &lt;&lt; <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(size);
integer regsize = if datasize == 64 then 64 else 32;
<a link="AccType" file="shared_pseudocode.xml" hover="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType</a> ldacctype = if A == '1' &amp;&amp; Rt != '11111' then <a link="AccType_ORDEREDRW" file="shared_pseudocode.xml" hover="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType_ORDEREDRW</a> else <a link="AccType_ATOMICRW" file="shared_pseudocode.xml" hover="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType_ATOMICRW</a>;
<a link="AccType" file="shared_pseudocode.xml" hover="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType</a> stacctype = if R == '1' then <a link="AccType_ORDEREDRW" file="shared_pseudocode.xml" hover="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType_ORDEREDRW</a> else <a link="AccType_ATOMICRW" file="shared_pseudocode.xml" hover="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType_ATOMICRW</a>;
<a link="MemAtomicOp" file="shared_pseudocode.xml" hover="enumeration MemAtomicOp {MemAtomicOp_ADD,&#13; MemAtomicOp_BIC,&#13; MemAtomicOp_EOR,&#13; MemAtomicOp_ORR,&#13; MemAtomicOp_SMAX,&#13; MemAtomicOp_SMIN,&#13; MemAtomicOp_UMAX,&#13; MemAtomicOp_UMIN,&#13; MemAtomicOp_SWP}">MemAtomicOp</a> op;
case o3:opc of
    when '0000' op = <a link="MemAtomicOp_ADD" file="shared_pseudocode.xml" hover="enumeration MemAtomicOp {MemAtomicOp_ADD,&#13; MemAtomicOp_BIC,&#13; MemAtomicOp_EOR,&#13; MemAtomicOp_ORR,&#13; MemAtomicOp_SMAX,&#13; MemAtomicOp_SMIN,&#13; MemAtomicOp_UMAX,&#13; MemAtomicOp_UMIN,&#13; MemAtomicOp_SWP}">MemAtomicOp_ADD</a>;
    when '0001' op = <a link="MemAtomicOp_BIC" file="shared_pseudocode.xml" hover="enumeration MemAtomicOp {MemAtomicOp_ADD,&#13; MemAtomicOp_BIC,&#13; MemAtomicOp_EOR,&#13; MemAtomicOp_ORR,&#13; MemAtomicOp_SMAX,&#13; MemAtomicOp_SMIN,&#13; MemAtomicOp_UMAX,&#13; MemAtomicOp_UMIN,&#13; MemAtomicOp_SWP}">MemAtomicOp_BIC</a>;
    when '0010' op = <a link="MemAtomicOp_EOR" file="shared_pseudocode.xml" hover="enumeration MemAtomicOp {MemAtomicOp_ADD,&#13; MemAtomicOp_BIC,&#13; MemAtomicOp_EOR,&#13; MemAtomicOp_ORR,&#13; MemAtomicOp_SMAX,&#13; MemAtomicOp_SMIN,&#13; MemAtomicOp_UMAX,&#13; MemAtomicOp_UMIN,&#13; MemAtomicOp_SWP}">MemAtomicOp_EOR</a>;
    when '0011' op = <a link="MemAtomicOp_ORR" file="shared_pseudocode.xml" hover="enumeration MemAtomicOp {MemAtomicOp_ADD,&#13; MemAtomicOp_BIC,&#13; MemAtomicOp_EOR,&#13; MemAtomicOp_ORR,&#13; MemAtomicOp_SMAX,&#13; MemAtomicOp_SMIN,&#13; MemAtomicOp_UMAX,&#13; MemAtomicOp_UMIN,&#13; MemAtomicOp_SWP}">MemAtomicOp_ORR</a>;
    when '0100' op = <a link="MemAtomicOp_SMAX" file="shared_pseudocode.xml" hover="enumeration MemAtomicOp {MemAtomicOp_ADD,&#13; MemAtomicOp_BIC,&#13; MemAtomicOp_EOR,&#13; MemAtomicOp_ORR,&#13; MemAtomicOp_SMAX,&#13; MemAtomicOp_SMIN,&#13; MemAtomicOp_UMAX,&#13; MemAtomicOp_UMIN,&#13; MemAtomicOp_SWP}">MemAtomicOp_SMAX</a>;
    when '0101' op = <a link="MemAtomicOp_SMIN" file="shared_pseudocode.xml" hover="enumeration MemAtomicOp {MemAtomicOp_ADD,&#13; MemAtomicOp_BIC,&#13; MemAtomicOp_EOR,&#13; MemAtomicOp_ORR,&#13; MemAtomicOp_SMAX,&#13; MemAtomicOp_SMIN,&#13; MemAtomicOp_UMAX,&#13; MemAtomicOp_UMIN,&#13; MemAtomicOp_SWP}">MemAtomicOp_SMIN</a>;
    when '0110' op = <a link="MemAtomicOp_UMAX" file="shared_pseudocode.xml" hover="enumeration MemAtomicOp {MemAtomicOp_ADD,&#13; MemAtomicOp_BIC,&#13; MemAtomicOp_EOR,&#13; MemAtomicOp_ORR,&#13; MemAtomicOp_SMAX,&#13; MemAtomicOp_SMIN,&#13; MemAtomicOp_UMAX,&#13; MemAtomicOp_UMIN,&#13; MemAtomicOp_SWP}">MemAtomicOp_UMAX</a>;
    when '0111' op = <a link="MemAtomicOp_UMIN" file="shared_pseudocode.xml" hover="enumeration MemAtomicOp {MemAtomicOp_ADD,&#13; MemAtomicOp_BIC,&#13; MemAtomicOp_EOR,&#13; MemAtomicOp_ORR,&#13; MemAtomicOp_SMAX,&#13; MemAtomicOp_SMIN,&#13; MemAtomicOp_UMAX,&#13; MemAtomicOp_UMIN,&#13; MemAtomicOp_SWP}">MemAtomicOp_UMIN</a>;
    when '1000' op = <a link="MemAtomicOp_SWP" file="shared_pseudocode.xml" hover="enumeration MemAtomicOp {MemAtomicOp_ADD,&#13; MemAtomicOp_BIC,&#13; MemAtomicOp_EOR,&#13; MemAtomicOp_ORR,&#13; MemAtomicOp_SMAX,&#13; MemAtomicOp_SMIN,&#13; MemAtomicOp_UMAX,&#13; MemAtomicOp_UMIN,&#13; MemAtomicOp_SWP}">MemAtomicOp_SWP</a>;
    otherwise <a link="impl-shared.UnallocatedEncoding.0" file="shared_pseudocode.xml" hover="function: UnallocatedEncoding()">UnallocatedEncoding</a>();</pstext>
        </ps>
      </ps_section>
    </iclass>
  </classes>
  <explanations scope="all">
    <explanation enclist="LDSET_32_memop, LDSETA_32_memop, LDSETAL_32_memop, LDSETL_32_memop" symboldefcount="1">
      <symbol link="ws">&lt;Ws&gt;</symbol>
      <account encodedin="Rs">
        <intro>
          <para>Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="LDSET_32_memop, LDSETA_32_memop, LDSETAL_32_memop, LDSETL_32_memop" symboldefcount="1">
      <symbol link="wt">&lt;Wt&gt;</symbol>
      <account encodedin="Rt">
        <intro>
          <para>Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="LDSET_64_memop, LDSETA_64_memop, LDSETAL_64_memop, LDSETL_64_memop" symboldefcount="1">
      <symbol link="xs">&lt;Xs&gt;</symbol>
      <account encodedin="Rs">
        <intro>
          <para>Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="LDSET_64_memop, LDSETA_64_memop, LDSETAL_64_memop, LDSETL_64_memop" symboldefcount="1">
      <symbol link="xt">&lt;Xt&gt;</symbol>
      <account encodedin="Rt">
        <intro>
          <para>Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="LDSET_32_memop, LDSET_64_memop, LDSETA_32_memop, LDSETA_64_memop, LDSETAL_32_memop, LDSETAL_64_memop, LDSETL_32_memop, LDSETL_64_memop" symboldefcount="1">
      <symbol link="xn_sp">&lt;Xn|SP&gt;</symbol>
      <account encodedin="Rn">
        <intro>
          <para>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</para>
        </intro>
      </account>
    </explanation>
  </explanations>
  <ps_section howmany="1">
    <ps name="aarch64/instrs/memory/atomicops/ld" mylink="commonps" enclabels="" sections="1" secttype="Operation">
      <pstext mayhavelinks="1" section="Execute" rep_section="execute">bits(64) address;
bits(datasize) value;
bits(datasize) data;
bits(datasize) result;

value = <a link="impl-aarch64.X.read.1" file="shared_pseudocode.xml" hover="accessor: bits(width) X[integer n]">X</a>[s];
if n == 31 then
    <a link="impl-aarch64.CheckSPAlignment.0" file="shared_pseudocode.xml" hover="function: CheckSPAlignment()">CheckSPAlignment</a>();
    address = <a link="impl-aarch64.SP.read.0" file="shared_pseudocode.xml" hover="accessor: bits(width) SP[]">SP</a>[];
else
    address = <a link="impl-aarch64.X.read.1" file="shared_pseudocode.xml" hover="accessor: bits(width) X[integer n]">X</a>[n];
data =  <a link="impl-aarch64.Mem.read.3" file="shared_pseudocode.xml" hover="accessor: bits(size*8) Mem[bits(64) address, integer size, AccType acctype]">Mem</a>[address, datasize DIV 8, ldacctype];

case op of
    when <a link="MemAtomicOp_ADD" file="shared_pseudocode.xml" hover="enumeration MemAtomicOp {MemAtomicOp_ADD,&#13; MemAtomicOp_BIC,&#13; MemAtomicOp_EOR,&#13; MemAtomicOp_ORR,&#13; MemAtomicOp_SMAX,&#13; MemAtomicOp_SMIN,&#13; MemAtomicOp_UMAX,&#13; MemAtomicOp_UMIN,&#13; MemAtomicOp_SWP}">MemAtomicOp_ADD</a>   result = data + value;
    when <a link="MemAtomicOp_BIC" file="shared_pseudocode.xml" hover="enumeration MemAtomicOp {MemAtomicOp_ADD,&#13; MemAtomicOp_BIC,&#13; MemAtomicOp_EOR,&#13; MemAtomicOp_ORR,&#13; MemAtomicOp_SMAX,&#13; MemAtomicOp_SMIN,&#13; MemAtomicOp_UMAX,&#13; MemAtomicOp_UMIN,&#13; MemAtomicOp_SWP}">MemAtomicOp_BIC</a>   result = data AND <a link="impl-shared.NOT.1" file="shared_pseudocode.xml" hover="function: bits(N) NOT(bits(N) x)">NOT</a>(value);
    when <a link="MemAtomicOp_EOR" file="shared_pseudocode.xml" hover="enumeration MemAtomicOp {MemAtomicOp_ADD,&#13; MemAtomicOp_BIC,&#13; MemAtomicOp_EOR,&#13; MemAtomicOp_ORR,&#13; MemAtomicOp_SMAX,&#13; MemAtomicOp_SMIN,&#13; MemAtomicOp_UMAX,&#13; MemAtomicOp_UMIN,&#13; MemAtomicOp_SWP}">MemAtomicOp_EOR</a>   result = data EOR value;
    when <a link="MemAtomicOp_ORR" file="shared_pseudocode.xml" hover="enumeration MemAtomicOp {MemAtomicOp_ADD,&#13; MemAtomicOp_BIC,&#13; MemAtomicOp_EOR,&#13; MemAtomicOp_ORR,&#13; MemAtomicOp_SMAX,&#13; MemAtomicOp_SMIN,&#13; MemAtomicOp_UMAX,&#13; MemAtomicOp_UMIN,&#13; MemAtomicOp_SWP}">MemAtomicOp_ORR</a>   result = data OR value;
    when <a link="MemAtomicOp_SMAX" file="shared_pseudocode.xml" hover="enumeration MemAtomicOp {MemAtomicOp_ADD,&#13; MemAtomicOp_BIC,&#13; MemAtomicOp_EOR,&#13; MemAtomicOp_ORR,&#13; MemAtomicOp_SMAX,&#13; MemAtomicOp_SMIN,&#13; MemAtomicOp_UMAX,&#13; MemAtomicOp_UMIN,&#13; MemAtomicOp_SWP}">MemAtomicOp_SMAX</a>  result = if <a link="impl-shared.SInt.1" file="shared_pseudocode.xml" hover="function: integer SInt(bits(N) x)">SInt</a>(data) &gt; <a link="impl-shared.SInt.1" file="shared_pseudocode.xml" hover="function: integer SInt(bits(N) x)">SInt</a>(value) then data else value;
    when <a link="MemAtomicOp_SMIN" file="shared_pseudocode.xml" hover="enumeration MemAtomicOp {MemAtomicOp_ADD,&#13; MemAtomicOp_BIC,&#13; MemAtomicOp_EOR,&#13; MemAtomicOp_ORR,&#13; MemAtomicOp_SMAX,&#13; MemAtomicOp_SMIN,&#13; MemAtomicOp_UMAX,&#13; MemAtomicOp_UMIN,&#13; MemAtomicOp_SWP}">MemAtomicOp_SMIN</a>  result = if <a link="impl-shared.SInt.1" file="shared_pseudocode.xml" hover="function: integer SInt(bits(N) x)">SInt</a>(data) &gt; <a link="impl-shared.SInt.1" file="shared_pseudocode.xml" hover="function: integer SInt(bits(N) x)">SInt</a>(value) then value else data;
    when <a link="MemAtomicOp_UMAX" file="shared_pseudocode.xml" hover="enumeration MemAtomicOp {MemAtomicOp_ADD,&#13; MemAtomicOp_BIC,&#13; MemAtomicOp_EOR,&#13; MemAtomicOp_ORR,&#13; MemAtomicOp_SMAX,&#13; MemAtomicOp_SMIN,&#13; MemAtomicOp_UMAX,&#13; MemAtomicOp_UMIN,&#13; MemAtomicOp_SWP}">MemAtomicOp_UMAX</a>  result = if <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(data) &gt; <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(value) then data else value;
    when <a link="MemAtomicOp_UMIN" file="shared_pseudocode.xml" hover="enumeration MemAtomicOp {MemAtomicOp_ADD,&#13; MemAtomicOp_BIC,&#13; MemAtomicOp_EOR,&#13; MemAtomicOp_ORR,&#13; MemAtomicOp_SMAX,&#13; MemAtomicOp_SMIN,&#13; MemAtomicOp_UMAX,&#13; MemAtomicOp_UMIN,&#13; MemAtomicOp_SWP}">MemAtomicOp_UMIN</a>  result = if <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(data) &gt; <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(value) then value else data;
    when <a link="MemAtomicOp_SWP" file="shared_pseudocode.xml" hover="enumeration MemAtomicOp {MemAtomicOp_ADD,&#13; MemAtomicOp_BIC,&#13; MemAtomicOp_EOR,&#13; MemAtomicOp_ORR,&#13; MemAtomicOp_SMAX,&#13; MemAtomicOp_SMIN,&#13; MemAtomicOp_UMAX,&#13; MemAtomicOp_UMIN,&#13; MemAtomicOp_SWP}">MemAtomicOp_SWP</a>   result = value;

// All observers in the shareability domain observe the
// following load and store atomically.
<a link="impl-aarch64.Mem.write.3" file="shared_pseudocode.xml" hover="accessor: Mem[bits(64) address, integer size, AccType acctype] = bits(size*8) value">Mem</a>[address, datasize DIV 8, stacctype] = result;

<a link="impl-aarch64.X.write.1" file="shared_pseudocode.xml" hover="accessor: X[integer n] = bits(width) value">X</a>[t] = <a link="impl-shared.ZeroExtend.2" file="shared_pseudocode.xml" hover="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(data, regsize);</pstext>
    </ps>
  </ps_section>
</instructionsection>
d_pseudocode.xml" hover="accessor: Mem[bits(64) address, integer size, AccType acctype] = bits(size*8) value">Mem</a>[address, datasize DIV 8, stacctype] = result;

<a link="impl-aarch64.X.write.1" file="shared_pseudocode.xml" hover="accessor: X[integer n] = bits(width) value">X</a>[t] = <a link="impl-shared.ZeroExtend.2" file="shared_pseudocode.xml" hover="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(data, regsize);</pstext>
    </ps>
  </ps_section>
</instructionsection>
