<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="riscv_cpu_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="riscv_cpu_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="230.001 ns"></ZoomEndTime>
      <Cursor1Time time="230.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="97"></NameColumnWidth>
      <ValueColumnWidth column_width="78"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="62" />
   <wvobject type="logic" fp_name="/riscv_cpu_tb/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/r">
      <obj_property name="ElementShortName">r</obj_property>
      <obj_property name="ObjectShortName">r</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/i_mem_addr">
      <obj_property name="ElementShortName">i_mem_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_mem_addr[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/i_mem_data">
      <obj_property name="ElementShortName">i_mem_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_mem_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/i_mem_write">
      <obj_property name="ElementShortName">i_mem_write</obj_property>
      <obj_property name="ObjectShortName">i_mem_write</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/rf1/regs">
      <obj_property name="ElementShortName">regs[0:31][31:0]</obj_property>
      <obj_property name="ObjectShortName">regs[0:31][31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/dm1/memory">
      <obj_property name="ElementShortName">memory[0:1023][31:0]</obj_property>
      <obj_property name="ObjectShortName">memory[0:1023][31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/r">
      <obj_property name="ElementShortName">r</obj_property>
      <obj_property name="ObjectShortName">r</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/result">
      <obj_property name="ElementShortName">result[7:0]</obj_property>
      <obj_property name="ObjectShortName">result[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/PC">
      <obj_property name="ElementShortName">PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/instr">
      <obj_property name="ElementShortName">instr[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/pc_src">
      <obj_property name="ElementShortName">pc_src[1:0]</obj_property>
      <obj_property name="ObjectShortName">pc_src[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/if_flush">
      <obj_property name="ElementShortName">if_flush</obj_property>
      <obj_property name="ObjectShortName">if_flush</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/stall">
      <obj_property name="ElementShortName">stall</obj_property>
      <obj_property name="ObjectShortName">stall</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/branch">
      <obj_property name="ElementShortName">branch</obj_property>
      <obj_property name="ObjectShortName">branch</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/read_data1">
      <obj_property name="ElementShortName">read_data1[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data1[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/read_data2">
      <obj_property name="ElementShortName">read_data2[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data2[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/read_data1_signed">
      <obj_property name="ElementShortName">read_data1_signed[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data1_signed[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/read_data2_signed">
      <obj_property name="ElementShortName">read_data2_signed[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data2_signed[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/imm_sext">
      <obj_property name="ElementShortName">imm_sext[31:0]</obj_property>
      <obj_property name="ObjectShortName">imm_sext[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/IFID_instr_o">
      <obj_property name="ElementShortName">IFID_instr_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">IFID_instr_o[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/IFID_pc_o">
      <obj_property name="ElementShortName">IFID_pc_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">IFID_pc_o[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/mem_read">
      <obj_property name="ElementShortName">mem_read</obj_property>
      <obj_property name="ObjectShortName">mem_read</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/mem_2_reg">
      <obj_property name="ElementShortName">mem_2_reg</obj_property>
      <obj_property name="ObjectShortName">mem_2_reg</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/mem_write">
      <obj_property name="ElementShortName">mem_write</obj_property>
      <obj_property name="ObjectShortName">mem_write</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/alu_src">
      <obj_property name="ElementShortName">alu_src</obj_property>
      <obj_property name="ObjectShortName">alu_src</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/reg_write">
      <obj_property name="ElementShortName">reg_write</obj_property>
      <obj_property name="ObjectShortName">reg_write</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/IDEX_mem_read_o">
      <obj_property name="ElementShortName">IDEX_mem_read_o</obj_property>
      <obj_property name="ObjectShortName">IDEX_mem_read_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/IDEX_rd_o">
      <obj_property name="ElementShortName">IDEX_rd_o[4:0]</obj_property>
      <obj_property name="ObjectShortName">IDEX_rd_o[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/IDEX_rs1_o">
      <obj_property name="ElementShortName">IDEX_rs1_o[4:0]</obj_property>
      <obj_property name="ObjectShortName">IDEX_rs1_o[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/IDEX_rs2_o">
      <obj_property name="ElementShortName">IDEX_rs2_o[4:0]</obj_property>
      <obj_property name="ObjectShortName">IDEX_rs2_o[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/write_data">
      <obj_property name="ElementShortName">write_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/MEMWB_rd_o">
      <obj_property name="ElementShortName">MEMWB_rd_o[4:0]</obj_property>
      <obj_property name="ObjectShortName">MEMWB_rd_o[4:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/MEMWB_reg_write_o">
      <obj_property name="ElementShortName">MEMWB_reg_write_o</obj_property>
      <obj_property name="ObjectShortName">MEMWB_reg_write_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/IDEX_imm_sext_o">
      <obj_property name="ElementShortName">IDEX_imm_sext_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">IDEX_imm_sext_o[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/IDEX_read_data1_o">
      <obj_property name="ElementShortName">IDEX_read_data1_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">IDEX_read_data1_o[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/IDEX_read_data2_o">
      <obj_property name="ElementShortName">IDEX_read_data2_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">IDEX_read_data2_o[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/IDEX_read_data1_i">
      <obj_property name="ElementShortName">IDEX_read_data1_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">IDEX_read_data1_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/IDEX_read_data2_i">
      <obj_property name="ElementShortName">IDEX_read_data2_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">IDEX_read_data2_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/IDEX_reg_write_o">
      <obj_property name="ElementShortName">IDEX_reg_write_o</obj_property>
      <obj_property name="ObjectShortName">IDEX_reg_write_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/IDEX_mem_2_reg_o">
      <obj_property name="ElementShortName">IDEX_mem_2_reg_o</obj_property>
      <obj_property name="ObjectShortName">IDEX_mem_2_reg_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/IDEX_mem_write_o">
      <obj_property name="ElementShortName">IDEX_mem_write_o</obj_property>
      <obj_property name="ObjectShortName">IDEX_mem_write_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/IDEX_alu_src_o">
      <obj_property name="ElementShortName">IDEX_alu_src_o</obj_property>
      <obj_property name="ObjectShortName">IDEX_alu_src_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/IDEX_op_code_o">
      <obj_property name="ElementShortName">IDEX_op_code_o[6:0]</obj_property>
      <obj_property name="ObjectShortName">IDEX_op_code_o[6:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/IDEX_func_code_o">
      <obj_property name="ElementShortName">IDEX_func_code_o[9:0]</obj_property>
      <obj_property name="ObjectShortName">IDEX_func_code_o[9:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/EXMEM_reg_write_o">
      <obj_property name="ElementShortName">EXMEM_reg_write_o</obj_property>
      <obj_property name="ObjectShortName">EXMEM_reg_write_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/EXMEM_mem_2_reg_o">
      <obj_property name="ElementShortName">EXMEM_mem_2_reg_o</obj_property>
      <obj_property name="ObjectShortName">EXMEM_mem_2_reg_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/EXMEM_rd_o">
      <obj_property name="ElementShortName">EXMEM_rd_o[4:0]</obj_property>
      <obj_property name="ObjectShortName">EXMEM_rd_o[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/forwardA">
      <obj_property name="ElementShortName">forwardA[1:0]</obj_property>
      <obj_property name="ObjectShortName">forwardA[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/forwardB">
      <obj_property name="ElementShortName">forwardB[1:0]</obj_property>
      <obj_property name="ObjectShortName">forwardB[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/alu_in1">
      <obj_property name="ElementShortName">alu_in1[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_in1[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/alu_in2">
      <obj_property name="ElementShortName">alu_in2[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_in2[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/alu_in2_partial">
      <obj_property name="ElementShortName">alu_in2_partial[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_in2_partial[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/alu_result">
      <obj_property name="ElementShortName">alu_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_result[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/EXMEM_alu_result_o">
      <obj_property name="ElementShortName">EXMEM_alu_result_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">EXMEM_alu_result_o[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/EXMEM_mem_read_o">
      <obj_property name="ElementShortName">EXMEM_mem_read_o</obj_property>
      <obj_property name="ObjectShortName">EXMEM_mem_read_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/EXMEM_mem_write_o">
      <obj_property name="ElementShortName">EXMEM_mem_write_o</obj_property>
      <obj_property name="ObjectShortName">EXMEM_mem_write_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/EXMEM_alu_in2_o">
      <obj_property name="ElementShortName">EXMEM_alu_in2_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">EXMEM_alu_in2_o[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/read_data">
      <obj_property name="ElementShortName">read_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu_tb/dut/MEMWB_mem_2_reg_o">
      <obj_property name="ElementShortName">MEMWB_mem_2_reg_o</obj_property>
      <obj_property name="ObjectShortName">MEMWB_mem_2_reg_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu_tb/dut/MEMWB_alu_result_o">
      <obj_property name="ElementShortName">MEMWB_alu_result_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">MEMWB_alu_result_o[31:0]</obj_property>
   </wvobject>
</wave_config>
