

================================================================
== Vivado HLS Report for 'FIFO_multiplexer'
================================================================
* Date:           Sun Jun  7 15:05:29 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        FIFO_multiplexer
* Solution:       FIFO-multiplexer_solution
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      0.00|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_2 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %switch_select) nounwind, !map !0

ST_1: stg_3 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %rx_data_a) nounwind, !map !6

ST_1: stg_4 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rx_ready_a) nounwind, !map !10

ST_1: stg_5 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rx_valid_a) nounwind, !map !14

ST_1: stg_6 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rx_tlast_a) nounwind, !map !18

ST_1: stg_7 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %rx_data_b) nounwind, !map !22

ST_1: stg_8 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rx_ready_b) nounwind, !map !26

ST_1: stg_9 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rx_valid_b) nounwind, !map !30

ST_1: stg_10 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rx_tlast_b) nounwind, !map !34

ST_1: stg_11 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %rx_data) nounwind, !map !38

ST_1: stg_12 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rx_ready) nounwind, !map !42

ST_1: stg_13 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rx_valid) nounwind, !map !46

ST_1: stg_14 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rx_tlast) nounwind, !map !50

ST_1: stg_15 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i32* %tx_data_a) nounwind, !map !54

ST_1: stg_16 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %tx_ready_a) nounwind, !map !58

ST_1: stg_17 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %tx_valid_a) nounwind, !map !62

ST_1: stg_18 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i1* %tx_tlast_a) nounwind, !map !66

ST_1: stg_19 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i32* %tx_data_b) nounwind, !map !70

ST_1: stg_20 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %tx_ready_b) nounwind, !map !74

ST_1: stg_21 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i1* %tx_valid_b) nounwind, !map !78

ST_1: stg_22 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap(i1* %tx_tlast_b) nounwind, !map !82

ST_1: stg_23 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap(i32* %tx_data) nounwind, !map !86

ST_1: stg_24 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap(i1* %tx_ready) nounwind, !map !90

ST_1: stg_25 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap(i1* %tx_valid) nounwind, !map !94

ST_1: stg_26 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecBitsMap(i1* %tx_tlast) nounwind, !map !98

ST_1: stg_27 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @str) nounwind

ST_1: stg_28 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecInterface(i1* %switch_select, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_29 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecInterface(i32* %rx_data_a, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_30 [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecInterface(i1* %rx_ready_a, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_31 [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecInterface(i1* %rx_valid_a, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_32 [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecInterface(i1* %rx_tlast_a, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_33 [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecInterface(i32* %rx_data_b, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_34 [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecInterface(i1* %rx_ready_b, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_35 [1/1] 0.00ns
:33  call void (...)* @_ssdm_op_SpecInterface(i1* %rx_valid_b, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_36 [1/1] 0.00ns
:34  call void (...)* @_ssdm_op_SpecInterface(i1* %rx_tlast_b, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_37 [1/1] 0.00ns
:35  call void (...)* @_ssdm_op_SpecInterface(i32* %rx_data, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_38 [1/1] 0.00ns
:36  call void (...)* @_ssdm_op_SpecInterface(i1* %rx_ready, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_39 [1/1] 0.00ns
:37  call void (...)* @_ssdm_op_SpecInterface(i1* %rx_valid, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_40 [1/1] 0.00ns
:38  call void (...)* @_ssdm_op_SpecInterface(i1* %rx_tlast, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_41 [1/1] 0.00ns
:39  call void (...)* @_ssdm_op_SpecInterface(i32* %tx_data_a, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_42 [1/1] 0.00ns
:40  call void (...)* @_ssdm_op_SpecInterface(i1* %tx_ready_a, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_43 [1/1] 0.00ns
:41  call void (...)* @_ssdm_op_SpecInterface(i1* %tx_valid_a, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_44 [1/1] 0.00ns
:42  call void (...)* @_ssdm_op_SpecInterface(i1* %tx_tlast_a, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_45 [1/1] 0.00ns
:43  call void (...)* @_ssdm_op_SpecInterface(i32* %tx_data_b, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_46 [1/1] 0.00ns
:44  call void (...)* @_ssdm_op_SpecInterface(i1* %tx_ready_b, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_47 [1/1] 0.00ns
:45  call void (...)* @_ssdm_op_SpecInterface(i1* %tx_valid_b, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_48 [1/1] 0.00ns
:46  call void (...)* @_ssdm_op_SpecInterface(i1* %tx_tlast_b, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_49 [1/1] 0.00ns
:47  call void (...)* @_ssdm_op_SpecInterface(i32* %tx_data, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_50 [1/1] 0.00ns
:48  call void (...)* @_ssdm_op_SpecInterface(i1* %tx_ready, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_51 [1/1] 0.00ns
:49  call void (...)* @_ssdm_op_SpecInterface(i1* %tx_valid, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_52 [1/1] 0.00ns
:50  call void (...)* @_ssdm_op_SpecInterface(i1* %tx_tlast, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_53 [1/1] 0.00ns
:51  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: switch_select_read [1/1] 0.00ns
:52  %switch_select_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %switch_select) nounwind

ST_1: stg_55 [1/1] 0.00ns
:53  br i1 %switch_select_read, label %1, label %2

ST_1: rx_data_a_read [1/1] 0.00ns
:0  %rx_data_a_read = call i32 @_ssdm_op_Read.ap_none.volatile.i32P(i32* %rx_data_a) nounwind

ST_1: stg_57 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %rx_data, i32 %rx_data_a_read) nounwind

ST_1: rx_valid_a_read [1/1] 0.00ns
:2  %rx_valid_a_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %rx_valid_a) nounwind

ST_1: stg_59 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %rx_valid, i1 %rx_valid_a_read) nounwind

ST_1: rx_ready_read_1 [1/1] 0.00ns
:4  %rx_ready_read_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %rx_ready) nounwind

ST_1: stg_61 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %rx_ready_a, i1 %rx_ready_read_1) nounwind

ST_1: rx_tlast_a_read [1/1] 0.00ns
:6  %rx_tlast_a_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %rx_tlast_a) nounwind

ST_1: stg_63 [1/1] 0.00ns
:7  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %rx_tlast, i1 %rx_tlast_a_read) nounwind

ST_1: tx_ready_a_read [1/1] 0.00ns
:8  %tx_ready_a_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %tx_ready_a) nounwind

ST_1: stg_65 [1/1] 0.00ns
:9  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %tx_ready, i1 %tx_ready_a_read) nounwind

ST_1: tx_data_read_1 [1/1] 0.00ns
:10  %tx_data_read_1 = call i32 @_ssdm_op_Read.ap_none.volatile.i32P(i32* %tx_data) nounwind

ST_1: stg_67 [1/1] 0.00ns
:11  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %tx_data_a, i32 %tx_data_read_1) nounwind

ST_1: tx_valid_read_1 [1/1] 0.00ns
:12  %tx_valid_read_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %tx_valid) nounwind

ST_1: stg_69 [1/1] 0.00ns
:13  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %tx_valid_a, i1 %tx_valid_read_1) nounwind

ST_1: tx_tlast_read_1 [1/1] 0.00ns
:14  %tx_tlast_read_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %tx_tlast) nounwind

ST_1: stg_71 [1/1] 0.00ns
:15  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %tx_tlast_a, i1 %tx_tlast_read_1) nounwind

ST_1: stg_72 [1/1] 0.00ns
:16  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %rx_ready_b, i1 false) nounwind

ST_1: stg_73 [1/1] 0.00ns
:17  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %tx_data_b, i32 0) nounwind

ST_1: stg_74 [1/1] 0.00ns
:18  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %tx_valid_b, i1 false) nounwind

ST_1: stg_75 [1/1] 0.00ns
:19  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %tx_tlast_b, i1 false) nounwind

ST_1: stg_76 [1/1] 0.00ns
:20  br label %3

ST_1: rx_data_b_read [1/1] 0.00ns
:0  %rx_data_b_read = call i32 @_ssdm_op_Read.ap_none.volatile.i32P(i32* %rx_data_b) nounwind

ST_1: stg_78 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %rx_data, i32 %rx_data_b_read) nounwind

ST_1: rx_valid_b_read [1/1] 0.00ns
:2  %rx_valid_b_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %rx_valid_b) nounwind

ST_1: stg_80 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %rx_valid, i1 %rx_valid_b_read) nounwind

ST_1: rx_ready_read [1/1] 0.00ns
:4  %rx_ready_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %rx_ready) nounwind

ST_1: stg_82 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %rx_ready_b, i1 %rx_ready_read) nounwind

ST_1: rx_tlast_b_read [1/1] 0.00ns
:6  %rx_tlast_b_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %rx_tlast_b) nounwind

ST_1: stg_84 [1/1] 0.00ns
:7  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %rx_tlast, i1 %rx_tlast_b_read) nounwind

ST_1: tx_ready_b_read [1/1] 0.00ns
:8  %tx_ready_b_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %tx_ready_b) nounwind

ST_1: stg_86 [1/1] 0.00ns
:9  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %tx_ready, i1 %tx_ready_b_read) nounwind

ST_1: tx_data_read [1/1] 0.00ns
:10  %tx_data_read = call i32 @_ssdm_op_Read.ap_none.volatile.i32P(i32* %tx_data) nounwind

ST_1: stg_88 [1/1] 0.00ns
:11  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %tx_data_b, i32 %tx_data_read) nounwind

ST_1: tx_valid_read [1/1] 0.00ns
:12  %tx_valid_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %tx_valid) nounwind

ST_1: stg_90 [1/1] 0.00ns
:13  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %tx_valid_b, i1 %tx_valid_read) nounwind

ST_1: tx_tlast_read [1/1] 0.00ns
:14  %tx_tlast_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %tx_tlast) nounwind

ST_1: stg_92 [1/1] 0.00ns
:15  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %tx_tlast_b, i1 %tx_tlast_read) nounwind

ST_1: stg_93 [1/1] 0.00ns
:16  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %rx_ready_a, i1 false) nounwind

ST_1: stg_94 [1/1] 0.00ns
:17  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %tx_data_a, i32 0) nounwind

ST_1: stg_95 [1/1] 0.00ns
:18  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %tx_valid_a, i1 false) nounwind

ST_1: stg_96 [1/1] 0.00ns
:19  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %tx_tlast_a, i1 false) nounwind

ST_1: stg_97 [1/1] 0.00ns
:20  br label %3

ST_1: stg_98 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ switch_select]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f42ceb092f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_data_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f42ce8947d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_ready_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f42ceb19be0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_valid_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f42ceb13440; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_tlast_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f42ceb1cca0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_data_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f42ceab4870; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_ready_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f42cea703e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_valid_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f42cead8730; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_tlast_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f42cea63a40; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f42ce5c0300; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_ready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f42ce5fa420; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_valid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f42cd333a40; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_tlast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f42ce664e10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_data_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f42cd345390; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_ready_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f42ce686d60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_valid_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f42cd4acdb0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_tlast_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f42cd296de0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_data_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f42ce6000d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_ready_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f42ceb23f90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_valid_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f42ce99f8e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_tlast_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f42ceb345f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f42cea83e50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_ready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f42ceb46d60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_valid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f42cea05130; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_tlast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f42ce5c3d30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_2              (specbitsmap  ) [ 00]
stg_3              (specbitsmap  ) [ 00]
stg_4              (specbitsmap  ) [ 00]
stg_5              (specbitsmap  ) [ 00]
stg_6              (specbitsmap  ) [ 00]
stg_7              (specbitsmap  ) [ 00]
stg_8              (specbitsmap  ) [ 00]
stg_9              (specbitsmap  ) [ 00]
stg_10             (specbitsmap  ) [ 00]
stg_11             (specbitsmap  ) [ 00]
stg_12             (specbitsmap  ) [ 00]
stg_13             (specbitsmap  ) [ 00]
stg_14             (specbitsmap  ) [ 00]
stg_15             (specbitsmap  ) [ 00]
stg_16             (specbitsmap  ) [ 00]
stg_17             (specbitsmap  ) [ 00]
stg_18             (specbitsmap  ) [ 00]
stg_19             (specbitsmap  ) [ 00]
stg_20             (specbitsmap  ) [ 00]
stg_21             (specbitsmap  ) [ 00]
stg_22             (specbitsmap  ) [ 00]
stg_23             (specbitsmap  ) [ 00]
stg_24             (specbitsmap  ) [ 00]
stg_25             (specbitsmap  ) [ 00]
stg_26             (specbitsmap  ) [ 00]
stg_27             (spectopmodule) [ 00]
stg_28             (specinterface) [ 00]
stg_29             (specinterface) [ 00]
stg_30             (specinterface) [ 00]
stg_31             (specinterface) [ 00]
stg_32             (specinterface) [ 00]
stg_33             (specinterface) [ 00]
stg_34             (specinterface) [ 00]
stg_35             (specinterface) [ 00]
stg_36             (specinterface) [ 00]
stg_37             (specinterface) [ 00]
stg_38             (specinterface) [ 00]
stg_39             (specinterface) [ 00]
stg_40             (specinterface) [ 00]
stg_41             (specinterface) [ 00]
stg_42             (specinterface) [ 00]
stg_43             (specinterface) [ 00]
stg_44             (specinterface) [ 00]
stg_45             (specinterface) [ 00]
stg_46             (specinterface) [ 00]
stg_47             (specinterface) [ 00]
stg_48             (specinterface) [ 00]
stg_49             (specinterface) [ 00]
stg_50             (specinterface) [ 00]
stg_51             (specinterface) [ 00]
stg_52             (specinterface) [ 00]
stg_53             (specinterface) [ 00]
switch_select_read (read         ) [ 01]
stg_55             (br           ) [ 00]
rx_data_a_read     (read         ) [ 00]
stg_57             (write        ) [ 00]
rx_valid_a_read    (read         ) [ 00]
stg_59             (write        ) [ 00]
rx_ready_read_1    (read         ) [ 00]
stg_61             (write        ) [ 00]
rx_tlast_a_read    (read         ) [ 00]
stg_63             (write        ) [ 00]
tx_ready_a_read    (read         ) [ 00]
stg_65             (write        ) [ 00]
tx_data_read_1     (read         ) [ 00]
stg_67             (write        ) [ 00]
tx_valid_read_1    (read         ) [ 00]
stg_69             (write        ) [ 00]
tx_tlast_read_1    (read         ) [ 00]
stg_71             (write        ) [ 00]
stg_72             (write        ) [ 00]
stg_73             (write        ) [ 00]
stg_74             (write        ) [ 00]
stg_75             (write        ) [ 00]
stg_76             (br           ) [ 00]
rx_data_b_read     (read         ) [ 00]
stg_78             (write        ) [ 00]
rx_valid_b_read    (read         ) [ 00]
stg_80             (write        ) [ 00]
rx_ready_read      (read         ) [ 00]
stg_82             (write        ) [ 00]
rx_tlast_b_read    (read         ) [ 00]
stg_84             (write        ) [ 00]
tx_ready_b_read    (read         ) [ 00]
stg_86             (write        ) [ 00]
tx_data_read       (read         ) [ 00]
stg_88             (write        ) [ 00]
tx_valid_read      (read         ) [ 00]
stg_90             (write        ) [ 00]
tx_tlast_read      (read         ) [ 00]
stg_92             (write        ) [ 00]
stg_93             (write        ) [ 00]
stg_94             (write        ) [ 00]
stg_95             (write        ) [ 00]
stg_96             (write        ) [ 00]
stg_97             (br           ) [ 00]
stg_98             (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="switch_select">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="switch_select"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rx_data_a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_data_a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rx_ready_a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ready_a"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rx_valid_a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_valid_a"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rx_tlast_a">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_tlast_a"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rx_data_b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_data_b"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rx_ready_b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ready_b"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rx_valid_b">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_valid_b"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rx_tlast_b">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_tlast_b"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rx_data">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_data"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rx_ready">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ready"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rx_valid">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_valid"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="rx_tlast">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_tlast"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tx_data_a">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_data_a"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="tx_ready_a">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ready_a"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="tx_valid_a">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_valid_a"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="tx_tlast_a">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_tlast_a"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="tx_data_b">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_data_b"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="tx_ready_b">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ready_b"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="tx_valid_b">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_valid_b"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="tx_tlast_b">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_tlast_b"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="tx_data">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_data"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="tx_ready">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ready"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="tx_valid">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_valid"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="tx_tlast">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_tlast"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="switch_select_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="switch_select_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="rx_data_a_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_data_a_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_57/1 stg_78/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="rx_valid_a_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_valid_a_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_59/1 stg_80/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_ready_read_1/1 rx_ready_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_61/1 stg_93/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="rx_tlast_a_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_tlast_a_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_63/1 stg_84/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tx_ready_a_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_ready_a_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_65/1 stg_86/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_data_read_1/1 tx_data_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_67/1 stg_94/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_valid_read_1/1 tx_valid_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_69/1 stg_95/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_tlast_read_1/1 tx_tlast_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_71/1 stg_96/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_72/1 stg_82/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_73/1 stg_88/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_74/1 stg_90/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_75/1 stg_92/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="rx_data_b_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_data_b_read/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="rx_valid_b_read_read_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_valid_b_read/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="rx_tlast_b_read_read_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_tlast_b_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tx_ready_b_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_ready_b_read/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="66" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="68" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="70" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="82" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="66" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="72" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="96" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="66" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="72" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="110" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="66" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="72" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="124" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="66" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="72" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="138" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="68" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="70" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="152" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="66" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="46" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="72" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="166" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="66" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="72" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="180" pin="2"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="72" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="74" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="70" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="60" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="215"><net_src comp="72" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="74" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="72" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="74" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="68" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="226" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="237"><net_src comp="66" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="233" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="240"><net_src comp="110" pin="2"/><net_sink comp="194" pin=2"/></net>

<net id="245"><net_src comp="66" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="16" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="241" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="252"><net_src comp="66" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="248" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="255"><net_src comp="152" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="256"><net_src comp="166" pin="2"/><net_sink comp="210" pin=2"/></net>

<net id="257"><net_src comp="180" pin="2"/><net_sink comp="218" pin=2"/></net>

<net id="258"><net_src comp="74" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="259"><net_src comp="60" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="260"><net_src comp="74" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="261"><net_src comp="74" pin="0"/><net_sink comp="186" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rx_ready_a | {1 }
	Port: rx_ready_b | {1 }
	Port: rx_data | {1 }
	Port: rx_valid | {1 }
	Port: rx_tlast | {1 }
	Port: tx_data_a | {1 }
	Port: tx_valid_a | {1 }
	Port: tx_tlast_a | {1 }
	Port: tx_data_b | {1 }
	Port: tx_valid_b | {1 }
	Port: tx_tlast_b | {1 }
	Port: tx_ready | {1 }
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|
| Operation|        Functional Unit        |
|----------|-------------------------------|
|          | switch_select_read_read_fu_76 |
|          |   rx_data_a_read_read_fu_82   |
|          |   rx_valid_a_read_read_fu_96  |
|          |        grp_read_fu_110        |
|          |  rx_tlast_a_read_read_fu_124  |
|          |  tx_ready_a_read_read_fu_138  |
|   read   |        grp_read_fu_152        |
|          |        grp_read_fu_166        |
|          |        grp_read_fu_180        |
|          |   rx_data_b_read_read_fu_226  |
|          |  rx_valid_b_read_read_fu_233  |
|          |  rx_tlast_b_read_read_fu_241  |
|          |  tx_ready_b_read_read_fu_248  |
|----------|-------------------------------|
|          |        grp_write_fu_88        |
|          |        grp_write_fu_102       |
|          |        grp_write_fu_116       |
|          |        grp_write_fu_130       |
|          |        grp_write_fu_144       |
|   write  |        grp_write_fu_158       |
|          |        grp_write_fu_172       |
|          |        grp_write_fu_186       |
|          |        grp_write_fu_194       |
|          |        grp_write_fu_202       |
|          |        grp_write_fu_210       |
|          |        grp_write_fu_218       |
|----------|-------------------------------|
|   Total  |                               |
|----------|-------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_88 |  p2  |   2  |  32  |   64   ||    32   |
| grp_write_fu_102 |  p2  |   2  |   1  |    2   ||    1    |
| grp_write_fu_116 |  p2  |   2  |   1  |    2   ||    1    |
| grp_write_fu_130 |  p2  |   2  |   1  |    2   ||    1    |
| grp_write_fu_144 |  p2  |   2  |   1  |    2   ||    1    |
| grp_write_fu_158 |  p2  |   2  |  32  |   64   ||    32   |
| grp_write_fu_172 |  p2  |   2  |   1  |    2   ||    1    |
| grp_write_fu_186 |  p2  |   2  |   1  |    2   ||    1    |
| grp_write_fu_194 |  p2  |   2  |   1  |    2   ||    1    |
| grp_write_fu_202 |  p2  |   2  |  32  |   64   ||    32   |
| grp_write_fu_210 |  p2  |   2  |   1  |    2   ||    1    |
| grp_write_fu_218 |  p2  |   2  |   1  |    2   ||    1    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   210  ||  18.852 ||   105   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+
|           |  Delay |   LUT  |
+-----------+--------+--------+
|  Function |    -   |    -   |
|   Memory  |    -   |    -   |
|Multiplexer|   18   |   105  |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |   18   |   105  |
+-----------+--------+--------+
