<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>PERST_N_c</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>GPIO_SW4_1</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>GPIO_SW4_2</Dynamic>
        </Message>
        <Message>
            <ID>51001115</ID>
            <Severity>Warning</Severity>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst</Dynamic>
        </Message>
        <Message>
            <ID>1103808</ID>
            <Severity>Warning</Severity>
            <Dynamic>Semantic error in &quot;LOCATE COMP &quot;SF_MOSI&quot; SITE &quot;W2&quot; ;&quot;: </Dynamic>
            <Dynamic>SF_MOSI</Dynamic>
            <Dynamic>W2</Dynamic>
        </Message>
        <Message>
            <ID>1103808</ID>
            <Severity>Warning</Severity>
            <Dynamic>Semantic error in &quot;LOCATE COMP &quot;SF_CS_N&quot; SITE &quot;R2&quot; ;&quot;: </Dynamic>
            <Dynamic>SF_CS_N</Dynamic>
            <Dynamic>R2</Dynamic>
        </Message>
        <Message>
            <ID>1103808</ID>
            <Severity>Warning</Severity>
            <Dynamic>Semantic error in &quot;LOCATE COMP &quot;SF_MISO&quot; SITE &quot;V2&quot; ;&quot;: </Dynamic>
            <Dynamic>SF_MISO</Dynamic>
            <Dynamic>V2</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PPCLK_DIV11_TC</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PDIFF_DIV11_VAL_UNLOCK</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PDIFF_DIV11_VAL_LOCK</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PPCLK_TC</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PDIFF_VAL_UNLOCK</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PDIFF_VAL_LOCK</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PPCIE_MAX_RATE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PDYN_RATE_CTRL</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PLOL_SETTING</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PPROTOCOL</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>pwait_rx_rdy</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>pport_rx_rdy</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>pwait_tx_rdy</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>pport_tx_rdy</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>pserdes_mode</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>pprotocol</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>pnum_channels</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FIFO_IMPL</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FIFO_DEVICE_FAMILY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FIFO_LO_THRESH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FIFO_HI_THRESH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FIFO_DEPTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>pnum_channels</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>pprotocol</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>pserdes_mode</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>pport_tx_rdy</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>pwait_tx_rdy</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>pport_rx_rdy</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>pwait_rx_rdy</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PPROTOCOL</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PLOL_SETTING</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PDYN_RATE_CTRL</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PPCIE_MAX_RATE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PDIFF_VAL_LOCK</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PDIFF_VAL_UNLOCK</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PPCLK_TC</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PDIFF_DIV11_VAL_LOCK</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PDIFF_DIV11_VAL_UNLOCK</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PPCLK_DIV11_TC</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[16]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[16]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[17]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[17]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[18]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[18]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[19]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[19]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[20]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[20]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[21]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[21]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[22]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[22]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[23]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[23]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[24]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[24]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[25]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[25]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[26]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[26]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[27]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[27]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[28]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[28]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[29]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[29]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[30]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[30]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[31]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[31]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO/U2_MEM/o_rd_dout[51]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO/U2_MEM/o_rd_dout[51]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_HDOUTP</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_HDOUTP</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_HDOUTN</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_HDOUTN</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_TXBIT_CLKP_TO_ND</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_TXBIT_CLKP_TO_ND</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_TXBIT_CLKN_TO_ND</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_TXBIT_CLKN_TO_ND</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SYNC_PULSE2ND</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SYNC_PULSE2ND</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_TXPLL_LOL_TO_ND</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_TXPLL_LOL_TO_ND</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_F_CLK</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_F_CLK</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_F_CLK</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_F_CLK</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_H_CLK</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_H_CLK</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_H_CLK</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_H_CLK</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_TX_F_CLK</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_TX_F_CLK</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_TX_F_CLK</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_TX_F_CLK</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_TX_H_CLK</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_TX_H_CLK</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_TX_H_CLK</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_TX_H_CLK</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_PCLK</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_PCLK</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_TX_PCLK</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_TX_PCLK</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_0</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_1</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_2</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_3</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_4</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_5</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_5</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_6</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_6</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_7</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_7</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_8</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_8</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_9</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_9</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_10</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_10</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_11</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_11</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_12</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_12</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_12</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_12</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_13</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_13</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_13</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_13</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_14</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_14</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_14</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_14</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_15</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_15</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_15</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_15</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_16</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_16</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_16</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_16</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_17</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_17</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_17</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_17</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_18</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_18</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_18</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_18</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_19</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_19</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_19</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_19</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_20</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_20</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_20</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_20</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_21</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_21</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_21</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_21</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_22</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_22</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_22</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_22</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_23</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_23</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_23</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_23</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_PCIE_DONE</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_PCIE_DONE</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_PCIE_CON</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_PCIE_CON</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_RLOS</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_RLOS</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_LS_SYNC_STATUS</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_LS_SYNC_STATUS</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_CC_UNDERRUN</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_CC_UNDERRUN</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_CC_UNDERRUN</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_CC_UNDERRUN</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_CC_OVERRUN</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_CC_OVERRUN</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_CC_OVERRUN</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_CC_OVERRUN</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_RXFBFIFO_ERROR</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_RXFBFIFO_ERROR</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_RXFBFIFO_ERROR</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_RXFBFIFO_ERROR</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_TXFBFIFO_ERROR</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_TXFBFIFO_ERROR</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_TXFBFIFO_ERROR</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_TXFBFIFO_ERROR</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_RLOL</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_RLOL</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_SKP_ADDED</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_SKP_ADDED</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_SKP_ADDED</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_SKP_ADDED</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_SKP_DELETED</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_SKP_DELETED</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_SKP_DELETED</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_SKP_DELETED</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_LDR_RX2CORE</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_LDR_RX2CORE</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_LDR_RX2CORE</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_LDR_RX2CORE</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[0]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[1]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[2]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[3]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[4]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[4]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[5]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[5]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[6]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[6]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[7]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[7]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_int</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_int</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_0</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_1</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_2</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_3</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_4</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_5</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_5</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_6</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_6</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_7</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_7</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT0</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT1</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT2</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT3</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT4</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT5</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT5</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT6</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT6</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT7</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT7</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT8</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT8</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT9</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT9</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT10</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT10</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT11</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT11</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT12</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT12</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT13</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT13</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT14</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT14</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT15</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT15</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT16</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT16</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT17</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT17</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT18</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT18</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT19</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT19</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_FFS_PLOL</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_FFS_PLOL</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[0]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[1]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[2]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[3]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[4]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[4]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[5]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[5]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[6]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[6]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[7]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[7]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[8]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[8]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[9]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[9]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[10]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[10]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[11]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[11]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[12]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[12]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[13]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[13]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[14]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[14]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[15]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[15]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[16]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[16]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[17]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[17]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[18]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[18]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[19]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[19]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[20]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[20]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[21]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[21]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[22]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[22]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[23]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[23]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[24]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[24]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[25]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[25]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[26]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[26]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[27]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[27]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[28]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[28]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[29]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[29]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[30]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[30]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U5_DMA/U3_BMRAM/QB[31]</Dynamic>
            <Navigation>U1_CORE/U5_DMA/U3_BMRAM/QB[31]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[0]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[1]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[2]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[3]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[4]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[4]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[5]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[5]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[6]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[6]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[7]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[7]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[8]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[8]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[9]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[9]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[10]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[10]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[11]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[11]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[12]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[12]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[13]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[13]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[14]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[14]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[15]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[15]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[16]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[16]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[17]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[17]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[18]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[18]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[19]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[19]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[20]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[20]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[21]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[21]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[22]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[22]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[23]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[23]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[24]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[24]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[25]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[25]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[26]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[26]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[27]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[27]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[28]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[28]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[29]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[29]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[30]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[30]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U6_BMRAM/QB_0[31]</Dynamic>
            <Navigation>U1_CORE/U6_BMRAM/QB_0[31]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/VCC</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/VCC</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/tx_lbk_rdy</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/tx_lbk_rdy</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/rxdp_vsd_data[12]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/rxdp_vsd_data[12]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/rxdp_vsd_data[13]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/rxdp_vsd_data[13]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/rxdp_vsd_data[22]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/rxdp_vsd_data[22]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/rxdp_vsd_data[23]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/rxdp_vsd_data[23]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/rxdp_dllp_val[0]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/rxdp_dllp_val[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/rxdp_dllp_val[1]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/rxdp_dllp_val[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[0]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[1]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[2]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[3]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[4]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[4]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[5]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[5]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[6]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[6]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[7]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[7]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[8]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[8]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[9]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[9]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[10]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[10]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[11]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[11]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[12]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[12]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/rx_us_req_vc0</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/rx_us_req_vc0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/s_u1_malf_tlp</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/s_u1_malf_tlp</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/bus_num[0]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/bus_num[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/bus_num[7]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/bus_num[7]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dev_num[0]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dev_num[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dev_num[1]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dev_num[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dev_num[2]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dev_num[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dev_num[3]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dev_num[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dev_num[4]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dev_num[4]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/func_num[0]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/func_num[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/func_num[1]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/func_num[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/func_num[2]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/func_num[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/pm_power_state[0]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/pm_power_state[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/pm_power_state[1]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/pm_power_state[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/pme_en</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/pme_en</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[0]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[1]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[2]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[3]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[4]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[4]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[5]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[5]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[0]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[1]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[2]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[3]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[4]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[4]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[5]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[5]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[6]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[6]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[7]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[7]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[8]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[8]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[9]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[9]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[10]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[10]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[11]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[11]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[12]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[12]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[13]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[13]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[14]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[14]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[0]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[1]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[2]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[3]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[4]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[4]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[5]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[5]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[6]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[6]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[7]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[7]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/tx_rbuf_empty</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/tx_rbuf_empty</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/tx_dllp_pend</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/tx_dllp_pend</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dl_inactive</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dl_inactive</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/dl_init</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/dl_init</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[0]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[2]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[3]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[4]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[4]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[5]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[5]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[6]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[6]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[7]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[7]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/ox_wbs_err</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/ox_wbs_err</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>GPIO_SW4_1</Dynamic>
            <Navigation>GPIO_SW4_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>GPIO_SW4_2</Dynamic>
            <Navigation>GPIO_SW4_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IDFB6DB2CA10C61E108DCCB4FB9528FEB/I2CA1A324143051A0AFDEFB54659C657C[32]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IDFB6DB2CA10C61E108DCCB4FB9528FEB/I2CA1A324143051A0AFDEFB54659C657C[32]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IC6BE0D645D48779DADE25A4973891991/I2CA1A324143051A0AFDEFB54659C657C[32]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IC6BE0D645D48779DADE25A4973891991/I2CA1A324143051A0AFDEFB54659C657C[32]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I48BFA8FF344ECC3BA7AAD048A7985C79/I2CA1A324143051A0AFDEFB54659C657C[32]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I48BFA8FF344ECC3BA7AAD048A7985C79/I2CA1A324143051A0AFDEFB54659C657C[32]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I4FE5E72F36162FB85A7454C2F371EED7/I2CA1A324143051A0AFDEFB54659C657C[32]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I4FE5E72F36162FB85A7454C2F371EED7/I2CA1A324143051A0AFDEFB54659C657C[32]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I2CA1A324143051A0AFDEFB54659C657C[32]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I2CA1A324143051A0AFDEFB54659C657C[32]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I2CA1A324143051A0AFDEFB54659C657C[33]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I2CA1A324143051A0AFDEFB54659C657C[33]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U1_CORE/lnk_cntl_out_0[0]</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U1_CORE/lnk_cntl_out_0[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram_2_DO1</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram_2_DO1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram_2_DO2</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram_2_DO2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram_2_DO3</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram_2_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram_10</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram_10</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram_2_DO1</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram_2_DO1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram_2_DO2</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram_2_DO2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram_2_DO3</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram_2_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram_10</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram_10</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_4_DO1</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_4_DO1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_4_DO2</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_4_DO2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_4_DO3</Dynamic>
            <Navigation>U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_4_DO3</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>287</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD642 :&quot;C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd&quot;:14:16:14:16|Ignoring use clause - library pmi_work not found ...</Dynamic>
            <Navigation>CD642</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd</Navigation>
            <Navigation>14</Navigation>
            <Navigation>16</Navigation>
            <Navigation>14</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Ignoring use clause - library pmi_work not found ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD642 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd&quot;:28:16:28:16|Ignoring use clause - library pmi_work not found ...</Dynamic>
            <Navigation>CD642</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd</Navigation>
            <Navigation>28</Navigation>
            <Navigation>16</Navigation>
            <Navigation>28</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Ignoring use clause - library pmi_work not found ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD642 :&quot;C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd&quot;:30:16:30:16|Ignoring use clause - library pmi_work not found ...</Dynamic>
            <Navigation>CD642</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>16</Navigation>
            <Navigation>30</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Ignoring use clause - library pmi_work not found ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1337 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v&quot;:125:7:125:17|Net kcntl_in_d0 is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v</Navigation>
            <Navigation>125</Navigation>
            <Navigation>7</Navigation>
            <Navigation>125</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Net kcntl_in_d0 is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1337 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pipe.v&quot;:146:7:146:20|Net TxElecIdle_chx is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pipe.v</Navigation>
            <Navigation>146</Navigation>
            <Navigation>7</Navigation>
            <Navigation>146</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Net TxElecIdle_chx is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1337 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:282:7:282:18|Net ffc_quad_rst is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>282</Navigation>
            <Navigation>7</Navigation>
            <Navigation>282</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Net ffc_quad_rst is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1337 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:302:7:302:10|Net pwdn is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>302</Navigation>
            <Navigation>7</Navigation>
            <Navigation>302</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Net pwdn is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1337 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:987:16:987:23|Net ffs_rlol is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>987</Navigation>
            <Navigation>16</Navigation>
            <Navigation>987</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Net ffs_rlol is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG274 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_subsys.v&quot;:5:0:5:21|Not overridding macro passed from the project (Macro: SBP_SYNTHESIS) - the macro value specified in the project will be used</Dynamic>
            <Navigation>CG274</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_subsys.v</Navigation>
            <Navigation>5</Navigation>
            <Navigation>0</Navigation>
            <Navigation>5</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Not overridding macro passed from the project (Macro: SBP_SYNTHESIS) - the macro value specified in the project will be used</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD645 :&quot;C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd&quot;:13:8:13:15|Ignoring undefined library pmi_work</Dynamic>
            <Navigation>CD645</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd</Navigation>
            <Navigation>13</Navigation>
            <Navigation>8</Navigation>
            <Navigation>13</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Ignoring undefined library pmi_work</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD642 :&quot;C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd&quot;:14:16:14:16|Ignoring use clause - library pmi_work not found ...</Dynamic>
            <Navigation>CD642</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd</Navigation>
            <Navigation>14</Navigation>
            <Navigation>16</Navigation>
            <Navigation>14</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Ignoring use clause - library pmi_work not found ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD645 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd&quot;:26:8:26:15|Ignoring undefined library pmi_work</Dynamic>
            <Navigation>CD645</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd</Navigation>
            <Navigation>26</Navigation>
            <Navigation>8</Navigation>
            <Navigation>26</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Ignoring undefined library pmi_work</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD642 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd&quot;:28:16:28:16|Ignoring use clause - library pmi_work not found ...</Dynamic>
            <Navigation>CD642</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd</Navigation>
            <Navigation>28</Navigation>
            <Navigation>16</Navigation>
            <Navigation>28</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Ignoring use clause - library pmi_work not found ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD645 :&quot;C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd&quot;:27:8:27:15|Ignoring undefined library pmi_work</Dynamic>
            <Navigation>CD645</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd</Navigation>
            <Navigation>27</Navigation>
            <Navigation>8</Navigation>
            <Navigation>27</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Ignoring undefined library pmi_work</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD642 :&quot;C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd&quot;:30:16:30:16|Ignoring use clause - library pmi_work not found ...</Dynamic>
            <Navigation>CD642</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>16</Navigation>
            <Navigation>30</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Ignoring use clause - library pmi_work not found ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD272 :&quot;C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-a_rtl.vhd&quot;:130:6:130:24|Comparison (=) of different length arrays is always false!</Dynamic>
            <Navigation>CD272</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-a_rtl.vhd</Navigation>
            <Navigation>130</Navigation>
            <Navigation>6</Navigation>
            <Navigation>130</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Comparison (=) of different length arrays is always false!</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\project\PCIe_ECP5_MF\soc\units\uart_block\vhdl\uart_block-e.vhd&quot;:49:6:49:17|Map for port o_uart_tx_en of component uart_block not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\uart_block\vhdl\uart_block-e.vhd</Navigation>
            <Navigation>49</Navigation>
            <Navigation>6</Navigation>
            <Navigation>49</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Map for port o_uart_tx_en of component uart_block not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD730 :&quot;C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-a_rtl.vhd&quot;:245:3:245:9|Component declaration has 16 ports but entity declares 17 ports</Dynamic>
            <Navigation>CD730</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-a_rtl.vhd</Navigation>
            <Navigation>245</Navigation>
            <Navigation>3</Navigation>
            <Navigation>245</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Component declaration has 16 ports but entity declares 17 ports</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-a_rtl.vhd&quot;:245:3:245:9|Port o_uart_tx_en of entity work.uart_block is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-a_rtl.vhd</Navigation>
            <Navigation>245</Navigation>
            <Navigation>3</Navigation>
            <Navigation>245</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Port o_uart_tx_en of entity work.uart_block is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD638 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\top\vhdl\tspc_wb_cfi_jxb3-a_rtl.vhd&quot;:96:10:96:27|Signal s_u3_spi_has_pload is undriven. Either assign the signal a value or remove the signal declaration.</Dynamic>
            <Navigation>CD638</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\top\vhdl\tspc_wb_cfi_jxb3-a_rtl.vhd</Navigation>
            <Navigation>96</Navigation>
            <Navigation>10</Navigation>
            <Navigation>96</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Signal s_u3_spi_has_pload is undriven. Either assign the signal a value or remove the signal declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd&quot;:298:9:298:10|Pruning unused register R_DPS_EQ2.s_mem_dat_refresh_3. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd</Navigation>
            <Navigation>298</Navigation>
            <Navigation>9</Navigation>
            <Navigation>298</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Pruning unused register R_DPS_EQ2.s_mem_dat_refresh_3. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Pruning unused register s_dma_rd_pos_7(1 downto 0). Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register s_dma_rd_pos_7(1 downto 0). Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Pruning unused register s_reg_xcount_eq0_3. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register s_reg_xcount_eq0_3. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_wb_adr(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_wb_adr(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_wb_adr(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_wb_adr(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_rsps_1(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_rsps_1(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_rsps_1(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_rsps_1(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_rsps_1(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_rsps_1(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_rsps_1(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_rsps_1(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_rsps_1(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_rsps_1(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_rsps_1(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_rsps_1(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_rsps_1(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_rsps_1(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_rsps_1(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_rsps_1(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_rsps_1(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_rsps_1(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_rsps_1(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_rsps_1(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_rsps_1(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_rsps_1(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_rsps_1(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_rsps_1(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_rsps_1(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_rsps_1(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_rsps_1(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_rsps_1(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_rsps_1(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_rsps_1(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_rsps_1(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_rsps_1(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_buf_count(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_buf_count(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_buf_count(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_buf_count(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_buf_count(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_buf_count(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_buf_count(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_buf_count(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_buf_count(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_buf_count(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_buf_count(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_buf_count(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_buf_count(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_buf_count(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Optimizing register bit s_reg_buf_count(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_reg_buf_count(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Pruning register bits 23 to 8 of s_reg_rsps_1(23 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bits 23 to 8 of s_reg_rsps_1(23 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Pruning register bits 1 to 0 of s_wb_adr(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bits 1 to 0 of s_wb_adr(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Pruning register bits 31 to 28 of s_reg_buf_count(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bits 31 to 28 of s_reg_buf_count(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd&quot;:326:6:326:7|Pruning register bits 15 to 12 of s_reg_buf_count(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd</Navigation>
            <Navigation>326</Navigation>
            <Navigation>6</Navigation>
            <Navigation>326</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bits 15 to 12 of s_reg_buf_count(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd&quot;:197:6:197:7|Pruning unused register s_phase_ssel_sh_5(0). Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd</Navigation>
            <Navigation>197</Navigation>
            <Navigation>6</Navigation>
            <Navigation>197</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register s_phase_ssel_sh_5(0). Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd&quot;:44:6:44:15|Map for port i_ram_wait of component tspc_wb_ebr_ctl not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd</Navigation>
            <Navigation>44</Navigation>
            <Navigation>6</Navigation>
            <Navigation>44</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port i_ram_wait of component tspc_wb_ebr_ctl not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD730 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd&quot;:153:3:153:9|Component declaration has 22 ports but entity declares 23 ports</Dynamic>
            <Navigation>CD730</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd</Navigation>
            <Navigation>153</Navigation>
            <Navigation>3</Navigation>
            <Navigation>153</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Component declaration has 22 ports but entity declares 23 ports</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD434 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd&quot;:71:33:71:40|Signal i_ram_dq in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</Dynamic>
            <Navigation>CD434</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd</Navigation>
            <Navigation>71</Navigation>
            <Navigation>33</Navigation>
            <Navigation>71</Navigation>
            <Navigation>40</Navigation>
            <Navigation>Signal i_ram_dq in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd&quot;:170:6:170:7|Pruning unused register s_prescale_4(0). Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd</Navigation>
            <Navigation>170</Navigation>
            <Navigation>6</Navigation>
            <Navigation>170</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register s_prescale_4(0). Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd&quot;:44:6:44:15|Map for port i_ram_wait of component tspc_wb_ebr_ctl not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd</Navigation>
            <Navigation>44</Navigation>
            <Navigation>6</Navigation>
            <Navigation>44</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port i_ram_wait of component tspc_wb_ebr_ctl not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD434 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd&quot;:71:33:71:40|Signal i_ram_dq in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</Dynamic>
            <Navigation>CD434</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd</Navigation>
            <Navigation>71</Navigation>
            <Navigation>33</Navigation>
            <Navigation>71</Navigation>
            <Navigation>40</Navigation>
            <Navigation>Signal i_ram_dq in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd&quot;:170:6:170:7|Pruning unused register s_prescale_4(0). Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd</Navigation>
            <Navigation>170</Navigation>
            <Navigation>6</Navigation>
            <Navigation>170</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register s_prescale_4(0). Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd&quot;:108:6:108:7|Pruning unused register s_regdma_cmd_sta.cmd.int_ack_3. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd</Navigation>
            <Navigation>108</Navigation>
            <Navigation>6</Navigation>
            <Navigation>108</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register s_regdma_cmd_sta.cmd.int_ack_3. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd&quot;:108:6:108:7|All reachable assignments to s_wb_adr(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd</Navigation>
            <Navigation>108</Navigation>
            <Navigation>6</Navigation>
            <Navigation>108</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_wb_adr(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd&quot;:108:6:108:7|All reachable assignments to s_wb_adr(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd</Navigation>
            <Navigation>108</Navigation>
            <Navigation>6</Navigation>
            <Navigation>108</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_wb_adr(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd&quot;:54:6:54:14|Map for port o_rd_last of component tspc_fifo_sync not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd</Navigation>
            <Navigation>54</Navigation>
            <Navigation>6</Navigation>
            <Navigation>54</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Map for port o_rd_last of component tspc_fifo_sync not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd&quot;:58:6:58:14|Map for port o_wr_last of component tspc_fifo_sync not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd</Navigation>
            <Navigation>58</Navigation>
            <Navigation>6</Navigation>
            <Navigation>58</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Map for port o_wr_last of component tspc_fifo_sync not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD730 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd&quot;:127:3:127:14|Component declaration has 13 ports but entity declares 15 ports</Dynamic>
            <Navigation>CD730</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd</Navigation>
            <Navigation>127</Navigation>
            <Navigation>3</Navigation>
            <Navigation>127</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Component declaration has 13 ports but entity declares 15 ports</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd&quot;:127:3:127:14|Port o_wr_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd</Navigation>
            <Navigation>127</Navigation>
            <Navigation>3</Navigation>
            <Navigation>127</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Port o_wr_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd&quot;:127:3:127:14|Port o_wr_afull of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd</Navigation>
            <Navigation>127</Navigation>
            <Navigation>3</Navigation>
            <Navigation>127</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Port o_wr_afull of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd&quot;:127:3:127:14|Port o_rd_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd</Navigation>
            <Navigation>127</Navigation>
            <Navigation>3</Navigation>
            <Navigation>127</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Port o_rd_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd&quot;:54:6:54:14|Map for port o_rd_last of component tspc_fifo_sync not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd</Navigation>
            <Navigation>54</Navigation>
            <Navigation>6</Navigation>
            <Navigation>54</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Map for port o_rd_last of component tspc_fifo_sync not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd&quot;:58:6:58:14|Map for port o_wr_last of component tspc_fifo_sync not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd</Navigation>
            <Navigation>58</Navigation>
            <Navigation>6</Navigation>
            <Navigation>58</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Map for port o_wr_last of component tspc_fifo_sync not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD730 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd&quot;:152:3:152:14|Component declaration has 13 ports but entity declares 15 ports</Dynamic>
            <Navigation>CD730</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd</Navigation>
            <Navigation>152</Navigation>
            <Navigation>3</Navigation>
            <Navigation>152</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Component declaration has 13 ports but entity declares 15 ports</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd&quot;:152:3:152:14|Port o_wr_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd</Navigation>
            <Navigation>152</Navigation>
            <Navigation>3</Navigation>
            <Navigation>152</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Port o_wr_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd&quot;:152:3:152:14|Port o_wr_afull of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd</Navigation>
            <Navigation>152</Navigation>
            <Navigation>3</Navigation>
            <Navigation>152</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Port o_wr_afull of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd&quot;:152:3:152:14|Port o_rd_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd</Navigation>
            <Navigation>152</Navigation>
            <Navigation>3</Navigation>
            <Navigation>152</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Port o_rd_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd&quot;:54:6:54:14|Map for port o_rd_last of component tspc_fifo_sync not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd</Navigation>
            <Navigation>54</Navigation>
            <Navigation>6</Navigation>
            <Navigation>54</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Map for port o_rd_last of component tspc_fifo_sync not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd&quot;:58:6:58:14|Map for port o_wr_last of component tspc_fifo_sync not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd</Navigation>
            <Navigation>58</Navigation>
            <Navigation>6</Navigation>
            <Navigation>58</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Map for port o_wr_last of component tspc_fifo_sync not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD730 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd&quot;:178:3:178:12|Component declaration has 13 ports but entity declares 15 ports</Dynamic>
            <Navigation>CD730</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd</Navigation>
            <Navigation>178</Navigation>
            <Navigation>3</Navigation>
            <Navigation>178</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Component declaration has 13 ports but entity declares 15 ports</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd&quot;:178:3:178:12|Port o_wr_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd</Navigation>
            <Navigation>178</Navigation>
            <Navigation>3</Navigation>
            <Navigation>178</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Port o_wr_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd&quot;:178:3:178:12|Port o_wr_afull of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd</Navigation>
            <Navigation>178</Navigation>
            <Navigation>3</Navigation>
            <Navigation>178</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Port o_wr_afull of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd&quot;:178:3:178:12|Port o_rd_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd</Navigation>
            <Navigation>178</Navigation>
            <Navigation>3</Navigation>
            <Navigation>178</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Port o_rd_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd&quot;:54:6:54:14|Map for port o_rd_last of component tspc_fifo_sync not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd</Navigation>
            <Navigation>54</Navigation>
            <Navigation>6</Navigation>
            <Navigation>54</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Map for port o_rd_last of component tspc_fifo_sync not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd&quot;:58:6:58:14|Map for port o_wr_last of component tspc_fifo_sync not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd</Navigation>
            <Navigation>58</Navigation>
            <Navigation>6</Navigation>
            <Navigation>58</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Map for port o_wr_last of component tspc_fifo_sync not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD730 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd&quot;:203:3:203:14|Component declaration has 13 ports but entity declares 15 ports</Dynamic>
            <Navigation>CD730</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd</Navigation>
            <Navigation>203</Navigation>
            <Navigation>3</Navigation>
            <Navigation>203</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Component declaration has 13 ports but entity declares 15 ports</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd&quot;:203:3:203:14|Port o_wr_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd</Navigation>
            <Navigation>203</Navigation>
            <Navigation>3</Navigation>
            <Navigation>203</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Port o_wr_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd&quot;:203:3:203:14|Port o_wr_afull of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd</Navigation>
            <Navigation>203</Navigation>
            <Navigation>3</Navigation>
            <Navigation>203</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Port o_wr_afull of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd&quot;:203:3:203:14|Port o_rd_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd</Navigation>
            <Navigation>203</Navigation>
            <Navigation>3</Navigation>
            <Navigation>203</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Port o_rd_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Pruning unused register s_int_period_1(31 downto 0). Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register s_int_period_1(31 downto 0). Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(16) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(16) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(17) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(17) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(18) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(18) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(21) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(21) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(22) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(22) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(23) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(23) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(24) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(24) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(25) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(25) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(26) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(26) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_wbm_bte(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_wbm_bte(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_wbm_bte(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_wbm_bte(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Pruning unused register s_wbm_bte(1 downto 0). Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register s_wbm_bte(1 downto 0). Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Pruning unused register s_int_period_1(31 downto 0). Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register s_int_period_1(31 downto 0). Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(16) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(16) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(17) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(17) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(18) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(18) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(21) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(21) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(22) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(22) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(23) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(23) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(24) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(24) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(25) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(25) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(26) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(26) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|All reachable assignments to s_int_period_load(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>All reachable assignments to s_int_period_load(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_wbm_bte(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_wbm_bte(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_wbm_bte(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_wbm_bte(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Pruning unused register s_wbm_bte(1 downto 0). Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register s_wbm_bte(1 downto 0). Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd&quot;:298:9:298:10|Pruning unused register R_DPS_EQ2.s_mem_dat_refresh_6. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd</Navigation>
            <Navigation>298</Navigation>
            <Navigation>9</Navigation>
            <Navigation>298</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Pruning unused register R_DPS_EQ2.s_mem_dat_refresh_6. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd&quot;:298:9:298:10|Pruning unused register R_DPS_EQ2.s_mem_dat_refresh_9. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd</Navigation>
            <Navigation>298</Navigation>
            <Navigation>9</Navigation>
            <Navigation>298</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Pruning unused register R_DPS_EQ2.s_mem_dat_refresh_9. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD272 :&quot;C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd&quot;:103:7:103:22|Comparison (=) of different length arrays is always false!</Dynamic>
            <Navigation>CD272</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>103</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Comparison (=) of different length arrays is always false!</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd&quot;:309:6:309:7|Pruning register bit 0 of s_rx_shift_reg(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd</Navigation>
            <Navigation>309</Navigation>
            <Navigation>6</Navigation>
            <Navigation>309</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bit 0 of s_rx_shift_reg(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd&quot;:296:6:296:7|Pruning unused register s_rx_timer_int_1. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd</Navigation>
            <Navigation>296</Navigation>
            <Navigation>6</Navigation>
            <Navigation>296</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register s_rx_timer_int_1. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd&quot;:285:6:285:7|Pruning unused bits 5 to 4 of s_reg_fcr_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd</Navigation>
            <Navigation>285</Navigation>
            <Navigation>6</Navigation>
            <Navigation>285</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused bits 5 to 4 of s_reg_fcr_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd&quot;:285:6:285:7|Pruning unused bits 7 to 4 of s_reg_ier_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd</Navigation>
            <Navigation>285</Navigation>
            <Navigation>6</Navigation>
            <Navigation>285</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused bits 7 to 4 of s_reg_ier_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd&quot;:285:6:285:7|Pruning unused bits 7 to 5 of s_reg_mcr_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd</Navigation>
            <Navigation>285</Navigation>
            <Navigation>6</Navigation>
            <Navigation>285</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused bits 7 to 5 of s_reg_mcr_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd&quot;:170:6:170:7|Pruning unused bits 4 to 3 of s_wb_addr_in_3(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd</Navigation>
            <Navigation>170</Navigation>
            <Navigation>6</Navigation>
            <Navigation>170</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused bits 4 to 3 of s_wb_addr_in_3(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd&quot;:170:6:170:7|Pruning unused bits 1 to 0 of s_wb_addr_in_3(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd</Navigation>
            <Navigation>170</Navigation>
            <Navigation>6</Navigation>
            <Navigation>170</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused bits 1 to 0 of s_wb_addr_in_3(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD272 :&quot;C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd&quot;:85:6:85:24|Comparison (=) of different length arrays is always false!</Dynamic>
            <Navigation>CD272</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd</Navigation>
            <Navigation>85</Navigation>
            <Navigation>6</Navigation>
            <Navigation>85</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Comparison (=) of different length arrays is always false!</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL240 :&quot;C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-e.vhd&quot;:50:6:50:14|Signal o_uart_tx is floating; a simulation mismatch is possible.</Dynamic>
            <Navigation>CL240</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-e.vhd</Navigation>
            <Navigation>50</Navigation>
            <Navigation>6</Navigation>
            <Navigation>50</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Signal o_uart_tx is floating; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL240 :&quot;C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-e.vhd&quot;:49:6:49:15|Signal o_uart_rts is floating; a simulation mismatch is possible.</Dynamic>
            <Navigation>CL240</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-e.vhd</Navigation>
            <Navigation>49</Navigation>
            <Navigation>6</Navigation>
            <Navigation>49</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Signal o_uart_rts is floating; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL240 :&quot;C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-e.vhd&quot;:41:6:41:15|Signal o_gpio_led is floating; a simulation mismatch is possible.</Dynamic>
            <Navigation>CL240</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-e.vhd</Navigation>
            <Navigation>41</Navigation>
            <Navigation>6</Navigation>
            <Navigation>41</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Signal o_gpio_led is floating; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\project\PCIe_ECP5_MF\soc\units\adr_decode\vhdl\adr_decode-e.vhd&quot;:7:6:7:18|Input port bits 5 to 1 of i_dec_bar_hit(5 downto 0) are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\adr_decode\vhdl\adr_decode-e.vhd</Navigation>
            <Navigation>7</Navigation>
            <Navigation>6</Navigation>
            <Navigation>7</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Input port bits 5 to 1 of i_dec_bar_hit(5 downto 0) are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd&quot;:170:6:170:7|Pruning register bits 31 to 8 of s_wb_rdat_out(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd</Navigation>
            <Navigation>170</Navigation>
            <Navigation>6</Navigation>
            <Navigation>170</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bits 31 to 8 of s_wb_rdat_out(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-e.vhd&quot;:56:6:56:13|Input port bits 7 to 3 of i_wb_adr(7 downto 0) are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-e.vhd</Navigation>
            <Navigation>56</Navigation>
            <Navigation>6</Navigation>
            <Navigation>56</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Input port bits 7 to 3 of i_wb_adr(7 downto 0) are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-e.vhd&quot;:56:6:56:13|Input port bits 1 to 0 of i_wb_adr(7 downto 0) are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-e.vhd</Navigation>
            <Navigation>56</Navigation>
            <Navigation>6</Navigation>
            <Navigation>56</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Input port bits 1 to 0 of i_wb_adr(7 downto 0) are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_int_period_count(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_int_period_count(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Pruning register bit 31 of s_int_period_count(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bit 31 of s_int_period_count(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_int_period_count(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_int_period_count(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Pruning register bit 30 of s_int_period_count(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bit 30 of s_int_period_count(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_int_period_count(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_int_period_count(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Pruning register bit 29 of s_int_period_count(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bit 29 of s_int_period_count(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_int_period_count(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_int_period_count(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Pruning register bit 28 of s_int_period_count(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bit 28 of s_int_period_count(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_int_period_count(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_int_period_count(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Pruning register bit 31 of s_int_period_count(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bit 31 of s_int_period_count(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_int_period_count(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_int_period_count(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Pruning register bit 30 of s_int_period_count(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bit 30 of s_int_period_count(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_int_period_count(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_int_period_count(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Pruning register bit 29 of s_int_period_count(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bit 29 of s_int_period_count(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_seq_last to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_seq_last to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_xfer_count(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_xfer_count(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_wr to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_wr to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_seq_done_ev to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_seq_done_ev to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_int_xfer_ev to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_int_xfer_ev to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_slv_run to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_slv_run to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Optimizing register bit s_int_period_count(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit s_int_period_count(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Pruning register bit 28 of s_int_period_count(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bit 28 of s_int_period_count(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Pruning unused register s_dma_xfer_int_done. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register s_dma_xfer_int_done. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Pruning unused register s_slv_run. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register s_slv_run. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Pruning unused register s_slv_xfer_count(23 downto 0). Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register s_slv_xfer_count(23 downto 0). Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Pruning unused register s_slv_seq_last. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register s_slv_seq_last. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Pruning unused register s_slv_wr. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register s_slv_wr. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Pruning unused register s_int_xfer_ev. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register s_int_xfer_ev. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Pruning unused register s_seq_done_ev. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register s_seq_done_ev. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL247 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-e.vhd&quot;:33:6:33:14|Input port bit 2 of i_dma_sta(4 downto 0) is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-e.vhd</Navigation>
            <Navigation>33</Navigation>
            <Navigation>6</Navigation>
            <Navigation>33</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Input port bit 2 of i_dma_sta(4 downto 0) is unused </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-e.vhd&quot;:34:6:34:19|Input port bits 31 to 23 of i_dma_xfer_pos(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-e.vhd</Navigation>
            <Navigation>34</Navigation>
            <Navigation>6</Navigation>
            <Navigation>34</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Input port bits 31 to 23 of i_dma_xfer_pos(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-e.vhd&quot;:35:6:35:13|Input port bits 15 to 8 of i_wb_adr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-e.vhd</Navigation>
            <Navigation>35</Navigation>
            <Navigation>6</Navigation>
            <Navigation>35</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Input port bits 15 to 8 of i_wb_adr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-e.vhd&quot;:35:6:35:13|Input port bits 1 to 0 of i_wb_adr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-e.vhd</Navigation>
            <Navigation>35</Navigation>
            <Navigation>6</Navigation>
            <Navigation>35</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Input port bits 1 to 0 of i_wb_adr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd&quot;:45:6:45:13|Input port bits 31 to 16 of i_wb_adr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd</Navigation>
            <Navigation>45</Navigation>
            <Navigation>6</Navigation>
            <Navigation>45</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Input port bits 31 to 16 of i_wb_adr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd&quot;:45:6:45:13|Input port bits 1 to 0 of i_wb_adr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd</Navigation>
            <Navigation>45</Navigation>
            <Navigation>6</Navigation>
            <Navigation>45</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Input port bits 1 to 0 of i_wb_adr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd&quot;:45:6:45:13|Input port bits 15 to 14 of i_wb_adr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd</Navigation>
            <Navigation>45</Navigation>
            <Navigation>6</Navigation>
            <Navigation>45</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Input port bits 15 to 14 of i_wb_adr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd&quot;:45:6:45:13|Input port bits 1 to 0 of i_wb_adr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd</Navigation>
            <Navigation>45</Navigation>
            <Navigation>6</Navigation>
            <Navigation>45</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Input port bits 1 to 0 of i_wb_adr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-e.vhd&quot;:53:6:53:13|Input port bits 1 to 0 of i_wb_adr(11 downto 0) are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-e.vhd</Navigation>
            <Navigation>53</Navigation>
            <Navigation>6</Navigation>
            <Navigation>53</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Input port bits 1 to 0 of i_wb_adr(11 downto 0) are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Pruning register bit 2 of s_phase_count(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bit 2 of s_phase_count(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-e.vhd&quot;:39:6:39:14|Input port bits 9 to 8 of i_buf_din(9 downto 0) are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-e.vhd</Navigation>
            <Navigation>39</Navigation>
            <Navigation>6</Navigation>
            <Navigation>39</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Input port bits 9 to 8 of i_buf_din(9 downto 0) are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1337 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v&quot;:125:7:125:17|Net kcntl_in_d0 is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v</Navigation>
            <Navigation>125</Navigation>
            <Navigation>7</Navigation>
            <Navigation>125</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Net kcntl_in_d0 is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1337 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pipe.v&quot;:146:7:146:20|Net TxElecIdle_chx is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pipe.v</Navigation>
            <Navigation>146</Navigation>
            <Navigation>7</Navigation>
            <Navigation>146</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Net TxElecIdle_chx is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1337 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:282:7:282:18|Net ffc_quad_rst is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>282</Navigation>
            <Navigation>7</Navigation>
            <Navigation>282</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Net ffc_quad_rst is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1337 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:302:7:302:10|Net pwdn is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>302</Navigation>
            <Navigation>7</Navigation>
            <Navigation>302</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Net pwdn is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1337 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:987:16:987:23|Net ffs_rlol is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>987</Navigation>
            <Navigation>16</Navigation>
            <Navigation>987</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Net ffs_rlol is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG274 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_subsys.v&quot;:5:0:5:21|Not overridding macro passed from the project (Macro: SBP_SYNTHESIS) - the macro value specified in the project will be used</Dynamic>
            <Navigation>CG274</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_subsys.v</Navigation>
            <Navigation>5</Navigation>
            <Navigation>0</Navigation>
            <Navigation>5</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Not overridding macro passed from the project (Macro: SBP_SYNTHESIS) - the macro value specified in the project will be used</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG146 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\pcie_mfx1_top_bb.v&quot;:1:7:1:19|Creating black box for empty module pcie_mfx1_top</Dynamic>
            <Navigation>CG146</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\pcie_mfx1_top_bb.v</Navigation>
            <Navigation>1</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Creating black box for empty module pcie_mfx1_top</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v&quot;:176:0:176:5|Pruning unused register fifo_partial_empty_d1. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v</Navigation>
            <Navigation>176</Navigation>
            <Navigation>0</Navigation>
            <Navigation>176</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register fifo_partial_empty_d1. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v&quot;:176:0:176:5|Pruning unused register fifo_partial_empty_d2. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v</Navigation>
            <Navigation>176</Navigation>
            <Navigation>0</Navigation>
            <Navigation>176</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register fifo_partial_empty_d2. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pipe.v&quot;:74:26:74:26|Object i is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pipe.v</Navigation>
            <Navigation>74</Navigation>
            <Navigation>26</Navigation>
            <Navigation>74</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Object i is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pipe.v&quot;:74:29:74:29|Object m is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pipe.v</Navigation>
            <Navigation>74</Navigation>
            <Navigation>29</Navigation>
            <Navigation>74</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Object m is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:299:33:299:39|Object rxp_cnt is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>299</Navigation>
            <Navigation>33</Navigation>
            <Navigation>299</Navigation>
            <Navigation>39</Navigation>
            <Navigation>Object rxp_cnt is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:300:33:300:39|Object rxp_rst is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>300</Navigation>
            <Navigation>33</Navigation>
            <Navigation>300</Navigation>
            <Navigation>39</Navigation>
            <Navigation>Object rxp_rst is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:301:33:301:42|Removing wire rxp_cnt_tc, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>301</Navigation>
            <Navigation>33</Navigation>
            <Navigation>301</Navigation>
            <Navigation>42</Navigation>
            <Navigation>Removing wire rxp_cnt_tc, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:207:33:207:48|*Output rdo_rx_pcs_rst_c has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>207</Navigation>
            <Navigation>33</Navigation>
            <Navigation>207</Navigation>
            <Navigation>48</Navigation>
            <Navigation>*Output rdo_rx_pcs_rst_c has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:611:3:611:8|Pruning unused register genblk2.rlolsz_cnt[17:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>611</Navigation>
            <Navigation>3</Navigation>
            <Navigation>611</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Pruning unused register genblk2.rlolsz_cnt[17:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:544:3:544:8|Pruning unused register genblk2.rlols_db. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>544</Navigation>
            <Navigation>3</Navigation>
            <Navigation>544</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Pruning unused register genblk2.rlols_db. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:535:3:535:8|Pruning unused register genblk2.rdb_cnt[3:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>535</Navigation>
            <Navigation>3</Navigation>
            <Navigation>535</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Pruning unused register genblk2.rdb_cnt[3:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 0 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 0 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 1 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 1 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 2 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 2 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 4 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 4 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 5 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 5 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 7 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 7 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 9 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 9 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 10 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 10 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 11 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 11 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 12 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 12 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 13 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 13 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 14 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 14 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 15 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 15 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 1 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 1 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 2 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 2 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 3 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 3 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 6 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 6 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 7 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 7 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 8 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 8 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 9 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 9 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 10 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 10 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 11 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 11 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 12 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 12 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 13 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 13 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 14 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 14 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 15 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 15 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 0 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 0 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 1 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 1 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 2 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 2 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 3 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 3 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 4 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 4 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 5 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 5 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 6 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 6 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 7 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 7 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 8 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 8 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 9 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 9 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 10 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 10 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 11 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 11 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 12 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 12 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 13 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 13 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 14 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 14 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 16 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 16 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 18 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 18 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 19 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 19 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 20 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 20 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|All reachable assignments to bit 21 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 21 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS263 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs.v&quot;:470:50:470:56|Port-width mismatch for port sli_cpri_mode. The port definition is 1 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs.v</Navigation>
            <Navigation>470</Navigation>
            <Navigation>50</Navigation>
            <Navigation>470</Navigation>
            <Navigation>56</Navigation>
            <Navigation>Port-width mismatch for port sli_cpri_mode. The port definition is 1 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:80:14:80:17|Removing wire cout, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>80</Navigation>
            <Navigation>14</Navigation>
            <Navigation>80</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing wire cout, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:81:14:81:25|Removing wire ffs_rlol_ch1, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>81</Navigation>
            <Navigation>14</Navigation>
            <Navigation>81</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Removing wire ffs_rlol_ch1, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:82:14:82:25|Removing wire ffs_rlol_ch2, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>82</Navigation>
            <Navigation>14</Navigation>
            <Navigation>82</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Removing wire ffs_rlol_ch2, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:83:14:83:25|Removing wire ffs_rlol_ch3, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>83</Navigation>
            <Navigation>14</Navigation>
            <Navigation>83</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Removing wire ffs_rlol_ch3, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:99:14:99:26|Removing wire ff_tx_f_clk_1, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>99</Navigation>
            <Navigation>14</Navigation>
            <Navigation>99</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Removing wire ff_tx_f_clk_1, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:100:14:100:26|Removing wire ff_tx_f_clk_2, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>14</Navigation>
            <Navigation>100</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Removing wire ff_tx_f_clk_2, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:101:14:101:26|Removing wire ff_tx_f_clk_3, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>101</Navigation>
            <Navigation>14</Navigation>
            <Navigation>101</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Removing wire ff_tx_f_clk_3, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:103:14:103:26|Removing wire ff_tx_h_clk_1, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>103</Navigation>
            <Navigation>14</Navigation>
            <Navigation>103</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Removing wire ff_tx_h_clk_1, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:104:14:104:26|Removing wire ff_tx_h_clk_2, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>104</Navigation>
            <Navigation>14</Navigation>
            <Navigation>104</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Removing wire ff_tx_h_clk_2, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:105:14:105:26|Removing wire ff_tx_h_clk_3, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>105</Navigation>
            <Navigation>14</Navigation>
            <Navigation>105</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Removing wire ff_tx_h_clk_3, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:149:30:149:40|Removing wire ffc_pwdnb_1, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>149</Navigation>
            <Navigation>30</Navigation>
            <Navigation>149</Navigation>
            <Navigation>40</Navigation>
            <Navigation>Removing wire ffc_pwdnb_1, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:150:30:150:40|Removing wire ffc_pwdnb_2, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>150</Navigation>
            <Navigation>30</Navigation>
            <Navigation>150</Navigation>
            <Navigation>40</Navigation>
            <Navigation>Removing wire ffc_pwdnb_2, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:151:30:151:40|Removing wire ffc_pwdnb_3, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>30</Navigation>
            <Navigation>151</Navigation>
            <Navigation>40</Navigation>
            <Navigation>Removing wire ffc_pwdnb_3, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:154:27:154:36|Removing wire ffc_rrst_1, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>154</Navigation>
            <Navigation>27</Navigation>
            <Navigation>154</Navigation>
            <Navigation>36</Navigation>
            <Navigation>Removing wire ffc_rrst_1, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:155:27:155:36|Removing wire ffc_rrst_2, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>155</Navigation>
            <Navigation>27</Navigation>
            <Navigation>155</Navigation>
            <Navigation>36</Navigation>
            <Navigation>Removing wire ffc_rrst_2, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:156:27:156:36|Removing wire ffc_rrst_3, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>156</Navigation>
            <Navigation>27</Navigation>
            <Navigation>156</Navigation>
            <Navigation>36</Navigation>
            <Navigation>Removing wire ffc_rrst_3, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:205:30:205:43|Removing wire enable_det_all, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>30</Navigation>
            <Navigation>205</Navigation>
            <Navigation>43</Navigation>
            <Navigation>Removing wire enable_det_all, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:261:30:261:45|Removing wire RxElecIdle_ch1_8, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>261</Navigation>
            <Navigation>30</Navigation>
            <Navigation>261</Navigation>
            <Navigation>45</Navigation>
            <Navigation>Removing wire RxElecIdle_ch1_8, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:262:30:262:45|Removing wire RxElecIdle_ch2_8, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>262</Navigation>
            <Navigation>30</Navigation>
            <Navigation>262</Navigation>
            <Navigation>45</Navigation>
            <Navigation>Removing wire RxElecIdle_ch2_8, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:263:30:263:45|Removing wire RxElecIdle_ch3_8, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>263</Navigation>
            <Navigation>30</Navigation>
            <Navigation>263</Navigation>
            <Navigation>45</Navigation>
            <Navigation>Removing wire RxElecIdle_ch3_8, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:266:5:266:16|Removing wire ff_rx_fclk_1, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>266</Navigation>
            <Navigation>5</Navigation>
            <Navigation>266</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing wire ff_rx_fclk_1, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:267:5:267:16|Removing wire ff_rx_fclk_2, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>267</Navigation>
            <Navigation>5</Navigation>
            <Navigation>267</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing wire ff_rx_fclk_2, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:268:5:268:16|Removing wire ff_rx_fclk_3, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>268</Navigation>
            <Navigation>5</Navigation>
            <Navigation>268</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing wire ff_rx_fclk_3, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:270:5:270:12|Removing wire quad_rst, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>270</Navigation>
            <Navigation>5</Navigation>
            <Navigation>270</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing wire quad_rst, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:271:5:271:15|Removing wire lane_tx_rst, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>271</Navigation>
            <Navigation>5</Navigation>
            <Navigation>271</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Removing wire lane_tx_rst, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:272:14:272:24|Removing wire lane_rx_rst, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>272</Navigation>
            <Navigation>14</Navigation>
            <Navigation>272</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Removing wire lane_rx_rst, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:273:5:273:13|Removing wire lane_rrst, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>273</Navigation>
            <Navigation>5</Navigation>
            <Navigation>273</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing wire lane_rrst, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:797:0:797:5|Pruning unused register ffc_pcie_det_en_1. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>797</Navigation>
            <Navigation>0</Navigation>
            <Navigation>797</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register ffc_pcie_det_en_1. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:797:0:797:5|Pruning unused register ffc_pcie_det_en_2. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>797</Navigation>
            <Navigation>0</Navigation>
            <Navigation>797</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register ffc_pcie_det_en_2. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:797:0:797:5|Pruning unused register ffc_pcie_det_en_3. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>797</Navigation>
            <Navigation>0</Navigation>
            <Navigation>797</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register ffc_pcie_det_en_3. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:797:0:797:5|Pruning unused register done_1_reg. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>797</Navigation>
            <Navigation>0</Navigation>
            <Navigation>797</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register done_1_reg. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:797:0:797:5|Pruning unused register done_1_d0. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>797</Navigation>
            <Navigation>0</Navigation>
            <Navigation>797</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register done_1_d0. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:797:0:797:5|Pruning unused register done_1_d1. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>797</Navigation>
            <Navigation>0</Navigation>
            <Navigation>797</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register done_1_d1. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:797:0:797:5|Pruning unused register done_2_reg. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>797</Navigation>
            <Navigation>0</Navigation>
            <Navigation>797</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register done_2_reg. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:797:0:797:5|Pruning unused register done_2_d0. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>797</Navigation>
            <Navigation>0</Navigation>
            <Navigation>797</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register done_2_d0. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:797:0:797:5|Pruning unused register done_2_d1. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>797</Navigation>
            <Navigation>0</Navigation>
            <Navigation>797</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register done_2_d1. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:797:0:797:5|Pruning unused register done_3_reg. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>797</Navigation>
            <Navigation>0</Navigation>
            <Navigation>797</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register done_3_reg. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:797:0:797:5|Pruning unused register done_3_d0. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>797</Navigation>
            <Navigation>0</Navigation>
            <Navigation>797</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register done_3_d0. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:797:0:797:5|Pruning unused register done_3_d1. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>797</Navigation>
            <Navigation>0</Navigation>
            <Navigation>797</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register done_3_d1. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:797:0:797:5|Pruning unused register det_result[3:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>797</Navigation>
            <Navigation>0</Navigation>
            <Navigation>797</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register det_result[3:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:771:0:771:5|Pruning unused register enable_det_ch1. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>771</Navigation>
            <Navigation>0</Navigation>
            <Navigation>771</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register enable_det_ch1. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:771:0:771:5|Pruning unused register enable_det_ch2. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>771</Navigation>
            <Navigation>0</Navigation>
            <Navigation>771</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register enable_det_ch2. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:771:0:771:5|Pruning unused register enable_det_ch3. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>771</Navigation>
            <Navigation>0</Navigation>
            <Navigation>771</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register enable_det_ch3. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:608:0:608:5|Pruning unused register rlol_sync[3:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>608</Navigation>
            <Navigation>0</Navigation>
            <Navigation>608</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register rlol_sync[3:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:608:0:608:5|Pruning unused register rx_elec[3:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>608</Navigation>
            <Navigation>0</Navigation>
            <Navigation>608</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register rx_elec[3:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:608:0:608:5|Pruning unused register rlol_fclk[3:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>608</Navigation>
            <Navigation>0</Navigation>
            <Navigation>608</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register rlol_fclk[3:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:608:0:608:5|Pruning unused register rlol_rst_ch[3:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>608</Navigation>
            <Navigation>0</Navigation>
            <Navigation>608</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register rlol_rst_ch[3:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:323:0:323:5|Pruning unused register lol_all_d0. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>323</Navigation>
            <Navigation>0</Navigation>
            <Navigation>323</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register lol_all_d0. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:323:0:323:5|Pruning unused register lol_all_d1. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>323</Navigation>
            <Navigation>0</Navigation>
            <Navigation>323</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register lol_all_d1. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:323:0:323:5|Pruning unused register lol_all_d2. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>323</Navigation>
            <Navigation>0</Navigation>
            <Navigation>323</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register lol_all_d2. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:323:0:323:5|Pruning unused register lol_all_d3. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>323</Navigation>
            <Navigation>0</Navigation>
            <Navigation>323</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register lol_all_d3. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:323:0:323:5|Pruning unused register lol_all_d4. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>323</Navigation>
            <Navigation>0</Navigation>
            <Navigation>323</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register lol_all_d4. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:323:0:323:5|Pruning unused register lol_all_d5. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>323</Navigation>
            <Navigation>0</Navigation>
            <Navigation>323</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register lol_all_d5. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:323:0:323:5|Pruning unused register lol_all_d6. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>323</Navigation>
            <Navigation>0</Navigation>
            <Navigation>323</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register lol_all_d6. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:323:0:323:5|Pruning unused register lol_all_d7. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>323</Navigation>
            <Navigation>0</Navigation>
            <Navigation>323</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register lol_all_d7. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:323:0:323:5|Pruning unused register sync_rst. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>323</Navigation>
            <Navigation>0</Navigation>
            <Navigation>323</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register sync_rst. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|All reachable assignments to bit 1 of RxLOL_sync[3:0] assign 1, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 1 of RxLOL_sync[3:0] assign 1, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|All reachable assignments to bit 2 of RxLOL_sync[3:0] assign 1, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 2 of RxLOL_sync[3:0] assign 1, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|All reachable assignments to bit 3 of RxLOL_sync[3:0] assign 1, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 3 of RxLOL_sync[3:0] assign 1, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|All reachable assignments to bit 1 of RxLOL[3:0] assign 1, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 1 of RxLOL[3:0] assign 1, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|All reachable assignments to bit 2 of RxLOL[3:0] assign 1, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 2 of RxLOL[3:0] assign 1, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|All reachable assignments to bit 3 of RxLOL[3:0] assign 1, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 3 of RxLOL[3:0] assign 1, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|All reachable assignments to bit 1 of RxEI_sync[3:0] assign 1, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 1 of RxEI_sync[3:0] assign 1, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|All reachable assignments to bit 2 of RxEI_sync[3:0] assign 1, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 2 of RxEI_sync[3:0] assign 1, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|All reachable assignments to bit 3 of RxEI_sync[3:0] assign 1, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 3 of RxEI_sync[3:0] assign 1, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|All reachable assignments to bit 1 of RxEI[3:0] assign 1, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 1 of RxEI[3:0] assign 1, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|All reachable assignments to bit 2 of RxEI[3:0] assign 1, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 2 of RxEI[3:0] assign 1, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|All reachable assignments to bit 3 of RxEI[3:0] assign 1, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 3 of RxEI[3:0] assign 1, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|All reachable assignments to bit 1 of EI_low_pulse[3:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 1 of EI_low_pulse[3:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|All reachable assignments to bit 2 of EI_low_pulse[3:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 2 of EI_low_pulse[3:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|All reachable assignments to bit 3 of EI_low_pulse[3:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 3 of EI_low_pulse[3:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|All reachable assignments to bit 1 of EI_low[3:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 1 of EI_low[3:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|All reachable assignments to bit 2 of EI_low[3:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 2 of EI_low[3:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|All reachable assignments to bit 3 of EI_low[3:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 3 of EI_low[3:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|Optimizing register bit RxLOL_del[1] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit RxLOL_del[1] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|Optimizing register bit RxLOL_del[2] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit RxLOL_del[2] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|Optimizing register bit RxLOL_del[3] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit RxLOL_del[3] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|Pruning register bits 3 to 1 of RxLOL_del[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bits 3 to 1 of RxLOL_del[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG146 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_x1_top_core_bb.v&quot;:1:7:1:22|Creating black box for empty module pcie_x1_top_core</Dynamic>
            <Navigation>CG146</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_x1_top_core_bb.v</Navigation>
            <Navigation>1</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Creating black box for empty module pcie_x1_top_core</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|Pruning register bits 3 to 2 of RxLOL_posedge[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bits 3 to 2 of RxLOL_posedge[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|Pruning register bits 3 to 2 of RxEI_masked_sync[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bits 3 to 2 of RxEI_masked_sync[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|Pruning unused register EI_low_pulse[0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register EI_low_pulse[0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|Pruning register bit 1 of RxLOL_posedge[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 1 of RxLOL_posedge[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|Pruning register bits 2 to 1 of RxEI_masked[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bits 2 to 1 of RxEI_masked[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|Pruning unused register start_count_del. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register start_count_del. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|*Input un1_RxElecIdle_ch0_8[1:0] to expression [dffs] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>*Input un1_RxElecIdle_ch0_8[1:0] to expression [dffs] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|Pruning register bit 17 of genblk3.rcount_tc[17:16]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 17 of genblk3.rcount_tc[17:16]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|Pruning register bits 8 to 7 of genblk3.rdiff_comp_unlock[8:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bits 8 to 7 of genblk3.rdiff_comp_unlock[8:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|Pruning register bits 5 to 4 of genblk3.rdiff_comp_lock[5:3]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bits 5 to 4 of genblk3.rdiff_comp_lock[5:3]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|Pruning unused register genblk3.rdiff_comp_unlock[6]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register genblk3.rdiff_comp_unlock[6]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1112:0:1112:5|Pruning unused register genblk3.rcount_tc[16]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register genblk3.rcount_tc[16]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:414:3:414:8|Optimizing register bit genblk1.txp_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>414</Navigation>
            <Navigation>3</Navigation>
            <Navigation>414</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Optimizing register bit genblk1.txp_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:375:3:375:8|Optimizing register bit genblk1.txs_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>375</Navigation>
            <Navigation>3</Navigation>
            <Navigation>375</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Optimizing register bit genblk1.txs_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:561:3:561:8|Optimizing register bit genblk2.rxs_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>561</Navigation>
            <Navigation>3</Navigation>
            <Navigation>561</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Optimizing register bit genblk2.rxs_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:561:3:561:8|Pruning register bit 2 of genblk2.rxs_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>561</Navigation>
            <Navigation>3</Navigation>
            <Navigation>561</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Pruning register bit 2 of genblk2.rxs_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:375:3:375:8|Pruning register bit 2 of genblk1.txs_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>375</Navigation>
            <Navigation>3</Navigation>
            <Navigation>375</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Pruning register bit 2 of genblk1.txs_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:414:3:414:8|Pruning register bit 2 of genblk1.txp_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>414</Navigation>
            <Navigation>3</Navigation>
            <Navigation>414</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Pruning register bit 2 of genblk1.txp_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:188:33:188:48|Input port bits 3 to 1 of rui_tx_pcs_rst_c[3:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>188</Navigation>
            <Navigation>33</Navigation>
            <Navigation>188</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Input port bits 3 to 1 of rui_tx_pcs_rst_c[3:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:192:33:192:51|Input port bits 3 to 1 of rui_rx_serdes_rst_c[3:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>192</Navigation>
            <Navigation>33</Navigation>
            <Navigation>192</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Input port bits 3 to 1 of rui_rx_serdes_rst_c[3:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:193:33:193:48|Input port bits 3 to 1 of rui_rx_pcs_rst_c[3:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>193</Navigation>
            <Navigation>33</Navigation>
            <Navigation>193</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Input port bits 3 to 1 of rui_rx_pcs_rst_c[3:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:194:33:194:48|Input port bits 3 to 1 of rdi_rx_los_low_s[3:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>194</Navigation>
            <Navigation>33</Navigation>
            <Navigation>194</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Input port bits 3 to 1 of rdi_rx_los_low_s[3:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:195:33:195:48|Input port bits 3 to 1 of rdi_rx_cdr_lol_s[3:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>195</Navigation>
            <Navigation>33</Navigation>
            <Navigation>195</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Input port bits 3 to 1 of rdi_rx_cdr_lol_s[3:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD645 :&quot;C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd&quot;:13:8:13:15|Ignoring undefined library pmi_work</Dynamic>
            <Navigation>CD645</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd</Navigation>
            <Navigation>13</Navigation>
            <Navigation>8</Navigation>
            <Navigation>13</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Ignoring undefined library pmi_work</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD642 :&quot;C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd&quot;:14:16:14:16|Ignoring use clause - library pmi_work not found ...</Dynamic>
            <Navigation>CD642</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd</Navigation>
            <Navigation>14</Navigation>
            <Navigation>16</Navigation>
            <Navigation>14</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Ignoring use clause - library pmi_work not found ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD645 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd&quot;:26:8:26:15|Ignoring undefined library pmi_work</Dynamic>
            <Navigation>CD645</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd</Navigation>
            <Navigation>26</Navigation>
            <Navigation>8</Navigation>
            <Navigation>26</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Ignoring undefined library pmi_work</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD642 :&quot;C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd&quot;:28:16:28:16|Ignoring use clause - library pmi_work not found ...</Dynamic>
            <Navigation>CD642</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd</Navigation>
            <Navigation>28</Navigation>
            <Navigation>16</Navigation>
            <Navigation>28</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Ignoring use clause - library pmi_work not found ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD645 :&quot;C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd&quot;:27:8:27:15|Ignoring undefined library pmi_work</Dynamic>
            <Navigation>CD645</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd</Navigation>
            <Navigation>27</Navigation>
            <Navigation>8</Navigation>
            <Navigation>27</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Ignoring undefined library pmi_work</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD642 :&quot;C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd&quot;:30:16:30:16|Ignoring use clause - library pmi_work not found ...</Dynamic>
            <Navigation>CD642</Navigation>
            <Navigation>C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>16</Navigation>
            <Navigation>30</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Ignoring use clause - library pmi_work not found ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>Z198 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd&quot;:131:9:131:13|Unbound component pmi_ram_dp_work_versa_ecp5_rtl_5 of instance LAT_EQ1\.U1_BMRAM\.U_RAM</Dynamic>
            <Navigation>Z198</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd</Navigation>
            <Navigation>131</Navigation>
            <Navigation>9</Navigation>
            <Navigation>131</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Unbound component pmi_ram_dp_work_versa_ecp5_rtl_5 of instance LAT_EQ1\.U1_BMRAM\.U_RAM </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>Z198 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd&quot;:131:9:131:13|Unbound component pmi_ram_dp_work_versa_ecp5_rtl_4 of instance LAT_EQ1\.U1_BMRAM\.U_RAM</Dynamic>
            <Navigation>Z198</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd</Navigation>
            <Navigation>131</Navigation>
            <Navigation>9</Navigation>
            <Navigation>131</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Unbound component pmi_ram_dp_work_versa_ecp5_rtl_4 of instance LAT_EQ1\.U1_BMRAM\.U_RAM </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>Z198 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd&quot;:189:9:189:13|Unbound component pmi_ram_dp_work_versa_ecp5_rtl_3 of instance LAT_EQ2\.U1_BMRAM\.U_RAM</Dynamic>
            <Navigation>Z198</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd</Navigation>
            <Navigation>189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>189</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Unbound component pmi_ram_dp_work_versa_ecp5_rtl_3 of instance LAT_EQ2\.U1_BMRAM\.U_RAM </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>Z198 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd&quot;:189:9:189:13|Unbound component pmi_ram_dp_work_versa_ecp5_rtl_2 of instance LAT_EQ2\.U1_BMRAM\.U_RAM</Dynamic>
            <Navigation>Z198</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd</Navigation>
            <Navigation>189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>189</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Unbound component pmi_ram_dp_work_versa_ecp5_rtl_2 of instance LAT_EQ2\.U1_BMRAM\.U_RAM </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>Z198 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd&quot;:189:9:189:13|Unbound component pmi_ram_dp_work_versa_ecp5_rtl_1 of instance LAT_EQ2\.U1_BMRAM\.U_RAM</Dynamic>
            <Navigation>Z198</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd</Navigation>
            <Navigation>189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>189</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Unbound component pmi_ram_dp_work_versa_ecp5_rtl_1 of instance LAT_EQ2\.U1_BMRAM\.U_RAM </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>Z198 :&quot;c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd&quot;:186:3:186:8|Unbound component pmi_ram_dp_true_be_work_versa_ecp5_rtl_1 of instance U2_MEM</Dynamic>
            <Navigation>Z198</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd</Navigation>
            <Navigation>186</Navigation>
            <Navigation>3</Navigation>
            <Navigation>186</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Unbound component pmi_ram_dp_true_be_work_versa_ecp5_rtl_1 of instance U2_MEM </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>Z198 :&quot;c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd&quot;:186:3:186:8|Unbound component pmi_ram_dp_true_be_work_versa_ecp5_rtl_0 of instance U2_MEM</Dynamic>
            <Navigation>Z198</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd</Navigation>
            <Navigation>186</Navigation>
            <Navigation>3</Navigation>
            <Navigation>186</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Unbound component pmi_ram_dp_true_be_work_versa_ecp5_rtl_0 of instance U2_MEM </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>Z198 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd&quot;:189:9:189:13|Unbound component pmi_ram_dp_work_versa_ecp5_rtl_0 of instance LAT_EQ2\.U1_BMRAM\.U_RAM</Dynamic>
            <Navigation>Z198</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd</Navigation>
            <Navigation>189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>189</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Unbound component pmi_ram_dp_work_versa_ecp5_rtl_0 of instance LAT_EQ2\.U1_BMRAM\.U_RAM </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_stb because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_cyc. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_stb because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_cyc. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_wbm_stb because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_wbm_cyc. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_wbm_stb because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_wbm_cyc. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:103:6:103:7|Sequential instance U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_cwr_flag is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>103</Navigation>
            <Navigation>6</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_cwr_flag is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:103:6:103:7|Sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_cwr_flag is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>103</Navigation>
            <Navigation>6</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_cwr_flag is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:103:6:103:7|Sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_cwr_flag is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>103</Navigation>
            <Navigation>6</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_cwr_flag is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:103:6:103:7|Sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_cwr_flag is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>103</Navigation>
            <Navigation>6</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_cwr_flag is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:103:6:103:7|Sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_cwr_flag is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>103</Navigation>
            <Navigation>6</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_cwr_flag is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO197 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing FSM register s_fsm_dma_rd[5] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing FSM register s_fsm_dma_rd[5] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO197 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing FSM register s_fsm_dma_wr[7] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing FSM register s_fsm_dma_wr[7] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:408:0:408:5|Found inferred clock pcie_x1_top_phy|PCLK_by_2_inferred_clock which controls 3395 sequential elements including U1_CORE.U1_PCIE\.U1_E5.U2_PHY.count_ms[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>408</Navigation>
            <Navigation>0</Navigation>
            <Navigation>408</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock pcie_x1_top_phy|PCLK_by_2_inferred_clock which controls 3395 sequential elements including U1_CORE.U1_PCIE\.U1_E5.U2_PHY.count_ms[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd&quot;:197:6:197:7|Found inferred clock pll_xclk_base|CLKOS2_inferred_clock which controls 95 sequential elements including U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd</Navigation>
            <Navigation>197</Navigation>
            <Navigation>6</Navigation>
            <Navigation>197</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Found inferred clock pll_xclk_base|CLKOS2_inferred_clock which controls 95 sequential elements including U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\project\pcie_ecp5_mf\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd&quot;:113:6:113:7|Found inferred clock pll_xclk_base|CLKOS_inferred_clock which controls 1 sequential elements including U1_CORE.U3_CLK.s_rtl_xclk. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd</Navigation>
            <Navigation>113</Navigation>
            <Navigation>6</Navigation>
            <Navigation>113</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Found inferred clock pll_xclk_base|CLKOS_inferred_clock which controls 1 sequential elements including U1_CORE.U3_CLK.s_rtl_xclk. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v&quot;:239:0:239:5|Found inferred clock pcie_x1_top_phy|PCLK_inferred_clock which controls 108 sequential elements including U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.ctc_status_out[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v</Navigation>
            <Navigation>239</Navigation>
            <Navigation>0</Navigation>
            <Navigation>239</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock pcie_x1_top_phy|PCLK_inferred_clock which controls 108 sequential elements including U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.ctc_status_out[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:551:3:551:8|Found inferred clock pcie_refclk|refclko_inferred_clock which controls 179 sequential elements including U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rsl_inst.genblk2\.rlol1_cnt[18:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>551</Navigation>
            <Navigation>3</Navigation>
            <Navigation>551</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Found inferred clock pcie_refclk|refclko_inferred_clock which controls 179 sequential elements including U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rsl_inst.genblk2\.rlol1_cnt[18:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v&quot;:1132:0:1132:5|Found inferred clock pcie_x1_top_pcs|tx_pclk_inferred_clock which controls 52 sequential elements including U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_diff[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v</Navigation>
            <Navigation>1132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>1132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock pcie_x1_top_pcs|tx_pclk_inferred_clock which controls 52 sequential elements including U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_diff[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v&quot;:131:0:131:5|Found inferred clock pcie_x1_top_pcs|rx_pclk_inferred_clock which controls 84 sequential elements including U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v</Navigation>
            <Navigation>131</Navigation>
            <Navigation>0</Navigation>
            <Navigation>131</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock pcie_x1_top_pcs|rx_pclk_inferred_clock which controls 84 sequential elements including U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Register bit s_fsm_dma_rd[4] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Register bit s_fsm_dma_rd[4] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Register bit s_fsm_dma_wr[6] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Register bit s_fsm_dma_wr[6] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Register bit s_fsm_dma_rd[3] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Register bit s_fsm_dma_rd[3] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Register bit s_fsm_dma_rd[2] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Register bit s_fsm_dma_rd[2] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Sequential instance U1_CORE.U7_CFI.U3_DMA.s_buf_push is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U7_CFI.U3_DMA.s_buf_push is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Register bit s_fsm_dma_rd[1] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Register bit s_fsm_dma_rd[1] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_rd[6] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_rd[6] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_rd[0] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_rd[0] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd&quot;:197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_rx_push_en because it is equivalent to instance U1_CORE.U7_CFI.U1_SPI.s_tx_pop_en. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd</Navigation>
            <Navigation>197</Navigation>
            <Navigation>6</Navigation>
            <Navigation>197</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_rx_push_en because it is equivalent to instance U1_CORE.U7_CFI.U1_SPI.s_tx_pop_en. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO171 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd&quot;:298:9:298:10|Sequential instance U1_CORE.U7_CFI.U4_BUF.U1_CTL.s_wr_done is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO171</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd</Navigation>
            <Navigation>298</Navigation>
            <Navigation>9</Navigation>
            <Navigation>298</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Sequential instance U1_CORE.U7_CFI.U4_BUF.U1_CTL.s_wr_done is reduced to a combinational gate by constant propagation. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd&quot;:170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.s_wb_wdat_in[31:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_wdat_in[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd</Navigation>
            <Navigation>170</Navigation>
            <Navigation>6</Navigation>
            <Navigation>170</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.s_wb_wdat_in[31:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_wdat_in[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd&quot;:170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.s_wb_wdat_in[31:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_wdat_in[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd</Navigation>
            <Navigation>170</Navigation>
            <Navigation>6</Navigation>
            <Navigation>170</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.s_wb_wdat_in[31:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_wdat_in[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd&quot;:170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.s_wb_wdat_in[31:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_wdat_in[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd</Navigation>
            <Navigation>170</Navigation>
            <Navigation>6</Navigation>
            <Navigation>170</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.s_wb_wdat_in[31:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_wdat_in[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd&quot;:170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_wdat_in[31:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.0.U_16550.s_wb_wdat_in[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd</Navigation>
            <Navigation>170</Navigation>
            <Navigation>6</Navigation>
            <Navigation>170</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_wdat_in[31:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.0.U_16550.s_wb_wdat_in[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd&quot;:170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.s_wb_sel_in[3:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_sel_in[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd</Navigation>
            <Navigation>170</Navigation>
            <Navigation>6</Navigation>
            <Navigation>170</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.s_wb_sel_in[3:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_sel_in[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd&quot;:170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.s_wb_sel_in[3:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_sel_in[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd</Navigation>
            <Navigation>170</Navigation>
            <Navigation>6</Navigation>
            <Navigation>170</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.s_wb_sel_in[3:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_sel_in[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd&quot;:170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.s_wb_sel_in[3:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_sel_in[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd</Navigation>
            <Navigation>170</Navigation>
            <Navigation>6</Navigation>
            <Navigation>170</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.s_wb_sel_in[3:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_sel_in[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd&quot;:170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_sel_in[3:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.0.U_16550.s_wb_sel_in[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd</Navigation>
            <Navigation>170</Navigation>
            <Navigation>6</Navigation>
            <Navigation>170</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_sel_in[3:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.0.U_16550.s_wb_sel_in[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd&quot;:170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.s_wb_addr_in[2] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_addr_in[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd</Navigation>
            <Navigation>170</Navigation>
            <Navigation>6</Navigation>
            <Navigation>170</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.s_wb_addr_in[2] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_addr_in[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd&quot;:170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.s_wb_addr_in[2] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_addr_in[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd</Navigation>
            <Navigation>170</Navigation>
            <Navigation>6</Navigation>
            <Navigation>170</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.s_wb_addr_in[2] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_addr_in[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd&quot;:170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.s_wb_addr_in[2] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_addr_in[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd</Navigation>
            <Navigation>170</Navigation>
            <Navigation>6</Navigation>
            <Navigation>170</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.s_wb_addr_in[2] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_addr_in[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd&quot;:170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_addr_in[2] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.0.U_16550.s_wb_addr_in[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd</Navigation>
            <Navigation>170</Navigation>
            <Navigation>6</Navigation>
            <Navigation>170</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_addr_in[2] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.0.U_16550.s_wb_addr_in[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>70</Navigation>
            <Navigation>6</Navigation>
            <Navigation>70</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>70</Navigation>
            <Navigation>6</Navigation>
            <Navigation>70</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>70</Navigation>
            <Navigation>6</Navigation>
            <Navigation>70</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>70</Navigation>
            <Navigation>6</Navigation>
            <Navigation>70</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>70</Navigation>
            <Navigation>6</Navigation>
            <Navigation>70</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>70</Navigation>
            <Navigation>6</Navigation>
            <Navigation>70</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>70</Navigation>
            <Navigation>6</Navigation>
            <Navigation>70</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>70</Navigation>
            <Navigation>6</Navigation>
            <Navigation>70</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>70</Navigation>
            <Navigation>6</Navigation>
            <Navigation>70</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>70</Navigation>
            <Navigation>6</Navigation>
            <Navigation>70</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd&quot;:197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_tx_last because it is equivalent to instance U1_CORE.U7_CFI.U1_SPI.s_rx_last. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd</Navigation>
            <Navigation>197</Navigation>
            <Navigation>6</Navigation>
            <Navigation>197</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_tx_last because it is equivalent to instance U1_CORE.U7_CFI.U1_SPI.s_rx_last. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[3] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[3] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[4] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[4] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i_i3_2[7] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i_i3_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i_i3_2[7] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i_i3_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i_i3_1[7] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i_i3[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i_i3_1[7] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i_i3[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i[5] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i[5] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i[4] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i[4] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns[5] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns[5] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns[4] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns[4] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[5] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[5] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd&quot;:49:6:49:7|Removing instance U3_SYNC.s_cdc_sync[1] because it is equivalent to instance U3_SYNC.s_cdc_sync[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd</Navigation>
            <Navigation>49</Navigation>
            <Navigation>6</Navigation>
            <Navigation>49</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U3_SYNC.s_cdc_sync[1] because it is equivalent to instance U3_SYNC.s_cdc_sync[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd&quot;:49:6:49:7|Removing instance U3_SYNC.s_cdc_guard_0[1] because it is equivalent to instance U3_SYNC.s_cdc_guard_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd</Navigation>
            <Navigation>49</Navigation>
            <Navigation>6</Navigation>
            <Navigation>49</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U3_SYNC.s_cdc_guard_0[1] because it is equivalent to instance U3_SYNC.s_cdc_guard_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[7] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[7] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[6] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[6] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[5] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[5] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[4] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[4] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[3] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[3] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[2] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[2] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[1] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[1] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[12] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[12] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[14] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[14] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[15] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[15] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[13] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[13] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[11] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[11] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[9] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[9] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[8] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[8] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[17] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[17] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[19] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[19] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[21] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[21] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[23] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[23] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[22] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[22] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[20] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[20] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[18] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[18] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd&quot;:49:6:49:7|Sequential instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[4] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd</Navigation>
            <Navigation>49</Navigation>
            <Navigation>6</Navigation>
            <Navigation>49</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[4] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd&quot;:49:6:49:7|Sequential instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[5] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd</Navigation>
            <Navigation>49</Navigation>
            <Navigation>6</Navigation>
            <Navigation>49</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[5] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Sequential instance U1_CORE.U7_CFI.U3_DMA.s_wb_cti[0] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U7_CFI.U3_DMA.s_wb_cti[0] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Sequential instance U1_CORE.U7_CFI.U3_DMA.s_wb_cti[2] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U7_CFI.U3_DMA.s_wb_cti[2] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Register bit U7_CFI.U3_DMA.s_fsm_buf_wr[0] (in view view:work.core_mf8c_5_ECP5UM(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Register bit U7_CFI.U3_DMA.s_fsm_buf_wr[0] (in view view:work.core_mf8c_5_ECP5UM(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_cti[2] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_cti[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_cti[2] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_cti[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Register bit s_wt_stop_wdog[1] (in view view:work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Register bit s_wt_stop_wdog[1] (in view view:work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Register bit s_wt_stop_wdog[0] (in view view:work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Register bit s_wt_stop_wdog[0] (in view view:work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[14] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[14] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[13] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[13] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[12] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[12] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[11] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[11] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[9] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[9] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[8] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[8] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[7] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[7] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[6] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[6] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[5] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[5] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[4] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[4] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[3] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[3] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[2] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[2] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[1] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[1] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[29] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[29] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[28] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[28] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[27] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[27] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[26] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[26] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[25] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[25] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[24] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[24] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[23] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[23] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[22] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[22] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[21] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[21] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[20] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[20] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[19] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[19] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[18] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[18] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[17] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[17] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[16] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[16] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[15] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[15] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[31] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[31] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[30] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[30] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_wbm_cti[2] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_wbm_cti[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_wbm_cti[2] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_wbm_cti[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Register bit s_wt_stop_wdog[1] (in view view:work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Register bit s_wt_stop_wdog[1] (in view view:work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd&quot;:291:6:291:7|Register bit s_wt_stop_wdog[0] (in view view:work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd</Navigation>
            <Navigation>291</Navigation>
            <Navigation>6</Navigation>
            <Navigation>291</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Register bit s_wt_stop_wdog[0] (in view view:work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd&quot;:108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[10] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd</Navigation>
            <Navigation>108</Navigation>
            <Navigation>6</Navigation>
            <Navigation>108</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[10] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd&quot;:108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[11] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd</Navigation>
            <Navigation>108</Navigation>
            <Navigation>6</Navigation>
            <Navigation>108</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[11] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd&quot;:108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[12] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd</Navigation>
            <Navigation>108</Navigation>
            <Navigation>6</Navigation>
            <Navigation>108</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[12] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd&quot;:108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[13] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd</Navigation>
            <Navigation>108</Navigation>
            <Navigation>6</Navigation>
            <Navigation>108</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[13] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd&quot;:108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[14] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd</Navigation>
            <Navigation>108</Navigation>
            <Navigation>6</Navigation>
            <Navigation>108</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[14] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd&quot;:108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[15] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd</Navigation>
            <Navigation>108</Navigation>
            <Navigation>6</Navigation>
            <Navigation>108</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[15] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd&quot;:108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[10] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd</Navigation>
            <Navigation>108</Navigation>
            <Navigation>6</Navigation>
            <Navigation>108</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[10] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd&quot;:108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[11] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd</Navigation>
            <Navigation>108</Navigation>
            <Navigation>6</Navigation>
            <Navigation>108</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[11] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd&quot;:108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[12] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd</Navigation>
            <Navigation>108</Navigation>
            <Navigation>6</Navigation>
            <Navigation>108</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[12] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd&quot;:108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[13] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd</Navigation>
            <Navigation>108</Navigation>
            <Navigation>6</Navigation>
            <Navigation>108</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[13] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd&quot;:108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[14] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd</Navigation>
            <Navigation>108</Navigation>
            <Navigation>6</Navigation>
            <Navigation>108</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[14] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd&quot;:108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[15] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd</Navigation>
            <Navigation>108</Navigation>
            <Navigation>6</Navigation>
            <Navigation>108</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[15] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd&quot;:298:9:298:10|Register bit s_mem_wr_adr[10] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd</Navigation>
            <Navigation>298</Navigation>
            <Navigation>9</Navigation>
            <Navigation>298</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Register bit s_mem_wr_adr[10] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd&quot;:298:9:298:10|Register bit s_mem_wr_adr[9] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd</Navigation>
            <Navigation>298</Navigation>
            <Navigation>9</Navigation>
            <Navigation>298</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Register bit s_mem_wr_adr[9] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd&quot;:298:9:298:10|Register bit s_mem_wr_adr[8] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd</Navigation>
            <Navigation>298</Navigation>
            <Navigation>9</Navigation>
            <Navigation>298</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Register bit s_mem_wr_adr[8] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd&quot;:298:9:298:10|Register bit s_mem_wr_adr[7] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd</Navigation>
            <Navigation>298</Navigation>
            <Navigation>9</Navigation>
            <Navigation>298</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Register bit s_mem_wr_adr[7] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd&quot;:298:9:298:10|Register bit s_mem_wr_adr[6] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd</Navigation>
            <Navigation>298</Navigation>
            <Navigation>9</Navigation>
            <Navigation>298</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Register bit s_mem_wr_adr[6] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd&quot;:298:9:298:10|Register bit s_mem_wr_adr[5] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd</Navigation>
            <Navigation>298</Navigation>
            <Navigation>9</Navigation>
            <Navigation>298</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Register bit s_mem_wr_adr[5] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd&quot;:298:9:298:10|Register bit s_mem_wr_adr[4] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd</Navigation>
            <Navigation>298</Navigation>
            <Navigation>9</Navigation>
            <Navigation>298</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Register bit s_mem_wr_adr[4] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd&quot;:298:9:298:10|Register bit s_mem_wr_adr[3] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd</Navigation>
            <Navigation>298</Navigation>
            <Navigation>9</Navigation>
            <Navigation>298</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Register bit s_mem_wr_adr[3] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd&quot;:298:9:298:10|Register bit s_mem_wr_adr[2] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd</Navigation>
            <Navigation>298</Navigation>
            <Navigation>9</Navigation>
            <Navigation>298</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Register bit s_mem_wr_adr[2] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd&quot;:298:9:298:10|Register bit s_mem_wr_adr[1] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd</Navigation>
            <Navigation>298</Navigation>
            <Navigation>9</Navigation>
            <Navigation>298</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Register bit s_mem_wr_adr[1] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd&quot;:298:9:298:10|Register bit s_mem_wr_adr[0] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd</Navigation>
            <Navigation>298</Navigation>
            <Navigation>9</Navigation>
            <Navigation>298</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Register bit s_mem_wr_adr[0] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:103:6:103:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>103</Navigation>
            <Navigation>6</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>70</Navigation>
            <Navigation>6</Navigation>
            <Navigation>70</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:103:6:103:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>103</Navigation>
            <Navigation>6</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>70</Navigation>
            <Navigation>6</Navigation>
            <Navigation>70</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>70</Navigation>
            <Navigation>6</Navigation>
            <Navigation>70</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>70</Navigation>
            <Navigation>6</Navigation>
            <Navigation>70</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>70</Navigation>
            <Navigation>6</Navigation>
            <Navigation>70</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>70</Navigation>
            <Navigation>6</Navigation>
            <Navigation>70</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>70</Navigation>
            <Navigation>6</Navigation>
            <Navigation>70</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:103:6:103:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>103</Navigation>
            <Navigation>6</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd&quot;:103:6:103:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd</Navigation>
            <Navigation>103</Navigation>
            <Navigation>6</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd&quot;:416:6:416:7|Sequential instance U1_CORE.U7_CFI.U3_DMA.s_spi_en is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd</Navigation>
            <Navigation>416</Navigation>
            <Navigation>6</Navigation>
            <Navigation>416</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U7_CFI.U3_DMA.s_spi_en is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd&quot;:49:6:49:7|Sequential instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_guard_0[6] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd</Navigation>
            <Navigation>49</Navigation>
            <Navigation>6</Navigation>
            <Navigation>49</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_guard_0[6] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\project\pcie_ecp5_mf\soc\top\versa_ecp5\vhdl\versa_ecp5-a_rtl.vhd&quot;:142:3:142:9|Blackbox USRMCLK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\top\versa_ecp5\vhdl\versa_ecp5-a_rtl.vhd</Navigation>
            <Navigation>142</Navigation>
            <Navigation>3</Navigation>
            <Navigation>142</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Blackbox USRMCLK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd&quot;:189:9:189:13|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd</Navigation>
            <Navigation>189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>189</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Blackbox pmi_ram_dp_work_versa_ecp5_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd&quot;:186:3:186:8|Blackbox pmi_ram_dp_true_be_work_versa_ecp5_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd</Navigation>
            <Navigation>186</Navigation>
            <Navigation>3</Navigation>
            <Navigation>186</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Blackbox pmi_ram_dp_true_be_work_versa_ecp5_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd&quot;:186:3:186:8|Blackbox pmi_ram_dp_true_be_work_versa_ecp5_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd</Navigation>
            <Navigation>186</Navigation>
            <Navigation>3</Navigation>
            <Navigation>186</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Blackbox pmi_ram_dp_true_be_work_versa_ecp5_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd&quot;:189:9:189:13|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd</Navigation>
            <Navigation>189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>189</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Blackbox pmi_ram_dp_work_versa_ecp5_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd&quot;:189:9:189:13|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd</Navigation>
            <Navigation>189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>189</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Blackbox pmi_ram_dp_work_versa_ecp5_rtl_2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd&quot;:189:9:189:13|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_3 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd</Navigation>
            <Navigation>189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>189</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Blackbox pmi_ram_dp_work_versa_ecp5_rtl_3 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd&quot;:131:9:131:13|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd</Navigation>
            <Navigation>131</Navigation>
            <Navigation>9</Navigation>
            <Navigation>131</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Blackbox pmi_ram_dp_work_versa_ecp5_rtl_4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd&quot;:131:9:131:13|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_5 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd</Navigation>
            <Navigation>131</Navigation>
            <Navigation>9</Navigation>
            <Navigation>131</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Blackbox pmi_ram_dp_work_versa_ecp5_rtl_5 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\xclk_subsys\pll_xclk_base\pll_xclk_base.v&quot;:59:12:59:20|Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\xclk_subsys\pll_xclk_base\pll_xclk_base.v</Navigation>
            <Navigation>59</Navigation>
            <Navigation>12</Navigation>
            <Navigation>59</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\pcie_mfx1_top_combo.vhd&quot;:361:3:361:9|Blackbox pcie_x1_top_core is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\pcie_mfx1_top_combo.vhd</Navigation>
            <Navigation>361</Navigation>
            <Navigation>3</Navigation>
            <Navigation>361</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Blackbox pcie_x1_top_core is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\pcie_mfx1_top_combo.vhd&quot;:528:3:528:7|Blackbox pcie_mfx1_top is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\pcie_mfx1_top_combo.vhd</Navigation>
            <Navigation>528</Navigation>
            <Navigation>3</Navigation>
            <Navigation>528</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Blackbox pcie_mfx1_top is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v&quot;:748:13:748:22|Blackbox PCSCLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v</Navigation>
            <Navigation>748</Navigation>
            <Navigation>13</Navigation>
            <Navigation>748</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Blackbox PCSCLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs.v&quot;:92:9:92:17|Blackbox DCUA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs.v</Navigation>
            <Navigation>92</Navigation>
            <Navigation>9</Navigation>
            <Navigation>92</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Blackbox DCUA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v&quot;:272:33:272:42|Blackbox pmi_fifo_dc_Z1_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v</Navigation>
            <Navigation>272</Navigation>
            <Navigation>33</Navigation>
            <Navigation>272</Navigation>
            <Navigation>42</Navigation>
            <Navigation>Blackbox pmi_fifo_dc_Z1_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_refclk\pcie_refclk.v&quot;:14:12:14:23|Blackbox EXTREFB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_refclk\pcie_refclk.v</Navigation>
            <Navigation>14</Navigation>
            <Navigation>12</Navigation>
            <Navigation>14</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Blackbox EXTREFB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock pcie_x1_top_phy|PCLK_by_2_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE\.U1_E5.U2_PHY.s_u1_clk_sys.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock pcie_x1_top_phy|PCLK_by_2_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE\.U1_E5.U2_PHY.s_u1_clk_sys.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock pll_xclk_base|CLKOS2_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U3_CLK.U1_PLL\.PLL_E5.s_u3_clk_spi.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock pll_xclk_base|CLKOS2_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U3_CLK.U1_PLL\.PLL_E5.s_u3_clk_spi.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock pll_xclk_base|CLKOS_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U3_CLK.U1_PLL\.PLL_E5.o_clk_pll_out.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock pll_xclk_base|CLKOS_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U3_CLK.U1_PLL\.PLL_E5.o_clk_pll_out.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock pcie_x1_top_phy|PCLK_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE\.U1_E5.U2_PHY.PCLK.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock pcie_x1_top_phy|PCLK_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE\.U1_E5.U2_PHY.PCLK.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock pcie_refclk|refclko_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE\.U1_E5.U3_REFCLK.s_u3_refclk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock pcie_refclk|refclko_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE\.U1_E5.U3_REFCLK.s_u3_refclk.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock pcie_x1_top_pcs|tx_pclk_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.tx_pclk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock pcie_x1_top_pcs|tx_pclk_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.tx_pclk.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock pcie_x1_top_pcs|rx_pclk_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_pclk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock pcie_x1_top_pcs|rx_pclk_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_pclk.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>