
---------- Begin Simulation Statistics ----------
final_tick                               1323976492500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60958                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702112                       # Number of bytes of host memory used
host_op_rate                                    61137                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23567.15                       # Real time elapsed on the host
host_tick_rate                               56178902                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436611370                       # Number of instructions simulated
sim_ops                                    1440815118                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.323976                       # Number of seconds simulated
sim_ticks                                1323976492500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.177811                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              185547483                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           212837970                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19959382                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        276250904                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21146010                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22570484                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1424474                       # Number of indirect misses.
system.cpu0.branchPred.lookups              352278292                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187929                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100255                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10948007                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547574                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32514966                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309729                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       62766345                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316564679                       # Number of instructions committed
system.cpu0.commit.committedOps            1318668256                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2362308921                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.558212                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.269123                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1685757323     71.36%     71.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    417179395     17.66%     89.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    101760358      4.31%     93.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     86484567      3.66%     96.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24900750      1.05%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5322247      0.23%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6544724      0.28%     98.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1844591      0.08%     98.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32514966      1.38%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2362308921                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143483                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273936411                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171869                       # Number of loads committed
system.cpu0.commit.membars                    4203739                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203745      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742073613     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833028      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099837      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407272116     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185867     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318668256                       # Class of committed instruction
system.cpu0.commit.refs                     558458011                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316564679                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318668256                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.005358                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.005358                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            457657212                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9065221                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           180858954                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1415503321                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               928660702                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                973946547                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10958742                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13268409                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6299420                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  352278292                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                240281703                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1438546345                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5240571                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1441835433                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39940236                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133429                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         919006063                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         206693493                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.546112                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2377522623                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.607329                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.890452                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1353352109     56.92%     56.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               762107450     32.05%     88.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               147017655      6.18%     95.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                92148306      3.88%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13821166      0.58%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4750081      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   94604      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2100979      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2130273      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2377522623                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       45                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      262660560                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11066015                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               335165776                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.517613                       # Inst execution rate
system.cpu0.iew.exec_refs                   590269410                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155499931                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              367121616                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            436289281                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106462                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9475975                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           156214800                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1381363738                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            434769479                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8268564                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1366594135                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2019023                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11438558                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10958742                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15829363                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       208796                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        25087687                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        73331                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10365                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4419281                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31117412                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2928653                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10365                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       765726                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10300289                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                620711174                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1353156914                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.829124                       # average fanout of values written-back
system.cpu0.iew.wb_producers                514646777                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.512524                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1353300914                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1678219478                       # number of integer regfile reads
system.cpu0.int_regfile_writes              872565653                       # number of integer regfile writes
system.cpu0.ipc                              0.498664                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.498664                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205665      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            762862464     55.49%     55.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848468      0.86%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100408      0.15%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           440191043     32.02%     88.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          153654600     11.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            21      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1374862699                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3129571                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002276                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 665391     21.26%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2006180     64.10%     85.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               457998     14.63%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1373786552                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5130612202                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1353156864                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1444068433                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1375053396                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1374862699                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310342                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       62695455                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           234714                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           613                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28314068                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2377522623                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.578275                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.834264                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1384314633     58.23%     58.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          718976469     30.24%     88.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          196580762      8.27%     96.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59513051      2.50%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11520815      0.48%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3253705      0.14%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2017952      0.08%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1035832      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             309404      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2377522623                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.520745                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         20375450                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1467017                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           436289281                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          156214800                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1892                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2640183183                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7769803                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              399020902                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845208113                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14065141                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               942286817                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15741919                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19875                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1720417677                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1402784244                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          915091729                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                965314135                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              29241377                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10958742                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             59525751                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                69883594                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               45                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1720417632                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        416276                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5871                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32078758                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5871                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3711204454                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2778116890                       # The number of ROB writes
system.cpu0.timesIdled                       33432017                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1859                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.853672                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20840367                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22938387                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2788401                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31002857                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1066453                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1085508                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           19055                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35575157                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47937                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099994                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1983550                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115650                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3792365                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300653                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16064626                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120046691                       # Number of instructions committed
system.cpu1.commit.committedOps             122146862                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    471146456                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.259255                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.021071                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    421810654     89.53%     89.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24472010      5.19%     94.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8400746      1.78%     96.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6914646      1.47%     97.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2051091      0.44%     98.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1015195      0.22%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2318080      0.49%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       371669      0.08%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3792365      0.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    471146456                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797483                       # Number of function calls committed.
system.cpu1.commit.int_insts                116584310                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30172941                       # Number of loads committed
system.cpu1.commit.membars                    4200111                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200111      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76655227     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32272935     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018445      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122146862                       # Class of committed instruction
system.cpu1.commit.refs                      41291392                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120046691                       # Number of Instructions Simulated
system.cpu1.committedOps                    122146862                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.958217                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.958217                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            378835174                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               855432                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19794824                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145257186                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23115083                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65396319                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1985189                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2065572                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5123787                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35575157                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21567240                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    448041112                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               244227                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     150568671                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5580080                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074868                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23624399                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21906820                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.316873                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         474455552                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.321778                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.740878                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               376265001     79.30%     79.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62918941     13.26%     92.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20162066      4.25%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11610225      2.45%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2961233      0.62%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  478522      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   59275      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       6      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     283      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           474455552                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         715292                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2062124                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30528557                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.279699                       # Inst execution rate
system.cpu1.iew.exec_refs                    45078236                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11506373                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              313533778                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34324351                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100700                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2354700                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11820511                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138168575                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33571863                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2121019                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            132904808                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1902789                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6556732                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1985189                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10983632                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        89942                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          915923                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        30399                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2260                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        15523                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4151410                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       702060                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2260                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       547036                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1515088                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77595326                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131570116                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.838139                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65035702                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.276890                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131637286                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               168722987                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88528603                       # number of integer regfile writes
system.cpu1.ipc                              0.252639                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.252639                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200210      3.11%      3.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85104766     63.03%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36270747     26.86%     93.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9449958      7.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135025827                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2866603                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021230                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 639870     22.32%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1815104     63.32%     85.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               411627     14.36%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133692206                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         747589587                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131570104                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        154191970                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 131867561                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135025827                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301014                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16021712                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           215804                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           361                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6653255                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    474455552                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.284591                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.775370                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          392792573     82.79%     82.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50715505     10.69%     93.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19414275      4.09%     97.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5290724      1.12%     98.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3753985      0.79%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1046660      0.22%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             893292      0.19%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             387696      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             160842      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      474455552                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.284163                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13538197                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1266504                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34324351                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11820511                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       475170844                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2172766095                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              340348466                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81677000                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13943775                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26664849                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3847247                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                36972                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            181318621                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             142679028                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96059777                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66030257                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21594448                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1985189                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             39404686                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14382777                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       181318609                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22105                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               620                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29392792                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           620                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   605565384                       # The number of ROB reads
system.cpu1.rob.rob_writes                  279741824                       # The number of ROB writes
system.cpu1.timesIdled                          17974                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5043666                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                28665                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5447459                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              14472301                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9770056                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19465639                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       192907                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        73372                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     71993598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6473107                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    143988815                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6546479                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6560486                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3912815                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5782634                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              345                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            279                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3208957                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3208955                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6560487                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           122                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29235080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29235080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    875664384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               875664384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              555                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9770190                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9770190    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9770190                       # Request fanout histogram
system.membus.respLayer1.occupancy        51485408618                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         37749869920                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1323976492500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1323976492500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    554986428.571429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   732757027.460583                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1623500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1785779500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1320091587500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3884905000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    201431380                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       201431380                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    201431380                       # number of overall hits
system.cpu0.icache.overall_hits::total      201431380                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     38850323                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38850323                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     38850323                       # number of overall misses
system.cpu0.icache.overall_misses::total     38850323                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 558945552998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 558945552998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 558945552998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 558945552998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    240281703                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    240281703                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    240281703                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    240281703                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.161687                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.161687                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.161687                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.161687                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14387.153306                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14387.153306                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14387.153306                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14387.153306                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3105                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     36947522                       # number of writebacks
system.cpu0.icache.writebacks::total         36947522                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1902768                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1902768                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1902768                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1902768                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     36947555                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     36947555                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     36947555                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     36947555                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 497354151499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 497354151499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 497354151499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 497354151499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.153768                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.153768                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.153768                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.153768                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13461.084272                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13461.084272                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13461.084272                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13461.084272                       # average overall mshr miss latency
system.cpu0.icache.replacements              36947522                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    201431380                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      201431380                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     38850323                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38850323                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 558945552998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 558945552998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    240281703                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    240281703                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.161687                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.161687                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14387.153306                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14387.153306                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1902768                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1902768                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     36947555                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     36947555                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 497354151499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 497354151499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.153768                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.153768                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13461.084272                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13461.084272                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999957                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          238378716                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         36947522                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.451819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999957                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        517510960                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       517510960                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    504415712                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       504415712                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    504415712                       # number of overall hits
system.cpu0.dcache.overall_hits::total      504415712                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     51415507                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      51415507                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     51415507                       # number of overall misses
system.cpu0.dcache.overall_misses::total     51415507                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1760785408352                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1760785408352                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1760785408352                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1760785408352                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    555831219                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    555831219                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    555831219                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    555831219                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.092502                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.092502                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.092502                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.092502                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 34246.193631                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34246.193631                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 34246.193631                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34246.193631                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12285847                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       383724                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           261238                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4469                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.029326                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.863504                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32423738                       # number of writebacks
system.cpu0.dcache.writebacks::total         32423738                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     19902963                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19902963                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     19902963                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19902963                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31512544                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31512544                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31512544                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31512544                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 641627262472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 641627262472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 641627262472                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 641627262472                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056694                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056694                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056694                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056694                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20361.011236                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20361.011236                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20361.011236                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20361.011236                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32423738                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    369790224                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      369790224                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     34858978                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34858978                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 960647807500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 960647807500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    404649202                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    404649202                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.086146                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.086146                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27558.117381                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27558.117381                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7975593                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7975593                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26883385                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26883385                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 448555110000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 448555110000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16685.216910                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16685.216910                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    134625488                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     134625488                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     16556529                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     16556529                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 800137600852                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 800137600852                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182017                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182017                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.109514                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.109514                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48327.617513                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48327.617513                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     11927370                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     11927370                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4629159                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4629159                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 193072152472                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 193072152472                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030620                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030620                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41707.824785                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41707.824785                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2128                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2128                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1787                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1787                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    140831000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    140831000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.456450                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.456450                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 78808.617795                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 78808.617795                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1771                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1771                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       854500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       854500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004087                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004087                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 53406.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53406.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3698                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3698                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          172                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       882500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       882500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044444                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044444                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5130.813953                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5130.813953                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          172                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       711500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       711500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044444                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044444                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4136.627907                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4136.627907                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188233                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188233                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912022                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912022                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92580217500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92580217500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100255                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100255                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434243                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434243                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101510.947653                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101510.947653                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912022                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912022                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91668195500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91668195500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434243                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434243                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100510.947653                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100510.947653                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999402                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          538034539                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32424326                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.593546                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999402                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1148302876                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1148302876                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            36278959                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28939072                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               22026                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              454079                       # number of demand (read+write) hits
system.l2.demand_hits::total                 65694136                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           36278959                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28939072                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              22026                       # number of overall hits
system.l2.overall_hits::.cpu1.data             454079                       # number of overall hits
system.l2.overall_hits::total                65694136                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            668596                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3484270                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5336                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2140803                       # number of demand (read+write) misses
system.l2.demand_misses::total                6299005                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           668596                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3484270                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5336                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2140803                       # number of overall misses
system.l2.overall_misses::total               6299005                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  53413772000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 336891709497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    474807000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 224769964500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     615550252997                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  53413772000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 336891709497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    474807000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 224769964500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    615550252997                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        36947555                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32423342                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           27362                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2594882                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             71993141                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       36947555                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32423342                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          27362                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2594882                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            71993141                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.018096                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.107462                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.195015                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.825010                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087495                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.018096                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.107462                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.195015                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.825010                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087495                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79889.457909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96689.323588                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88981.821589                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104993.296674                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97721.823208                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79889.457909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96689.323588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88981.821589                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104993.296674                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97721.823208                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2112                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        26                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      81.230769                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2974588                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3912816                       # number of writebacks
system.l2.writebacks::total                   3912816                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         186101                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          96603                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              282736                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        186101                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         96603                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             282736                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       668575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3298169                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2044200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6016269                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       668575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3298169                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2044200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3763564                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9779833                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  46727176000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 289437416998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    421112000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 194926425502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 531512130500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  46727176000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 289437416998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    421112000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 194926425502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 330694946102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 862207076602                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.018095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.101722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.194613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.787781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.083567                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.018095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.101722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.194613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.787781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.135844                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69890.701866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87757.000020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79082.065728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95355.848499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88345.805432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69890.701866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87757.000020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79082.065728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95355.848499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87867.496368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88161.738202                       # average overall mshr miss latency
system.l2.replacements                       16220220                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7579625                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7579625                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7579625                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7579625                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64224277                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64224277                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64224277                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64224277                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3763564                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3763564                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 330694946102                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 330694946102                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87867.496368                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87867.496368                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            47                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 63                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       150500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       169000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       319500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.959184                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.640000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.851351                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3202.127660                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10562.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5071.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            62                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       952500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       288500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1241000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.959184                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.837838                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20265.957447                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19233.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20016.129032                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 12642.857143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  9833.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       138000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       178000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19714.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19777.777778                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3521637                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           158422                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3680059                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2018784                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1428150                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3446934                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 203841081998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 152971447000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  356812528998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5540421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1586572                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7126993                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.364374                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.900148                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.483645                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100972.210003                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107111.610825                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103515.915593                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       160136                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        82335                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           242471                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1858648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1345815                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3204463                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 171997250999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 130904232002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 302901483001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.335471                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.848253                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.449623                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92538.905161                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97267.627424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94524.880768                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      36278959                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         22026                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           36300985                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       668596                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           673932                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  53413772000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    474807000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  53888579000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     36947555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        27362                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       36974917                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.018096                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.195015                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.018227                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79889.457909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88981.821589                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79961.448633                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       668575                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5325                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       673900                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  46727176000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    421112000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  47148288000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.018095                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.194613                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.018226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69890.701866                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79082.065728                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69963.329871                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25417435                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       295657                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25713092                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1465486                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       712653                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2178139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 133050627499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  71798517500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 204849144999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26882921                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1008310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27891231                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.054514                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.706780                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.078094                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90789.422416                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100748.214769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94047.783451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        25965                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        14268                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        40233                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1439521                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       698385                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2137906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 117440165999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  64022193500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 181462359499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.053548                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.692629                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.076652                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81582.808447                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91671.776312                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84878.549150                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           29                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                49                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          127                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           47                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             174                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1519500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1561000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3080500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          156                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           67                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           223                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.814103                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.701493                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.780269                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11964.566929                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 33212.765957                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17704.022989                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           33                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           19                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           52                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           94                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          122                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1850000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       542500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2392500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.602564                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.417910                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.547085                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19680.851064                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19610.655738                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999935                       # Cycle average of tags in use
system.l2.tags.total_refs                   147267379                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16220321                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.079190                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.657471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.990762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.890761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.026353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.597701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.836886                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.494648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.154543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.024964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.263076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            55                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.859375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.140625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1166599177                       # Number of tag accesses
system.l2.tags.data_accesses               1166599177                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      42788736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     211258432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        340800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     130941696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    239914560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          625244224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     42788736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       340800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      43129536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    250420160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       250420160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         668574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3300913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2045964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3748665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9769441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3912815                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3912815                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         32318350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        159563582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           257406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         98900318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    181207568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             472247225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     32318350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       257406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32575757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189142452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189142452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189142452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        32318350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       159563582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          257406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        98900318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    181207568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            661389676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3726863.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    668574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3102449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2030255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3748392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005676625250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229235                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229236                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20279495                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3507758                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9769442                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3912815                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9769442                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3912815                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 214447                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                185952                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            499986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            503865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            503856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            502733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            977362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            798798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            852212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            515691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            509580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            503206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           509262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           499213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           596682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           498246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           655654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           628648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            232837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            232758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           229019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           245906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           229400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234251                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 317060842692                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                47774970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            496216980192                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33182.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51932.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5982076                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1730944                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9769442                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3912815                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3682949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1909276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  913790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  775962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  686820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  408443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  327135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  265156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  193193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  125120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  91078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  70864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  48076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  27092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  14068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 177928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 227346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 236044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 239869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 242697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 245878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 250069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 257784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 251670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 248684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 240370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 239787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5568810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    152.642369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.777391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.413887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3972188     71.33%     71.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       714250     12.83%     84.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       292807      5.26%     89.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       226808      4.07%     93.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        70364      1.26%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        38500      0.69%     95.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27458      0.49%     95.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22127      0.40%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       204308      3.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5568810                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.681909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.544391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    314.662028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229231    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229236                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.257661                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.240925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.772623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203319     88.69%     88.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2554      1.11%     89.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16263      7.09%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5084      2.22%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1500      0.65%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              391      0.17%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               97      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229235                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              611519616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13724608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238517760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               625244288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            250420160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       461.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    472.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1323976477500                       # Total gap between requests
system.mem_ctrls.avgGap                      96765.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     42788736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    198556736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       340800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    129936320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    239897024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238517760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 32318350.244424752891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 149969985.966348260641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 257406.382915820548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 98140956.985306903720                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 181194322.828960657120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 180152564.151360869408                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       668574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3300913                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2045964                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3748666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3912815                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  19219128559                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 154575647353                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    197457019                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 110091158534                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 212133588727                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31714410427233                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28746.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46828.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37081.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53808.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56589.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8105267.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19063907100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10132695540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         31419505740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9762433560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     104513385600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     317103725250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     241372257120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       733367909910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.913090                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 624010183208                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  44210400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 655755909292                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20697424860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11000934615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         36803151420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9691645140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     104513385600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     461010645420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     120187482240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       763904669295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        576.977517                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 306988333190                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  44210400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 972777759310                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12928802803.571428                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   64088458373.411583                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        46500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 518189820500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   237957057000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1086019435500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21531323                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21531323                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21531323                       # number of overall hits
system.cpu1.icache.overall_hits::total       21531323                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        35917                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         35917                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        35917                       # number of overall misses
system.cpu1.icache.overall_misses::total        35917                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    941696500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    941696500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    941696500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    941696500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21567240                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21567240                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21567240                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21567240                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001665                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001665                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001665                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001665                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26218.684745                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26218.684745                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26218.684745                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26218.684745                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          164                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           82                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        27330                       # number of writebacks
system.cpu1.icache.writebacks::total            27330                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8555                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8555                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8555                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8555                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        27362                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        27362                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        27362                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        27362                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    759930000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    759930000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    759930000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    759930000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001269                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001269                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001269                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001269                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27773.189094                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27773.189094                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27773.189094                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27773.189094                       # average overall mshr miss latency
system.cpu1.icache.replacements                 27330                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21531323                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21531323                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        35917                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        35917                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    941696500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    941696500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21567240                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21567240                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001665                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001665                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26218.684745                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26218.684745                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8555                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8555                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        27362                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        27362                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    759930000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    759930000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001269                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001269                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27773.189094                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27773.189094                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990985                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21036075                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            27330                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           769.706367                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        371750500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990985                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999718                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999718                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43161842                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43161842                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32680888                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32680888                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32680888                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32680888                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8631590                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8631590                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8631590                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8631590                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 769696112885                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 769696112885                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 769696112885                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 769696112885                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41312478                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41312478                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41312478                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41312478                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208934                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208934                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208934                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208934                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89171.996455                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89171.996455                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89171.996455                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89171.996455                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6887506                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       307984                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            99931                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4129                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.922617                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.590458                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2594707                       # number of writebacks
system.cpu1.dcache.writebacks::total          2594707                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6809607                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6809607                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6809607                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6809607                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1821983                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1821983                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1821983                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1821983                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 159233062235                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 159233062235                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 159233062235                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 159233062235                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044102                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044102                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044102                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044102                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87395.470888                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87395.470888                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87395.470888                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87395.470888                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2594707                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27211090                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27211090                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5083380                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5083380                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 392261413000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 392261413000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32294470                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32294470                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157407                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157407                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77165.471202                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77165.471202                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4074804                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4074804                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1008576                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1008576                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  77047810500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  77047810500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031231                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031231                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 76392.666988                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 76392.666988                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5469798                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5469798                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3548210                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3548210                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 377434699885                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 377434699885                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018008                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018008                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.393458                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.393458                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 106373.269870                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 106373.269870                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2734803                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2734803                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       813407                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       813407                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  82185251735                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  82185251735                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090198                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090198                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101038.289239                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101038.289239                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          400                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          400                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          114                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          114                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3175000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3175000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.221790                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.221790                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27850.877193                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27850.877193                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           64                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           64                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2645000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2645000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.097276                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.097276                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        52900                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        52900                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       489500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       489500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.243304                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.243304                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4490.825688                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4490.825688                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       381500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       381500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.241071                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.241071                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3532.407407                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3532.407407                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326306                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326306                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773688                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773688                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76363689500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76363689500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099994                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099994                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368424                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368424                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98700.883948                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98700.883948                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773688                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773688                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75590001500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75590001500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368424                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368424                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97700.883948                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97700.883948                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.647948                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36598049                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2595561                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.100246                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        371762000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.647948                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.957748                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.957748                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89422458                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89422458                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1323976492500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          64866908                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11492441                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64413672                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12307404                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6462487                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             357                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            636                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7127734                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7127733                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      36974917                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27891992                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          223                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          223                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    110842631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97272045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        82054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7785515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             215982245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4729284864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4150213056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3500288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    332133696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9215131904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22684763                       # Total snoops (count)
system.tol2bus.snoopTraffic                 250516416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         94678214                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.071974                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.261497                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               87938627     92.88%     92.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6665118      7.04%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  74147      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    322      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           94678214                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       143987712484                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48664867810                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       55422560536                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3894527819                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          41055475                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1458818521000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 428772                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707132                       # Number of bytes of host memory used
host_op_rate                                   430006                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3694.86                       # Real time elapsed on the host
host_tick_rate                               36494482                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1584251367                       # Number of instructions simulated
sim_ops                                    1588811659                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.134842                       # Number of seconds simulated
sim_ticks                                134842028500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.753064                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               43189368                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            43296282                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7070346                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         44250173                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21988                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36624                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14636                       # Number of indirect misses.
system.cpu0.branchPred.lookups               44392382                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8536                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         41784                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3612021                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21474215                       # Number of branches committed
system.cpu0.commit.bw_lim_events               270055                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         401934                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       27838439                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            74106423                       # Number of instructions committed
system.cpu0.commit.committedOps              74284356                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    255057419                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.291246                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.762724                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    214000359     83.90%     83.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     17719738      6.95%     90.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     15235707      5.97%     96.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      7575694      2.97%     99.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       137055      0.05%     99.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        68503      0.03%     99.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        37209      0.01%     99.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        13099      0.01%     99.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       270055      0.11%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    255057419                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  27631662                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               46978                       # Number of function calls committed.
system.cpu0.commit.int_insts                 70404753                       # Number of committed integer instructions.
system.cpu0.commit.loads                     11792912                       # Number of loads committed
system.cpu0.commit.membars                     286003                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       286198      0.39%      0.39% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40894547     55.05%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2529      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             556      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         66707      0.09%     55.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       3407810      4.59%     60.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        102467      0.14%     60.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc        35353      0.05%     60.30% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       3443082      4.64%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          140      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1544547      2.08%     67.02% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3924317      5.28%     72.30% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     10290149     13.85%     86.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     10285954     13.85%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         74284356                       # Class of committed instruction
system.cpu0.commit.refs                      26044967                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   74106423                       # Number of Instructions Simulated
system.cpu0.committedOps                     74284356                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.613162                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.613162                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            165906210                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3459225                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            33826634                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             116639475                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                35697837                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 52313604                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3615086                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3430270                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3592585                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   44392382                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 25196236                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    223563650                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3013042                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          121                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     136720033                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14146824                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.165793                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          30488110                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          43211356                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.510609                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         261125322                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.524868                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.882675                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               181344811     69.45%     69.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31458674     12.05%     81.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                40761607     15.61%     97.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6931438      2.65%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  349093      0.13%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   22331      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   91552      0.04%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  103778      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   62038      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           261125322                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 26922821                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                17740540                       # number of floating regfile writes
system.cpu0.idleCycles                        6633214                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3637556                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                27844232                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.336480                       # Inst execution rate
system.cpu0.iew.exec_refs                    30113104                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  14312321                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               21242301                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15942931                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            146827                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6062320                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            14457809                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          102094854                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             15800783                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4147308                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             90095416                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                206835                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             66898166                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3615086                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             67135607                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       243117                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            4518                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          125                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1263                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4150019                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       205759                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1263                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        85473                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3552083                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 57088246                       # num instructions consuming a value
system.cpu0.iew.wb_count                     89196515                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.677764                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 38692375                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.333123                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      89209923                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               110847292                       # number of integer regfile reads
system.cpu0.int_regfile_writes               29175998                       # number of integer regfile writes
system.cpu0.ipc                              0.276766                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.276766                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           288048      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             51601673     54.75%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2851      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  621      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              71049      0.08%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3620805      3.84%     58.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             174260      0.18%     59.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     59.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc          35367      0.04%     59.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            3443280      3.65%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           4472613      4.75%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2874197      3.05%     70.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3935994      4.18%     74.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       13379291     14.20%     89.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      10342675     10.97%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              94242724                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               35939502                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           73034595                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     31698497                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          51649734                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     558440                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005926                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  31267      5.60%      5.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     72      0.01%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    1      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  291      0.05%      5.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc             1467      0.26%      5.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                13617      2.44%      8.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              368180     65.93%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     74.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 97448     17.45%     91.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                29491      5.28%     97.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            13333      2.39%     99.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            3273      0.59%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              58573614                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         378752415                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     57498018                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         78256897                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 101603639                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 94242724                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             491215                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       27810524                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1617800                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         89281                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13869080                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    261125322                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.360910                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.726279                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          197587386     75.67%     75.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           39289597     15.05%     90.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18836370      7.21%     97.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4722784      1.81%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             475400      0.18%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             113294      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              70418      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              19127      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              10946      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      261125322                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.351969                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4169294                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3510162                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15942931                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           14457809                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               12067483                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               7055559                       # number of misc regfile writes
system.cpu0.numCycles                       267758536                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1925521                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               93641924                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             38411361                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5487778                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40845135                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18680380                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               160963                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            174438217                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             115186248                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           66325174                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 50352999                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              34510577                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3615086                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             54152740                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                27913835                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         48253107                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       126185110                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      18517438                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            104397                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22520330                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        105122                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   356891634                       # The number of ROB reads
system.cpu0.rob.rob_writes                  210314148                       # The number of ROB writes
system.cpu0.timesIdled                          67485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1843                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.639968                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               43221629                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            43377803                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          7067287                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         44307614                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             17248                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          25204                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7956                       # Number of indirect misses.
system.cpu1.branchPred.lookups               44424174                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3891                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         41450                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3606144                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  21391333                       # Number of branches committed
system.cpu1.commit.bw_lim_events               267320                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         402342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       27830413                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73533574                       # Number of instructions committed
system.cpu1.commit.committedOps              73712185                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    253064693                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.291278                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.760681                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    212226372     83.86%     83.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17638779      6.97%     90.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     15196520      6.00%     96.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7543808      2.98%     99.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        97993      0.04%     99.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        55904      0.02%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        27089      0.01%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        10908      0.00%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       267320      0.11%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    253064693                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  27644445                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               30234                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69829251                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11734877                       # Number of loads committed
system.cpu1.commit.membars                     286951                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       286951      0.39%      0.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        40716982     55.24%     55.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            442      0.00%     55.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     55.63% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         69092      0.09%     55.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp       3407665      4.62%     60.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        106383      0.14%     60.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc        37257      0.05%     60.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       3444905      4.67%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc           42      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1483996      2.01%     67.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3579177      4.86%     72.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     10292331     13.96%     86.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     10286770     13.96%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         73712185                       # Class of committed instruction
system.cpu1.commit.refs                      25642274                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73533574                       # Number of Instructions Simulated
system.cpu1.committedOps                     73712185                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.558187                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.558187                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            164898768                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              3461895                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            33798714                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             116037367                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                34877769                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52173358                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3608505                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3464491                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3564491                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   44424174                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 25097336                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    222537177                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              3004630                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     136325965                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               14139296                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.169787                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          29515967                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          43238877                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.521032                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         259122891                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.527903                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.887743                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               179788970     69.38%     69.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31021395     11.97%     81.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                40713876     15.71%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6908163      2.67%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  364940      0.14%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   15825      0.01%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  147065      0.06%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  104342      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   58315      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           259122891                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 26937003                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                17754736                       # number of floating regfile writes
system.cpu1.idleCycles                        2523296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3631656                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                27761328                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.342146                       # Inst execution rate
system.cpu1.iew.exec_refs                    29695909                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13963488                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               21186534                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15863231                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            152344                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          6055052                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14114266                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          101515227                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15732421                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          4137681                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             89521189                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                207214                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             66423957                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3608505                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             66661889                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       233870                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1229                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          864                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4128354                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       206869                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           864                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        76657                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3554999                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 56904369                       # num instructions consuming a value
system.cpu1.iew.wb_count                     88624790                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.679093                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 38643367                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.338720                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      88636643                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               109913696                       # number of integer regfile reads
system.cpu1.int_regfile_writes               29010666                       # number of integer regfile writes
system.cpu1.ipc                              0.281042                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.281042                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           288487      0.31%      0.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             51432640     54.91%     55.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 461      0.00%     55.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     55.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              73529      0.08%     55.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp            3620635      3.87%     59.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             178149      0.19%     59.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     59.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc          37270      0.04%     59.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            3445089      3.68%     63.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           4472521      4.78%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2796426      2.99%     70.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3586383      3.83%     74.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       13384923     14.29%     88.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      10342165     11.04%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              93658870                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               35956353                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           73067407                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     31712231                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          51667321                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     532900                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005690                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  33052      6.20%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    1      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  319      0.06%      6.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      6.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc             1516      0.28%      6.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                14684      2.76%      9.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              368314     69.12%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     78.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 96006     18.02%     96.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1770      0.33%     96.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            14015      2.63%     99.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3223      0.60%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              57946930                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         375525624                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     56912559                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         77651783                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 101011827                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 93658870                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             503400                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       27803042                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1619500                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        101058                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     13849671                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    259122891                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.361446                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.724202                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          195826675     75.57%     75.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           39173069     15.12%     90.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18820209      7.26%     97.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4686533      1.81%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             433362      0.17%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              86988      0.03%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              65648      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              19748      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              10659      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      259122891                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.357960                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          4131981                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3508184                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15863231                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14114266                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               12087161                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               7065344                       # number of misc regfile writes
system.cpu1.numCycles                       261646187                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     7942811                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               93242411                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38256972                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5498257                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                40006923                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18722218                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               170116                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            173481252                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             114581107                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           66147623                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 50201778                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              33798691                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3608505                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             53473109                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                27890651                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         48270438                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       125210814                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      18590165                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            110515                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22324954                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        111304                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   354327452                       # The number of ROB reads
system.cpu1.rob.rob_writes                  209144082                       # The number of ROB writes
system.cpu1.timesIdled                          28496                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2533504                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                77979                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2743857                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6829447                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3772857                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7508889                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        74666                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        28907                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3515165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2671179                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7029637                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2700086                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3009951                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2422924                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1313653                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5997                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3542                       # Transaction distribution
system.membus.trans_dist::ReadExReq            752564                       # Transaction distribution
system.membus.trans_dist::ReadExResp           752530                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3009951                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           252                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11271368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11271368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    395866176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               395866176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7755                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3772306                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3772306    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3772306                       # Request fanout histogram
system.membus.respLayer1.occupancy        19524869358                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17824779980                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   134842028500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   134842028500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                834                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          417                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2309278.177458                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   6845302.386936                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          417    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     98060500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            417                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   133879059500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    962969000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     25123350                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        25123350                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     25123350                       # number of overall hits
system.cpu0.icache.overall_hits::total       25123350                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        72886                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         72886                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        72886                       # number of overall misses
system.cpu0.icache.overall_misses::total        72886                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5218964497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5218964497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5218964497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5218964497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     25196236                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     25196236                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     25196236                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     25196236                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002893                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002893                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002893                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002893                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71604.485045                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71604.485045                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71604.485045                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71604.485045                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5011                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               94                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.308511                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        66957                       # number of writebacks
system.cpu0.icache.writebacks::total            66957                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5928                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5928                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5928                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5928                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        66958                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        66958                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        66958                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        66958                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4808580998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4808580998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4808580998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4808580998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002657                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002657                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002657                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002657                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71814.883927                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71814.883927                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71814.883927                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71814.883927                       # average overall mshr miss latency
system.cpu0.icache.replacements                 66957                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     25123350                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       25123350                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        72886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        72886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5218964497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5218964497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     25196236                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     25196236                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002893                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002893                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71604.485045                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71604.485045                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5928                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5928                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        66958                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        66958                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4808580998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4808580998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002657                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002657                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71814.883927                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71814.883927                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           25190525                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            66989                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           376.039723                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         50459429                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        50459429                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17156307                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17156307                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17156307                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17156307                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11979152                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11979152                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11979152                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11979152                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 828995593199                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 828995593199                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 828995593199                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 828995593199                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     29135459                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     29135459                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     29135459                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     29135459                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.411154                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.411154                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.411154                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.411154                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 69203.195118                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69203.195118                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 69203.195118                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69203.195118                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     26901040                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          443                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           358864                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    74.961657                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    40.272727                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1727685                       # number of writebacks
system.cpu0.dcache.writebacks::total          1727685                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10274476                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10274476                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10274476                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10274476                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1704676                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1704676                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1704676                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1704676                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 139212875192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 139212875192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 139212875192                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 139212875192                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058509                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058509                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058509                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058509                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 81665.298973                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81665.298973                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 81665.298973                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81665.298973                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1727685                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     11423726                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11423726                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3573571                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3573571                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 228427805000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 228427805000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     14997297                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     14997297                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.238281                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.238281                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 63921.440206                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 63921.440206                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2802708                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2802708                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       770863                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       770863                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  63913206500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  63913206500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051400                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051400                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82911.239092                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82911.239092                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5732581                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5732581                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8405581                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8405581                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 600567788199                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 600567788199                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     14138162                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14138162                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.594531                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.594531                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71448.694409                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71448.694409                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7471768                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7471768                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       933813                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       933813                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  75299668692                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  75299668692                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066049                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066049                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 80636.774913                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 80636.774913                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        72273                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        72273                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          941                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          941                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     36154500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     36154500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        73214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        73214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012853                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012853                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 38421.360255                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38421.360255                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          542                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          542                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          399                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          399                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      7704500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7704500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005450                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005450                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19309.523810                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19309.523810                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        70188                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        70188                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1876                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1876                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     13554500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     13554500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        72064                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        72064                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026032                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026032                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7225.213220                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7225.213220                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1873                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1873                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     11706500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     11706500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.025991                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.025991                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6250.133476                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6250.133476                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       516500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       516500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       491500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       491500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9959                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9959                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        31825                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        31825                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2968120349                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2968120349                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        41784                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        41784                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.761655                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.761655                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 93263.797298                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 93263.797298                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           13                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           13                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        31812                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        31812                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2936295349                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2936295349                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.761344                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.761344                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 92301.500974                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 92301.500974                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.948460                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           19049087                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1733813                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.986817                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.948460                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998389                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998389                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         60378823                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        60378823                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               12183                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              471125                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9719                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              454383                       # number of demand (read+write) hits
system.l2.demand_hits::total                   947410                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              12183                       # number of overall hits
system.l2.overall_hits::.cpu0.data             471125                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9719                       # number of overall hits
system.l2.overall_hits::.cpu1.data             454383                       # number of overall hits
system.l2.overall_hits::total                  947410                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             54775                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1254539                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             21114                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1224072                       # number of demand (read+write) misses
system.l2.demand_misses::total                2554500                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            54775                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1254539                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            21114                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1224072                       # number of overall misses
system.l2.overall_misses::total               2554500                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4565766000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 133981987485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1858766000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 131142760488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     271549279973                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4565766000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 133981987485                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1858766000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 131142760488                       # number of overall miss cycles
system.l2.overall_miss_latency::total    271549279973                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           66958                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1725664                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30833                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1678455                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3501910                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          66958                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1725664                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30833                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1678455                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3501910                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.818050                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.726989                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.684786                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.729285                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.729459                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.818050                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.726989                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.684786                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.729285                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.729459                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83354.924692                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106797.785868                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88034.763664                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107136.476031                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106302.321383                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83354.924692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106797.785868                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88034.763664                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107136.476031                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106302.321383                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1429                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        29                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      49.275862                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    862442                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2422922                       # number of writebacks
system.l2.writebacks::total                   2422922                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            578                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         254254                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            409                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         244273                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              499514                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           578                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        254254                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           409                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        244273                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             499514                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        54197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1000285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        20705                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       979799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2054986                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        54197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1000285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        20705                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       979799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1708212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3763198                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3989185002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 102093936487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1626280008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 100265746991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 207975148488                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3989185002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 102093936487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1626280008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 100265746991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 189148921126                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 397124069614                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.809418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.579652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.671521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.583751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.586819                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.809418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.579652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.671521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.583751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.074613                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73605.273392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102064.848005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78545.279305                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102332.975428                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101205.141294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73605.273392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102064.848005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78545.279305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102332.975428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 110729.184156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105528.348393                       # average overall mshr miss latency
system.l2.replacements                        6426506                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2451474                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2451474                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      2451475                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2451475                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks       991624                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           991624                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks       991628                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       991628                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1708212                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1708212                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 189148921126                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 189148921126                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 110729.184156                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 110729.184156                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             111                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             214                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  325                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           729                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           700                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1429                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1387500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1778000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3165500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          840                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          914                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1754                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.867857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.765864                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.814709                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1903.292181                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         2540                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2215.185444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          726                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          696                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1422                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     14546999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     13912500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     28459499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.864286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.761488                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.810718                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20037.188705                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19989.224138                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20013.712377                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 86                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          199                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          176                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              375                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       579000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       301500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       880500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          235                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          226                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            461                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.846809                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.778761                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.813449                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2909.547739                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1713.068182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         2348                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          197                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          175                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          372                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      4052497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3486500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7538997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.838298                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.774336                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.806941                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20571.050761                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19922.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20266.120968                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           326576                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           311344                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                637920                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         633394                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         609233                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1242627                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  72921533488                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  70503727989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  143425261477                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       959970                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       920577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1880547                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.659806                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.661795                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.660780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115128.235329                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115725.392402                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115421.008458                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       253258                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       243426                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           496684                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       380136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       365807                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         745943                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  47302370488                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  45830576490                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  93132946978                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.395987                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.397367                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.396663                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 124435.387567                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 125286.220575                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124852.632142                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         12183                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9719                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              21902                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        54775                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        21114                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            75889                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4565766000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1858766000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6424532000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        66958                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30833                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          97791                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.818050                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.684786                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.776033                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83354.924692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88034.763664                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84656.959507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          578                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          409                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           987                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        54197                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        20705                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        74902                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3989185002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1626280008                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5615465010                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.809418                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.671521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.765940                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73605.273392                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78545.279305                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74970.828683                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       144549                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       143039                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            287588                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       621145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       614839                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1235984                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  61060453997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  60639032499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 121699486496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       765694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       757878                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1523572                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.811218                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.811264                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.811241                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98303.059667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98625.871975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98463.642325                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          996                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          847                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1843                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       620149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       613992                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1234141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  54791565999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  54435170501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 109226736500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.809918                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.810146                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.810031                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88352.260504                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 88657.784631                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88504.260453                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          519                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               523                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          420                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             430                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     11288999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       235000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11523999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          939                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           953                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.447284                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.714286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.451207                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26878.569048                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        23500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 26799.997674                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          177                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          180                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          243                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          250                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4706497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       144999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4851496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.258786                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.262329                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19368.300412                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20714.142857                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19405.984000                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999644                       # Cycle average of tags in use
system.l2.tags.total_refs                     8154224                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6427271                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.268691                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.859140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.379973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.497355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.213783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.490946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    38.558448                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.247799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005937                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.070271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.070171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.602476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62012663                       # Number of tag accesses
system.l2.tags.data_accesses                 62012663                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3468544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      64236544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1325120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      62910592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    108857984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          240798784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3468544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1325120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4793664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    155067136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       155067136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          54196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1003696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          20705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         982978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1700906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3762481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2422924                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2422924                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         25723019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        476383697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9827203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        466550323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    807300107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1785784348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     25723019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9827203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         35550222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1149991125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1149991125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1149991125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        25723019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       476383697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9827203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       466550323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    807300107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2935775473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2419349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     54190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    997092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     20705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    978050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1700821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005245764750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       146677                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       146676                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6849657                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2289566                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3762481                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2422928                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3762481                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2422928                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  11623                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3579                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            226325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            229645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            246853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            249812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            247643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            258904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            230433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            241573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            227592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            227816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           225700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           228553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           232933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           225560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           224380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           227137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            149788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            150352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            151931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            155564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            155289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            158842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            149066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            150612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            152066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            150341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           149195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           148989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           147196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           148438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           149061                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 187046706212                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18754295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            257375312462                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     49867.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68617.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2868130                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2124653                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3762481                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2422928                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  792016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  535728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  387691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  392716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  373345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  270255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  199843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  158991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  130371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  112694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  96962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  86342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  71066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  56359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  39792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  29037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  11714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   5885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  85955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 106578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 129478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 154161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 185900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 234812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 191115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 186003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 183707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 178335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 173893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 172571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  43633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  34500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  27525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  21707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  17135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  14072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1177427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    335.386500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.728372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   411.038605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       697484     59.24%     59.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       115442      9.80%     69.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        28085      2.39%     71.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15115      1.28%     72.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9808      0.83%     73.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7391      0.63%     74.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6783      0.58%     74.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6167      0.52%     75.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       291152     24.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1177427                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       146676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.572364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.925367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    317.345429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       146660     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719           11      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        146676                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       146677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.494529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.457175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.171863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           120145     81.91%     81.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2220      1.51%     83.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11516      7.85%     91.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7828      5.34%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2515      1.71%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1321      0.90%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              823      0.56%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              282      0.19%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        146677                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              240054976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  743872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               154838592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               240798784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            155067392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1780.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1148.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1785.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1149.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  134842020000                       # Total gap between requests
system.mem_ctrls.avgGap                      21800.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3468160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     63813888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1325120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     62595200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    108852608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    154838592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 25720170.770050380379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 473249243.651062428951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9827203.096399577335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 464211349.356851339340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 807260237.856774806976                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1148296222.790804624557                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        54197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1003696                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        20705                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       982978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1700905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2422928                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1745710605                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  60544226655                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    764633575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  59561808729                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 134758932898                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3335635139055                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32210.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60321.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36929.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60593.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     79227.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1376695.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3979000620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2114888985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12992450940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6253111080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      10644335520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      58587518400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2442481440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        97013786985                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        719.462530                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5606717478                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4502680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 124732631022                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4427842440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2353450275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13788675180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6375937680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      10644335520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      58632031980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2404996320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        98627269395                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        731.428253                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5512473227                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4502680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 124826875273                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1146                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          574                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7002128.048780                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12395087.162601                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          574    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     55552500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            574                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   130822807000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   4019221500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     25063916                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        25063916                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     25063916                       # number of overall hits
system.cpu1.icache.overall_hits::total       25063916                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        33420                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33420                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        33420                       # number of overall misses
system.cpu1.icache.overall_misses::total        33420                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2195436000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2195436000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2195436000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2195436000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     25097336                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     25097336                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     25097336                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     25097336                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001332                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001332                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001332                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001332                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65692.280072                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65692.280072                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65692.280072                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65692.280072                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1850                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    38.541667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30833                       # number of writebacks
system.cpu1.icache.writebacks::total            30833                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2587                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2587                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2587                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2587                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30833                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30833                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30833                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30833                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2015610000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2015610000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2015610000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2015610000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001229                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001229                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001229                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001229                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65371.841858                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65371.841858                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65371.841858                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65371.841858                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30833                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     25063916                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       25063916                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        33420                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33420                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2195436000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2195436000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     25097336                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     25097336                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001332                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001332                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65692.280072                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65692.280072                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2587                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2587                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30833                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30833                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2015610000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2015610000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001229                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001229                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65371.841858                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65371.841858                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           25617359                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30865                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           829.980852                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         50225505                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        50225505                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17002460                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17002460                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17002460                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17002460                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     11718043                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11718043                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     11718043                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11718043                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 813684673018                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 813684673018                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 813684673018                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 813684673018                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     28720503                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     28720503                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     28720503                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     28720503                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.408003                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.408003                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.408003                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.408003                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 69438.614709                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69438.614709                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 69438.614709                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69438.614709                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     26048791                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          174                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           341627                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    76.249216                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           58                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1677750                       # number of writebacks
system.cpu1.dcache.writebacks::total          1677750                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10062770                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10062770                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10062770                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10062770                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1655273                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1655273                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1655273                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1655273                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 136067406743                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 136067406743                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 136067406743                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 136067406743                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.057634                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.057634                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.057634                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.057634                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82202.396066                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82202.396066                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82202.396066                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82202.396066                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1677750                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11364139                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11364139                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3562822                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3562822                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 228044513000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 228044513000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14926961                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14926961                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.238684                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.238684                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 64006.709569                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64006.709569                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2800600                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2800600                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       762222                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       762222                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  63446903500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  63446903500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.051063                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.051063                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83239.402038                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83239.402038                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5638321                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5638321                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8155221                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8155221                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 585640160018                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 585640160018                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     13793542                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13793542                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.591235                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.591235                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71811.684811                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71811.684811                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      7262170                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      7262170                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       893051                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       893051                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  72620503243                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  72620503243                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064744                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064744                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 81317.308018                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81317.308018                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        72882                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        72882                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          731                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          731                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     25718500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     25718500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        73613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        73613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.009930                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.009930                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35182.626539                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35182.626539                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          603                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          603                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     21354000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     21354000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008191                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008191                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 35412.935323                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35412.935323                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        70557                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        70557                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1803                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1803                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12668500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12668500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        72360                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        72360                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.024917                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.024917                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7026.344981                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7026.344981                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1802                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1802                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     10887500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10887500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.024903                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.024903                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6041.897891                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6041.897891                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       471500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       471500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       450500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       450500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9494                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9494                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        31956                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        31956                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2961649350                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2961649350                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        41450                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        41450                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.770953                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.770953                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 92678.975779                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 92678.975779                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            4                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        31952                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        31952                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2929660350                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2929660350                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.770856                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.770856                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 91689.420068                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 91689.420068                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.842784                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18851776                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1684795                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.189359                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.842784                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995087                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995087                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         59500618                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        59500618                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 134842028500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1631882                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4874397                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1051747                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4003585                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3049211                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6307                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3629                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9936                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           46                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           46                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1883454                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1883455                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         97791                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1534092                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          953                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          953                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       200872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5194154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        92499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5047047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10534572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8570496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    221014336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3946624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    214796992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              448328448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9496912                       # Total snoops (count)
system.tol2bus.snoopTraffic                 155929280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13002026                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.216453                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.417190                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10216603     78.58%     78.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2756516     21.20%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  28907      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13002026                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7018158763                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2606258983                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         100767833                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2533478263                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          46490018                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
