// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module crosscorr_sqrt_fixed_33_3_s (
        ap_clk,
        ap_rst,
        x,
        ap_return
);


input   ap_clk;
input   ap_rst;
input  [32:0] x;
output  [31:0] ap_return;

reg   [32:0] x_read_reg_4639;
wire    ap_block_pp0_stage0_11001;
reg   [32:0] x_read_reg_4639_pp0_iter1_reg;
reg   [32:0] x_read_reg_4639_pp0_iter2_reg;
reg   [32:0] x_read_reg_4639_pp0_iter3_reg;
reg   [32:0] x_read_reg_4639_pp0_iter4_reg;
reg   [32:0] x_read_reg_4639_pp0_iter5_reg;
reg   [32:0] x_read_reg_4639_pp0_iter6_reg;
reg   [32:0] x_read_reg_4639_pp0_iter7_reg;
reg   [32:0] x_read_reg_4639_pp0_iter8_reg;
reg   [32:0] x_read_reg_4639_pp0_iter9_reg;
reg   [32:0] x_read_reg_4639_pp0_iter10_reg;
reg   [32:0] x_read_reg_4639_pp0_iter11_reg;
reg   [32:0] x_read_reg_4639_pp0_iter12_reg;
reg   [32:0] x_read_reg_4639_pp0_iter13_reg;
reg   [32:0] x_read_reg_4639_pp0_iter14_reg;
reg   [32:0] x_read_reg_4639_pp0_iter15_reg;
reg   [32:0] x_read_reg_4639_pp0_iter16_reg;
reg   [32:0] x_read_reg_4639_pp0_iter17_reg;
reg   [32:0] x_read_reg_4639_pp0_iter18_reg;
reg   [32:0] x_read_reg_4639_pp0_iter19_reg;
reg   [32:0] x_read_reg_4639_pp0_iter20_reg;
reg   [32:0] x_read_reg_4639_pp0_iter21_reg;
reg   [32:0] x_read_reg_4639_pp0_iter22_reg;
reg   [32:0] x_read_reg_4639_pp0_iter23_reg;
reg   [32:0] x_read_reg_4639_pp0_iter24_reg;
reg   [32:0] x_read_reg_4639_pp0_iter25_reg;
wire   [0:0] tmp_15_fu_402_p3;
reg   [0:0] tmp_15_reg_4644;
wire   [0:0] icmp_ln258_fu_422_p2;
reg   [0:0] icmp_ln258_reg_4649;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter1_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter2_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter3_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter4_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter5_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter6_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter7_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter8_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter9_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter10_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter11_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter12_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter13_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter14_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter15_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter16_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter17_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter18_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter19_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter20_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter21_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter22_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter23_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter24_reg;
reg   [0:0] icmp_ln258_reg_4649_pp0_iter25_reg;
wire   [0:0] res_I_fu_428_p2;
reg   [0:0] res_I_reg_4655;
reg   [0:0] res_I_reg_4655_pp0_iter1_reg;
reg   [0:0] res_I_reg_4655_pp0_iter2_reg;
reg   [0:0] res_I_reg_4655_pp0_iter3_reg;
reg   [0:0] res_I_reg_4655_pp0_iter4_reg;
reg   [0:0] res_I_reg_4655_pp0_iter5_reg;
reg   [0:0] res_I_reg_4655_pp0_iter6_reg;
reg   [0:0] res_I_reg_4655_pp0_iter7_reg;
reg   [0:0] res_I_reg_4655_pp0_iter8_reg;
reg   [0:0] res_I_reg_4655_pp0_iter9_reg;
reg   [0:0] res_I_reg_4655_pp0_iter10_reg;
reg   [0:0] res_I_reg_4655_pp0_iter11_reg;
reg   [0:0] res_I_reg_4655_pp0_iter12_reg;
reg   [0:0] res_I_reg_4655_pp0_iter13_reg;
reg   [0:0] res_I_reg_4655_pp0_iter14_reg;
reg   [0:0] res_I_reg_4655_pp0_iter15_reg;
reg   [0:0] res_I_reg_4655_pp0_iter16_reg;
reg   [0:0] res_I_reg_4655_pp0_iter17_reg;
reg   [0:0] res_I_reg_4655_pp0_iter18_reg;
reg   [0:0] res_I_reg_4655_pp0_iter19_reg;
reg   [0:0] res_I_reg_4655_pp0_iter20_reg;
reg   [0:0] res_I_reg_4655_pp0_iter21_reg;
reg   [0:0] res_I_reg_4655_pp0_iter22_reg;
reg   [0:0] res_I_reg_4655_pp0_iter23_reg;
reg   [0:0] res_I_reg_4655_pp0_iter24_reg;
wire   [0:0] x_l_I_fu_434_p2;
reg   [0:0] x_l_I_reg_4690;
wire   [0:0] icmp_ln308_fu_474_p2;
reg   [0:0] icmp_ln308_reg_4695;
wire   [0:0] or_ln295_1_fu_486_p2;
reg   [0:0] or_ln295_1_reg_4700;
wire   [30:0] x_l_FH_62_fu_492_p3;
reg   [30:0] x_l_FH_62_reg_4706;
wire   [1:0] zext_ln216_fu_500_p1;
reg   [1:0] zext_ln216_reg_4713;
reg   [1:0] zext_ln216_reg_4713_pp0_iter2_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter3_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter4_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter5_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter6_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter7_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter8_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter9_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter10_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter11_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter12_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter13_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter14_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter15_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter16_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter17_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter18_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter19_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter20_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter21_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter22_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter23_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter24_reg;
reg   [1:0] zext_ln216_reg_4713_pp0_iter25_reg;
wire   [2:0] x_l_I_7_fu_612_p3;
reg   [2:0] x_l_I_7_reg_4718;
wire   [30:0] x_l_FH_63_fu_620_p3;
reg   [30:0] x_l_FH_63_reg_4725;
wire   [30:0] res_FH_2_fu_627_p3;
reg   [30:0] res_FH_2_reg_4732;
reg   [2:0] tmp_4_reg_4738;
wire  signed [2:0] x_l_I_10_fu_697_p3;
reg  signed [2:0] x_l_I_10_reg_4743;
wire   [30:0] x_l_FH_64_fu_705_p3;
reg   [30:0] x_l_FH_64_reg_4748;
wire   [30:0] res_FH_4_fu_712_p3;
reg   [30:0] res_FH_4_reg_4753;
wire   [0:0] icmp_ln295_5_fu_740_p2;
reg   [0:0] icmp_ln295_5_reg_4759;
wire   [0:0] icmp_ln295_6_fu_746_p2;
reg   [0:0] icmp_ln295_6_reg_4764;
wire   [30:0] x_l_FH_7_fu_752_p2;
reg   [30:0] x_l_FH_7_reg_4770;
wire   [3:0] x_l_I_16_fu_877_p3;
reg   [3:0] x_l_I_16_reg_4775;
wire   [30:0] x_l_FH_66_fu_885_p3;
reg   [30:0] x_l_FH_66_reg_4782;
wire   [30:0] res_FH_8_fu_893_p3;
reg   [30:0] res_FH_8_reg_4789;
reg   [5:0] tmp_9_reg_4795;
wire   [3:0] x_l_I_19_fu_963_p3;
reg   [3:0] x_l_I_19_reg_4800;
wire   [30:0] x_l_FH_67_fu_971_p3;
reg   [30:0] x_l_FH_67_reg_4806;
wire   [30:0] res_FH_10_fu_978_p3;
reg   [30:0] res_FH_10_reg_4811;
wire   [0:0] icmp_ln295_11_fu_1006_p2;
reg   [0:0] icmp_ln295_11_reg_4817;
wire   [0:0] icmp_ln295_12_fu_1012_p2;
reg   [0:0] icmp_ln295_12_reg_4822;
wire   [30:0] x_l_FH_13_fu_1018_p2;
reg   [30:0] x_l_FH_13_reg_4828;
wire   [4:0] x_l_I_25_fu_1142_p3;
reg   [4:0] x_l_I_25_reg_4833;
wire   [30:0] x_l_FH_69_fu_1150_p3;
reg   [30:0] x_l_FH_69_reg_4840;
wire   [30:0] res_FH_14_fu_1158_p3;
reg   [30:0] res_FH_14_reg_4847;
reg   [8:0] tmp_3_reg_4853;
wire   [4:0] x_l_I_28_fu_1228_p3;
reg   [4:0] x_l_I_28_reg_4858;
wire   [30:0] x_l_FH_70_fu_1236_p3;
reg   [30:0] x_l_FH_70_reg_4864;
wire   [30:0] res_FH_16_fu_1243_p3;
reg   [30:0] res_FH_16_reg_4869;
wire   [0:0] icmp_ln295_17_fu_1271_p2;
reg   [0:0] icmp_ln295_17_reg_4875;
wire   [0:0] icmp_ln295_18_fu_1277_p2;
reg   [0:0] icmp_ln295_18_reg_4880;
wire   [30:0] x_l_FH_19_fu_1283_p2;
reg   [30:0] x_l_FH_19_reg_4886;
wire   [4:0] x_l_I_34_fu_1403_p3;
reg   [4:0] x_l_I_34_reg_4891;
wire   [30:0] x_l_FH_72_fu_1411_p3;
reg   [30:0] x_l_FH_72_reg_4898;
wire   [30:0] res_FH_20_fu_1419_p3;
reg   [30:0] res_FH_20_reg_4905;
reg   [11:0] tmp_10_reg_4911;
wire   [4:0] x_l_I_37_fu_1489_p3;
reg   [4:0] x_l_I_37_reg_4916;
wire   [30:0] x_l_FH_73_fu_1497_p3;
reg   [30:0] x_l_FH_73_reg_4922;
wire   [30:0] res_FH_22_fu_1504_p3;
reg   [30:0] res_FH_22_reg_4927;
wire   [0:0] icmp_ln295_23_fu_1532_p2;
reg   [0:0] icmp_ln295_23_reg_4933;
wire   [0:0] icmp_ln295_24_fu_1538_p2;
reg   [0:0] icmp_ln295_24_reg_4938;
wire   [30:0] x_l_FH_25_fu_1544_p2;
reg   [30:0] x_l_FH_25_reg_4944;
wire   [4:0] x_l_I_43_fu_1664_p3;
reg   [4:0] x_l_I_43_reg_4949;
wire   [30:0] x_l_FH_75_fu_1672_p3;
reg   [30:0] x_l_FH_75_reg_4956;
wire   [30:0] res_FH_26_fu_1680_p3;
reg   [30:0] res_FH_26_reg_4963;
reg   [14:0] tmp_13_reg_4969;
wire  signed [4:0] x_l_I_46_fu_1750_p3;
reg  signed [4:0] x_l_I_46_reg_4974;
wire   [30:0] x_l_FH_76_fu_1758_p3;
reg   [30:0] x_l_FH_76_reg_4979;
wire   [30:0] res_FH_28_fu_1765_p3;
reg   [30:0] res_FH_28_reg_4984;
wire   [0:0] icmp_ln295_29_fu_1795_p2;
reg   [0:0] icmp_ln295_29_reg_4990;
wire   [0:0] icmp_ln295_30_fu_1801_p2;
reg   [0:0] icmp_ln295_30_reg_4995;
wire   [30:0] x_l_FH_31_fu_1817_p2;
reg   [30:0] x_l_FH_31_reg_5001;
wire   [30:0] x_l_FH_77_fu_1860_p3;
reg   [30:0] x_l_FH_77_reg_5006;
wire   [16:0] sub_ln312_fu_2012_p2;
reg   [16:0] sub_ln312_reg_5012;
wire   [0:0] or_ln295_3_fu_2034_p2;
reg   [0:0] or_ln295_3_reg_5017;
wire   [5:0] x_l_I_52_fu_2040_p3;
reg   [5:0] x_l_I_52_reg_5022;
reg   [5:0] x_l_I_52_reg_5022_pp0_iter12_reg;
wire   [30:0] x_l_FL_29_fu_2048_p3;
reg   [30:0] x_l_FL_29_reg_5029;
reg   [30:0] x_l_FL_29_reg_5029_pp0_iter12_reg;
wire   [30:0] res_FH_32_fu_2056_p3;
reg   [30:0] res_FH_32_reg_5037;
reg   [30:0] res_FH_32_reg_5037_pp0_iter12_reg;
reg   [3:0] tmp_18_reg_5043;
reg   [13:0] tmp_19_reg_5048;
wire   [30:0] x_l_FH_78_fu_2092_p3;
reg   [30:0] x_l_FH_78_reg_5053;
wire   [0:0] icmp_ln295_37_fu_2130_p2;
reg   [0:0] icmp_ln295_37_reg_5058;
wire   [0:0] delta_1_fu_2153_p2;
reg   [0:0] delta_1_reg_5063;
wire   [30:0] x_l_FL_3_fu_2158_p2;
reg   [30:0] x_l_FL_3_reg_5068;
wire   [0:0] icmp_ln308_2_fu_2163_p2;
reg   [0:0] icmp_ln308_2_reg_5073;
wire   [30:0] x_l_FH_35_fu_2187_p2;
reg   [30:0] x_l_FH_35_reg_5078;
wire   [0:0] or_ln295_5_fu_2199_p2;
reg   [0:0] or_ln295_5_reg_5083;
wire   [30:0] x_l_FH_79_fu_2242_p3;
reg   [30:0] x_l_FH_79_reg_5091;
wire   [30:0] res_FH_34_fu_2252_p3;
reg   [30:0] res_FH_34_reg_5097;
wire   [14:0] sub_ln312_2_fu_2389_p2;
reg   [14:0] sub_ln312_2_reg_5103;
wire   [0:0] or_ln295_7_fu_2401_p2;
reg   [0:0] or_ln295_7_reg_5108;
wire   [5:0] x_l_I_58_fu_2407_p3;
reg   [5:0] x_l_I_58_reg_5114;
reg   [5:0] x_l_I_58_reg_5114_pp0_iter14_reg;
wire   [30:0] x_l_FL_31_fu_2415_p3;
reg   [30:0] x_l_FL_31_reg_5121;
reg   [30:0] x_l_FL_31_reg_5121_pp0_iter14_reg;
wire   [30:0] x_l_FH_80_fu_2440_p3;
reg   [30:0] x_l_FH_80_reg_5129;
wire   [30:0] res_FH_36_fu_2446_p3;
reg   [30:0] res_FH_36_reg_5135;
wire   [0:0] icmp_ln295_45_fu_2506_p2;
reg   [0:0] icmp_ln295_45_reg_5141;
wire   [0:0] delta_3_fu_2529_p2;
reg   [0:0] delta_3_reg_5146;
wire   [30:0] x_l_FL_7_fu_2534_p2;
reg   [30:0] x_l_FL_7_reg_5151;
wire   [0:0] icmp_ln308_4_fu_2539_p2;
reg   [0:0] icmp_ln308_4_reg_5156;
wire   [13:0] sub_ln312_3_fu_2553_p2;
reg   [13:0] sub_ln312_3_reg_5161;
wire   [0:0] or_ln295_9_fu_2565_p2;
reg   [0:0] or_ln295_9_reg_5166;
wire   [5:0] x_l_I_61_fu_2609_p3;
reg   [5:0] x_l_I_61_reg_5174;
wire   [30:0] x_l_FH_81_fu_2616_p3;
reg   [30:0] x_l_FH_81_reg_5180;
wire   [30:0] x_l_FL_32_fu_2622_p3;
reg   [30:0] x_l_FL_32_reg_5186;
wire   [30:0] res_FH_38_fu_2627_p3;
reg   [30:0] res_FH_38_reg_5191;
wire   [0:0] icmp_ln295_49_fu_2688_p2;
reg   [0:0] icmp_ln295_49_reg_5197;
wire   [0:0] delta_4_fu_2712_p2;
reg   [0:0] delta_4_reg_5202;
wire   [30:0] x_l_FL_9_fu_2718_p2;
reg   [30:0] x_l_FL_9_reg_5207;
wire   [0:0] icmp_ln308_5_fu_2724_p2;
reg   [0:0] icmp_ln308_5_reg_5212;
wire   [12:0] sub_ln312_4_fu_2738_p2;
reg   [12:0] sub_ln312_4_reg_5217;
wire   [0:0] or_ln295_11_fu_2750_p2;
reg   [0:0] or_ln295_11_reg_5222;
wire   [5:0] x_l_I_64_fu_2794_p3;
reg   [5:0] x_l_I_64_reg_5230;
wire   [30:0] x_l_FH_82_fu_2801_p3;
reg   [30:0] x_l_FH_82_reg_5236;
wire   [30:0] x_l_FL_33_fu_2807_p3;
reg   [30:0] x_l_FL_33_reg_5242;
wire   [30:0] res_FH_40_fu_2812_p3;
reg   [30:0] res_FH_40_reg_5247;
wire   [0:0] icmp_ln295_53_fu_2873_p2;
reg   [0:0] icmp_ln295_53_reg_5253;
wire   [0:0] delta_5_fu_2897_p2;
reg   [0:0] delta_5_reg_5258;
wire   [30:0] x_l_FL_11_fu_2903_p2;
reg   [30:0] x_l_FL_11_reg_5263;
wire   [0:0] icmp_ln308_6_fu_2909_p2;
reg   [0:0] icmp_ln308_6_reg_5268;
wire   [11:0] sub_ln312_5_fu_2923_p2;
reg   [11:0] sub_ln312_5_reg_5273;
wire   [0:0] or_ln295_13_fu_2935_p2;
reg   [0:0] or_ln295_13_reg_5278;
wire   [5:0] x_l_I_67_fu_2979_p3;
reg   [5:0] x_l_I_67_reg_5286;
wire   [30:0] x_l_FH_83_fu_2986_p3;
reg   [30:0] x_l_FH_83_reg_5292;
wire   [30:0] x_l_FL_34_fu_2992_p3;
reg   [30:0] x_l_FL_34_reg_5298;
wire   [30:0] res_FH_42_fu_2997_p3;
reg   [30:0] res_FH_42_reg_5303;
wire   [0:0] icmp_ln295_57_fu_3058_p2;
reg   [0:0] icmp_ln295_57_reg_5309;
wire   [0:0] delta_6_fu_3082_p2;
reg   [0:0] delta_6_reg_5314;
wire   [30:0] x_l_FL_13_fu_3088_p2;
reg   [30:0] x_l_FL_13_reg_5319;
wire   [0:0] icmp_ln308_7_fu_3094_p2;
reg   [0:0] icmp_ln308_7_reg_5324;
wire   [10:0] sub_ln312_6_fu_3108_p2;
reg   [10:0] sub_ln312_6_reg_5329;
wire   [0:0] or_ln295_15_fu_3120_p2;
reg   [0:0] or_ln295_15_reg_5334;
wire   [5:0] x_l_I_70_fu_3164_p3;
reg   [5:0] x_l_I_70_reg_5342;
wire   [30:0] x_l_FH_84_fu_3171_p3;
reg   [30:0] x_l_FH_84_reg_5348;
wire   [30:0] x_l_FL_35_fu_3177_p3;
reg   [30:0] x_l_FL_35_reg_5354;
wire   [30:0] res_FH_44_fu_3182_p3;
reg   [30:0] res_FH_44_reg_5359;
wire   [0:0] icmp_ln295_61_fu_3243_p2;
reg   [0:0] icmp_ln295_61_reg_5365;
wire   [0:0] delta_7_fu_3267_p2;
reg   [0:0] delta_7_reg_5370;
wire   [30:0] x_l_FL_15_fu_3273_p2;
reg   [30:0] x_l_FL_15_reg_5375;
wire   [0:0] icmp_ln308_8_fu_3279_p2;
reg   [0:0] icmp_ln308_8_reg_5380;
wire   [9:0] sub_ln312_7_fu_3293_p2;
reg   [9:0] sub_ln312_7_reg_5385;
wire   [0:0] or_ln295_17_fu_3305_p2;
reg   [0:0] or_ln295_17_reg_5390;
wire   [5:0] x_l_I_73_fu_3349_p3;
reg   [5:0] x_l_I_73_reg_5398;
wire   [30:0] x_l_FH_85_fu_3356_p3;
reg   [30:0] x_l_FH_85_reg_5404;
wire   [30:0] x_l_FL_36_fu_3362_p3;
reg   [30:0] x_l_FL_36_reg_5410;
wire   [30:0] res_FH_46_fu_3367_p3;
reg   [30:0] res_FH_46_reg_5415;
wire   [0:0] icmp_ln295_65_fu_3428_p2;
reg   [0:0] icmp_ln295_65_reg_5421;
wire   [0:0] delta_8_fu_3452_p2;
reg   [0:0] delta_8_reg_5426;
wire   [30:0] x_l_FL_17_fu_3458_p2;
reg   [30:0] x_l_FL_17_reg_5431;
wire   [0:0] icmp_ln308_9_fu_3464_p2;
reg   [0:0] icmp_ln308_9_reg_5436;
wire   [8:0] sub_ln312_8_fu_3478_p2;
reg   [8:0] sub_ln312_8_reg_5441;
wire   [0:0] or_ln295_19_fu_3490_p2;
reg   [0:0] or_ln295_19_reg_5446;
wire   [5:0] x_l_I_76_fu_3534_p3;
reg   [5:0] x_l_I_76_reg_5454;
wire   [30:0] x_l_FH_86_fu_3541_p3;
reg   [30:0] x_l_FH_86_reg_5460;
wire   [30:0] x_l_FL_37_fu_3547_p3;
reg   [30:0] x_l_FL_37_reg_5466;
wire   [30:0] res_FH_48_fu_3552_p3;
reg   [30:0] res_FH_48_reg_5471;
wire   [0:0] icmp_ln295_69_fu_3613_p2;
reg   [0:0] icmp_ln295_69_reg_5477;
wire   [0:0] delta_9_fu_3637_p2;
reg   [0:0] delta_9_reg_5482;
wire   [30:0] x_l_FL_19_fu_3643_p2;
reg   [30:0] x_l_FL_19_reg_5487;
wire   [0:0] icmp_ln308_10_fu_3649_p2;
reg   [0:0] icmp_ln308_10_reg_5492;
wire   [7:0] sub_ln312_9_fu_3663_p2;
reg   [7:0] sub_ln312_9_reg_5497;
wire   [0:0] or_ln295_21_fu_3675_p2;
reg   [0:0] or_ln295_21_reg_5502;
wire   [5:0] x_l_I_79_fu_3719_p3;
reg   [5:0] x_l_I_79_reg_5510;
wire   [30:0] x_l_FH_87_fu_3726_p3;
reg   [30:0] x_l_FH_87_reg_5516;
wire   [30:0] x_l_FL_38_fu_3732_p3;
reg   [30:0] x_l_FL_38_reg_5522;
wire   [30:0] res_FH_50_fu_3737_p3;
reg   [30:0] res_FH_50_reg_5527;
wire   [0:0] icmp_ln295_73_fu_3798_p2;
reg   [0:0] icmp_ln295_73_reg_5533;
wire   [0:0] delta_10_fu_3822_p2;
reg   [0:0] delta_10_reg_5538;
wire   [30:0] x_l_FL_21_fu_3828_p2;
reg   [30:0] x_l_FL_21_reg_5543;
wire   [0:0] icmp_ln308_11_fu_3834_p2;
reg   [0:0] icmp_ln308_11_reg_5548;
wire   [6:0] sub_ln312_10_fu_3848_p2;
reg   [6:0] sub_ln312_10_reg_5553;
wire   [0:0] or_ln295_23_fu_3860_p2;
reg   [0:0] or_ln295_23_reg_5558;
wire   [5:0] x_l_I_82_fu_3904_p3;
reg   [5:0] x_l_I_82_reg_5566;
wire   [30:0] x_l_FH_88_fu_3911_p3;
reg   [30:0] x_l_FH_88_reg_5572;
wire   [30:0] x_l_FL_39_fu_3917_p3;
reg   [30:0] x_l_FL_39_reg_5578;
wire   [30:0] res_FH_52_fu_3922_p3;
reg   [30:0] res_FH_52_reg_5583;
wire   [0:0] icmp_ln295_77_fu_3983_p2;
reg   [0:0] icmp_ln295_77_reg_5589;
wire   [0:0] delta_11_fu_4007_p2;
reg   [0:0] delta_11_reg_5594;
wire   [30:0] x_l_FL_23_fu_4013_p2;
reg   [30:0] x_l_FL_23_reg_5599;
wire   [0:0] icmp_ln308_12_fu_4019_p2;
reg   [0:0] icmp_ln308_12_reg_5604;
wire   [5:0] sub_ln312_11_fu_4033_p2;
reg   [5:0] sub_ln312_11_reg_5609;
wire   [0:0] or_ln295_25_fu_4045_p2;
reg   [0:0] or_ln295_25_reg_5614;
wire   [5:0] x_l_I_85_fu_4089_p3;
reg   [5:0] x_l_I_85_reg_5622;
wire   [30:0] x_l_FH_89_fu_4096_p3;
reg   [30:0] x_l_FH_89_reg_5628;
wire   [30:0] x_l_FL_40_fu_4102_p3;
reg   [30:0] x_l_FL_40_reg_5634;
wire   [30:0] res_FH_54_fu_4107_p3;
reg   [30:0] res_FH_54_reg_5639;
wire   [0:0] icmp_ln295_81_fu_4168_p2;
reg   [0:0] icmp_ln295_81_reg_5645;
wire   [0:0] delta_12_fu_4192_p2;
reg   [0:0] delta_12_reg_5650;
wire   [30:0] x_l_FL_25_fu_4198_p2;
reg   [30:0] x_l_FL_25_reg_5655;
wire   [0:0] icmp_ln308_13_fu_4204_p2;
reg   [0:0] icmp_ln308_13_reg_5660;
wire   [4:0] sub_ln312_12_fu_4218_p2;
reg   [4:0] sub_ln312_12_reg_5665;
wire   [0:0] or_ln295_27_fu_4230_p2;
reg   [0:0] or_ln295_27_reg_5670;
wire   [5:0] x_l_I_88_fu_4274_p3;
reg   [5:0] x_l_I_88_reg_5678;
wire   [30:0] x_l_FH_90_fu_4281_p3;
reg   [30:0] x_l_FH_90_reg_5684;
wire   [30:0] x_l_FL_41_fu_4287_p3;
reg   [30:0] x_l_FL_41_reg_5690;
wire   [30:0] res_FH_56_fu_4292_p3;
reg   [30:0] res_FH_56_reg_5696;
wire   [30:0] mul_FL_13_fu_4333_p3;
reg   [30:0] mul_FL_13_reg_5702;
wire   [0:0] icmp_ln295_85_fu_4353_p2;
reg   [0:0] icmp_ln295_85_reg_5707;
wire   [0:0] delta_13_fu_4377_p2;
reg   [0:0] delta_13_reg_5712;
wire   [0:0] icmp_ln308_14_fu_4383_p2;
reg   [0:0] icmp_ln308_14_reg_5717;
wire   [3:0] sub_ln312_13_fu_4397_p2;
reg   [3:0] sub_ln312_13_reg_5722;
wire   [0:0] or_ln295_29_fu_4409_p2;
reg   [0:0] or_ln295_29_reg_5727;
wire   [30:0] res_FH_58_fu_4480_p3;
reg   [30:0] res_FH_58_reg_5735;
wire   [0:0] or_ln295_31_fu_4553_p2;
reg   [0:0] or_ln295_31_reg_5741;
wire    ap_block_pp0_stage0;
wire   [29:0] trunc_ln213_fu_410_p1;
wire   [1:0] trunc_ln_fu_392_p4;
wire   [1:0] tmp_35_fu_452_p4;
wire   [0:0] icmp_ln295_fu_462_p2;
wire   [0:0] xor_ln295_fu_446_p2;
wire   [30:0] x_l_FH_61_fu_414_p3;
wire   [0:0] and_ln295_29_fu_440_p2;
wire   [0:0] and_ln295_fu_468_p2;
wire   [30:0] x_l_FH_fu_480_p2;
wire   [0:0] x_l_I_1_fu_506_p2;
wire   [1:0] select_ln212_fu_510_p3;
wire   [1:0] zext_ln216_1_fu_503_p1;
wire   [1:0] x_l_I_2_fu_518_p3;
wire   [1:0] x_l_I_3_fu_525_p2;
wire  signed [1:0] x_l_I_4_fu_531_p3;
wire   [30:0] res_FH_fu_538_p3;
wire   [1:0] tmp_2_fu_549_p3;
wire   [30:0] mul_FH_fu_557_p4;
wire   [0:0] icmp_ln295_1_fu_566_p2;
wire   [0:0] icmp_ln295_2_fu_572_p2;
wire  signed [2:0] sext_ln217_fu_545_p1;
wire   [2:0] x_l_I_5_fu_583_p2;
wire   [0:0] and_ln295_30_fu_577_p2;
wire   [2:0] x_l_I_6_fu_589_p3;
wire   [30:0] x_l_FH_3_fu_597_p2;
wire   [30:0] res_FH_1_fu_602_p4;
wire   [29:0] mul_FH_1_fu_643_p4;
wire   [30:0] zext_ln285_fu_651_p1;
wire   [0:0] icmp_ln295_3_fu_655_p2;
wire   [0:0] icmp_ln295_4_fu_660_p2;
wire   [2:0] x_l_I_8_fu_671_p2;
wire   [0:0] and_ln295_1_fu_665_p2;
wire   [2:0] x_l_I_9_fu_676_p3;
wire   [30:0] x_l_FH_5_fu_683_p2;
wire   [30:0] res_FH_3_fu_688_p4;
wire   [3:0] tmp_5_fu_719_p3;
wire   [28:0] mul_FH_2_fu_727_p4;
wire   [30:0] zext_ln285_1_fu_736_p1;
wire  signed [3:0] sext_ln217_1_fu_758_p1;
wire   [3:0] x_l_I_11_fu_765_p2;
wire   [0:0] and_ln295_2_fu_761_p2;
wire   [3:0] x_l_I_12_fu_771_p3;
wire   [30:0] res_FH_5_fu_778_p4;
wire   [30:0] res_FH_6_fu_801_p3;
wire   [4:0] tmp_8_fu_808_p3;
wire   [27:0] mul_FH_3_fu_816_p4;
wire   [3:0] x_l_I_13_fu_787_p3;
wire   [30:0] x_l_FH_65_fu_795_p3;
wire   [30:0] zext_ln285_2_fu_825_p1;
wire   [0:0] icmp_ln295_7_fu_829_p2;
wire   [0:0] icmp_ln295_8_fu_835_p2;
wire   [3:0] x_l_I_14_fu_847_p2;
wire   [0:0] and_ln295_3_fu_841_p2;
wire   [3:0] x_l_I_15_fu_853_p3;
wire   [30:0] x_l_FH_9_fu_861_p2;
wire   [30:0] res_FH_7_fu_867_p4;
wire   [26:0] mul_FH_4_fu_909_p4;
wire   [30:0] zext_ln285_3_fu_917_p1;
wire   [0:0] icmp_ln295_9_fu_921_p2;
wire   [0:0] icmp_ln295_10_fu_926_p2;
wire   [3:0] x_l_I_17_fu_937_p2;
wire   [0:0] and_ln295_4_fu_931_p2;
wire   [3:0] x_l_I_18_fu_942_p3;
wire   [30:0] x_l_FH_11_fu_949_p2;
wire   [30:0] res_FH_9_fu_954_p4;
wire   [6:0] tmp_s_fu_985_p3;
wire   [25:0] mul_FH_5_fu_993_p4;
wire   [30:0] zext_ln285_4_fu_1002_p1;
wire   [3:0] x_l_I_20_fu_1028_p2;
wire   [0:0] and_ln295_5_fu_1024_p2;
wire   [3:0] x_l_I_21_fu_1033_p3;
wire   [30:0] res_FH_11_fu_1039_p4;
wire  signed [3:0] x_l_I_22_fu_1048_p3;
wire   [30:0] res_FH_12_fu_1062_p3;
wire   [7:0] tmp_1_fu_1073_p3;
wire   [24:0] mul_FH_6_fu_1081_p4;
wire   [30:0] x_l_FH_68_fu_1056_p3;
wire   [30:0] zext_ln285_5_fu_1090_p1;
wire   [0:0] icmp_ln295_13_fu_1094_p2;
wire   [0:0] icmp_ln295_14_fu_1100_p2;
wire  signed [4:0] sext_ln217_2_fu_1069_p1;
wire   [4:0] x_l_I_23_fu_1112_p2;
wire   [0:0] and_ln295_6_fu_1106_p2;
wire   [4:0] x_l_I_24_fu_1118_p3;
wire   [30:0] x_l_FH_15_fu_1126_p2;
wire   [30:0] res_FH_13_fu_1132_p4;
wire   [23:0] mul_FH_7_fu_1174_p4;
wire   [30:0] zext_ln285_6_fu_1182_p1;
wire   [0:0] icmp_ln295_15_fu_1186_p2;
wire   [0:0] icmp_ln295_16_fu_1191_p2;
wire   [4:0] x_l_I_26_fu_1202_p2;
wire   [0:0] and_ln295_7_fu_1196_p2;
wire   [4:0] x_l_I_27_fu_1207_p3;
wire   [30:0] x_l_FH_17_fu_1214_p2;
wire   [30:0] res_FH_15_fu_1219_p4;
wire   [9:0] tmp_6_fu_1250_p3;
wire   [22:0] mul_FH_8_fu_1258_p4;
wire   [30:0] zext_ln285_7_fu_1267_p1;
wire   [4:0] x_l_I_29_fu_1293_p2;
wire   [0:0] and_ln295_8_fu_1289_p2;
wire   [4:0] x_l_I_30_fu_1298_p3;
wire   [30:0] res_FH_17_fu_1304_p4;
wire   [30:0] res_FH_18_fu_1327_p3;
wire   [10:0] tmp_7_fu_1334_p3;
wire   [21:0] mul_FH_9_fu_1342_p4;
wire   [4:0] x_l_I_31_fu_1313_p3;
wire   [30:0] x_l_FH_71_fu_1321_p3;
wire   [30:0] zext_ln285_8_fu_1351_p1;
wire   [0:0] icmp_ln295_19_fu_1355_p2;
wire   [0:0] icmp_ln295_20_fu_1361_p2;
wire   [4:0] x_l_I_32_fu_1373_p2;
wire   [0:0] and_ln295_9_fu_1367_p2;
wire   [4:0] x_l_I_33_fu_1379_p3;
wire   [30:0] x_l_FH_21_fu_1387_p2;
wire   [30:0] res_FH_19_fu_1393_p4;
wire   [20:0] mul_FH_s_fu_1435_p4;
wire   [30:0] zext_ln285_9_fu_1443_p1;
wire   [0:0] icmp_ln295_21_fu_1447_p2;
wire   [0:0] icmp_ln295_22_fu_1452_p2;
wire   [4:0] x_l_I_35_fu_1463_p2;
wire   [0:0] and_ln295_10_fu_1457_p2;
wire   [4:0] x_l_I_36_fu_1468_p3;
wire   [30:0] x_l_FH_23_fu_1475_p2;
wire   [30:0] res_FH_21_fu_1480_p4;
wire   [12:0] tmp_11_fu_1511_p3;
wire   [19:0] mul_FH_10_fu_1519_p4;
wire   [30:0] zext_ln285_10_fu_1528_p1;
wire   [4:0] x_l_I_38_fu_1554_p2;
wire   [0:0] and_ln295_11_fu_1550_p2;
wire   [4:0] x_l_I_39_fu_1559_p3;
wire   [30:0] res_FH_23_fu_1565_p4;
wire   [30:0] res_FH_24_fu_1588_p3;
wire   [13:0] tmp_12_fu_1595_p3;
wire   [18:0] mul_FH_11_fu_1603_p4;
wire   [4:0] x_l_I_40_fu_1574_p3;
wire   [30:0] x_l_FH_74_fu_1582_p3;
wire   [30:0] zext_ln285_11_fu_1612_p1;
wire   [0:0] icmp_ln295_25_fu_1616_p2;
wire   [0:0] icmp_ln295_26_fu_1622_p2;
wire   [4:0] x_l_I_41_fu_1634_p2;
wire   [0:0] and_ln295_12_fu_1628_p2;
wire   [4:0] x_l_I_42_fu_1640_p3;
wire   [30:0] x_l_FH_27_fu_1648_p2;
wire   [30:0] res_FH_25_fu_1654_p4;
wire   [17:0] mul_FH_12_fu_1696_p4;
wire   [30:0] zext_ln285_12_fu_1704_p1;
wire   [0:0] icmp_ln295_27_fu_1708_p2;
wire   [0:0] icmp_ln295_28_fu_1713_p2;
wire   [4:0] x_l_I_44_fu_1724_p2;
wire   [0:0] and_ln295_13_fu_1718_p2;
wire   [4:0] x_l_I_45_fu_1729_p3;
wire   [30:0] x_l_FH_29_fu_1736_p2;
wire   [30:0] res_FH_27_fu_1741_p4;
wire   [15:0] tmp_14_fu_1772_p3;
wire   [16:0] mul_FH_13_fu_1780_p3;
wire   [30:0] zext_ln285_13_fu_1787_p1;
wire   [17:0] zext_ln285_14_fu_1791_p1;
wire   [17:0] xor_ln312_fu_1807_p2;
wire  signed [30:0] sext_ln312_fu_1813_p1;
wire  signed [5:0] sext_ln217_3_fu_1823_p1;
wire   [5:0] x_l_I_47_fu_1830_p2;
wire   [0:0] or_ln295_fu_1826_p2;
wire   [5:0] x_l_I_48_fu_1836_p3;
wire   [30:0] res_FH_29_fu_1843_p4;
wire   [30:0] res_FH_30_fu_1874_p3;
wire   [14:0] tmp_17_fu_1891_p4;
wire   [15:0] mul_FH_14_fu_1901_p3;
wire   [1:0] tmp_16_fu_1881_p4;
wire   [5:0] x_l_I_49_fu_1852_p3;
wire   [30:0] zext_ln285_15_fu_1908_p1;
wire   [30:0] x_l_FL_l_13_fu_1866_p3;
wire   [30:0] mul_FL_fu_1916_p3;
wire   [0:0] icmp_ln295_34_fu_1942_p2;
wire   [0:0] icmp_ln295_33_fu_1936_p2;
wire   [0:0] xor_ln295_1_fu_1948_p2;
wire   [0:0] delta_fu_1960_p2;
wire   [0:0] icmp_ln308_1_fu_1972_p2;
wire   [0:0] and_ln308_fu_1978_p2;
wire   [0:0] or_ln308_fu_1984_p2;
wire   [5:0] x_l_I_50_fu_1990_p2;
wire   [16:0] select_ln312_fu_2004_p3;
wire   [16:0] zext_ln285_16_fu_1912_p1;
wire   [0:0] icmp_ln295_32_fu_1930_p2;
wire   [0:0] and_ln295_14_fu_1954_p2;
wire   [0:0] or_ln295_2_fu_2028_p2;
wire   [0:0] icmp_ln295_31_fu_1924_p2;
wire   [5:0] x_l_I_51_fu_1996_p3;
wire   [30:0] x_l_FL_fu_1966_p2;
wire   [30:0] res_FH_31_fu_2018_p4;
wire  signed [30:0] sext_ln312_1_fu_2084_p1;
wire   [30:0] x_l_FH_33_fu_2087_p2;
wire   [14:0] mul_FH_15_fu_2098_p3;
wire   [30:0] zext_ln285_17_fu_2104_p1;
wire   [30:0] mul_FL_1_fu_2112_p3;
wire   [0:0] icmp_ln295_38_fu_2136_p2;
wire   [0:0] xor_ln295_2_fu_2141_p2;
wire   [15:0] select_ln312_1_fu_2169_p3;
wire   [15:0] zext_ln285_18_fu_2108_p1;
wire   [15:0] sub_ln312_1_fu_2177_p2;
wire  signed [30:0] sext_ln312_2_fu_2183_p1;
wire   [0:0] icmp_ln295_36_fu_2124_p2;
wire   [0:0] and_ln295_15_fu_2147_p2;
wire   [0:0] or_ln295_4_fu_2193_p2;
wire   [0:0] icmp_ln295_35_fu_2119_p2;
wire   [0:0] and_ln308_1_fu_2205_p2;
wire   [0:0] or_ln308_1_fu_2209_p2;
wire   [5:0] x_l_I_53_fu_2214_p2;
wire   [5:0] x_l_I_54_fu_2219_p3;
wire   [30:0] res_FH_33_fu_2226_p4;
wire   [12:0] tmp_21_fu_2268_p4;
wire   [13:0] mul_FH_16_fu_2278_p3;
wire   [5:0] tmp_20_fu_2258_p4;
wire   [5:0] x_l_I_55_fu_2235_p3;
wire   [30:0] zext_ln285_19_fu_2285_p1;
wire   [30:0] x_l_FL_30_fu_2247_p3;
wire   [30:0] mul_FL_2_fu_2293_p3;
wire   [0:0] icmp_ln295_42_fu_2319_p2;
wire   [0:0] icmp_ln295_41_fu_2313_p2;
wire   [0:0] xor_ln295_3_fu_2325_p2;
wire   [0:0] delta_2_fu_2337_p2;
wire   [0:0] icmp_ln308_3_fu_2349_p2;
wire   [0:0] and_ln308_2_fu_2355_p2;
wire   [0:0] or_ln308_2_fu_2361_p2;
wire   [5:0] x_l_I_56_fu_2367_p2;
wire   [14:0] select_ln312_2_fu_2381_p3;
wire   [14:0] zext_ln285_20_fu_2289_p1;
wire   [0:0] icmp_ln295_40_fu_2307_p2;
wire   [0:0] and_ln295_16_fu_2331_p2;
wire   [0:0] or_ln295_6_fu_2395_p2;
wire   [0:0] icmp_ln295_39_fu_2301_p2;
wire   [5:0] x_l_I_57_fu_2373_p3;
wire   [30:0] x_l_FL_5_fu_2343_p2;
wire  signed [30:0] sext_ln312_3_fu_2423_p1;
wire   [30:0] x_l_FH_37_fu_2426_p2;
wire   [30:0] res_FH_35_fu_2431_p4;
wire   [11:0] tmp_23_fu_2462_p4;
wire   [12:0] mul_FH_17_fu_2472_p3;
wire   [7:0] tmp_22_fu_2452_p4;
wire   [30:0] zext_ln285_21_fu_2479_p1;
wire   [30:0] mul_FL_3_fu_2487_p3;
wire   [0:0] icmp_ln295_46_fu_2512_p2;
wire   [0:0] xor_ln295_4_fu_2517_p2;
wire   [13:0] select_ln312_3_fu_2545_p3;
wire   [13:0] zext_ln285_22_fu_2483_p1;
wire   [0:0] icmp_ln295_44_fu_2500_p2;
wire   [0:0] and_ln295_17_fu_2523_p2;
wire   [0:0] or_ln295_8_fu_2559_p2;
wire   [0:0] icmp_ln295_43_fu_2495_p2;
wire   [0:0] and_ln308_3_fu_2571_p2;
wire   [0:0] or_ln308_3_fu_2575_p2;
wire   [5:0] x_l_I_59_fu_2580_p2;
wire  signed [30:0] sext_ln312_4_fu_2592_p1;
wire   [5:0] x_l_I_60_fu_2585_p3;
wire   [30:0] x_l_FH_39_fu_2595_p2;
wire   [30:0] res_FH_37_fu_2600_p4;
wire   [10:0] tmp_25_fu_2643_p4;
wire   [11:0] mul_FH_18_fu_2653_p3;
wire   [9:0] tmp_24_fu_2633_p4;
wire   [30:0] zext_ln285_23_fu_2660_p1;
wire   [30:0] mul_FL_4_fu_2668_p3;
wire   [0:0] icmp_ln295_50_fu_2694_p2;
wire   [0:0] xor_ln295_5_fu_2700_p2;
wire   [12:0] select_ln312_4_fu_2730_p3;
wire   [12:0] zext_ln285_24_fu_2664_p1;
wire   [0:0] icmp_ln295_48_fu_2682_p2;
wire   [0:0] and_ln295_18_fu_2706_p2;
wire   [0:0] or_ln295_10_fu_2744_p2;
wire   [0:0] icmp_ln295_47_fu_2676_p2;
wire   [0:0] and_ln308_4_fu_2756_p2;
wire   [0:0] or_ln308_4_fu_2760_p2;
wire   [5:0] x_l_I_62_fu_2765_p2;
wire  signed [30:0] sext_ln312_5_fu_2777_p1;
wire   [5:0] x_l_I_63_fu_2770_p3;
wire   [30:0] x_l_FH_41_fu_2780_p2;
wire   [30:0] res_FH_39_fu_2785_p4;
wire   [9:0] tmp_27_fu_2828_p4;
wire   [10:0] mul_FH_19_fu_2838_p3;
wire   [11:0] tmp_26_fu_2818_p4;
wire   [30:0] zext_ln285_25_fu_2845_p1;
wire   [30:0] mul_FL_5_fu_2853_p3;
wire   [0:0] icmp_ln295_54_fu_2879_p2;
wire   [0:0] xor_ln295_6_fu_2885_p2;
wire   [11:0] select_ln312_5_fu_2915_p3;
wire   [11:0] zext_ln285_26_fu_2849_p1;
wire   [0:0] icmp_ln295_52_fu_2867_p2;
wire   [0:0] and_ln295_19_fu_2891_p2;
wire   [0:0] or_ln295_12_fu_2929_p2;
wire   [0:0] icmp_ln295_51_fu_2861_p2;
wire   [0:0] and_ln308_5_fu_2941_p2;
wire   [0:0] or_ln308_5_fu_2945_p2;
wire   [5:0] x_l_I_65_fu_2950_p2;
wire  signed [30:0] sext_ln312_6_fu_2962_p1;
wire   [5:0] x_l_I_66_fu_2955_p3;
wire   [30:0] x_l_FH_43_fu_2965_p2;
wire   [30:0] res_FH_41_fu_2970_p4;
wire   [8:0] tmp_29_fu_3013_p4;
wire   [9:0] mul_FH_20_fu_3023_p3;
wire   [13:0] tmp_28_fu_3003_p4;
wire   [30:0] zext_ln285_27_fu_3030_p1;
wire   [30:0] mul_FL_6_fu_3038_p3;
wire   [0:0] icmp_ln295_58_fu_3064_p2;
wire   [0:0] xor_ln295_7_fu_3070_p2;
wire   [10:0] select_ln312_6_fu_3100_p3;
wire   [10:0] zext_ln285_28_fu_3034_p1;
wire   [0:0] icmp_ln295_56_fu_3052_p2;
wire   [0:0] and_ln295_20_fu_3076_p2;
wire   [0:0] or_ln295_14_fu_3114_p2;
wire   [0:0] icmp_ln295_55_fu_3046_p2;
wire   [0:0] and_ln308_6_fu_3126_p2;
wire   [0:0] or_ln308_6_fu_3130_p2;
wire   [5:0] x_l_I_68_fu_3135_p2;
wire  signed [30:0] sext_ln312_7_fu_3147_p1;
wire   [5:0] x_l_I_69_fu_3140_p3;
wire   [30:0] x_l_FH_45_fu_3150_p2;
wire   [30:0] res_FH_43_fu_3155_p4;
wire   [7:0] tmp_31_fu_3198_p4;
wire   [8:0] mul_FH_21_fu_3208_p3;
wire   [15:0] tmp_30_fu_3188_p4;
wire   [30:0] zext_ln285_29_fu_3215_p1;
wire   [30:0] mul_FL_7_fu_3223_p3;
wire   [0:0] icmp_ln295_62_fu_3249_p2;
wire   [0:0] xor_ln295_8_fu_3255_p2;
wire   [9:0] select_ln312_7_fu_3285_p3;
wire   [9:0] zext_ln285_30_fu_3219_p1;
wire   [0:0] icmp_ln295_60_fu_3237_p2;
wire   [0:0] and_ln295_21_fu_3261_p2;
wire   [0:0] or_ln295_16_fu_3299_p2;
wire   [0:0] icmp_ln295_59_fu_3231_p2;
wire   [0:0] and_ln308_7_fu_3311_p2;
wire   [0:0] or_ln308_7_fu_3315_p2;
wire   [5:0] x_l_I_71_fu_3320_p2;
wire  signed [30:0] sext_ln312_8_fu_3332_p1;
wire   [5:0] x_l_I_72_fu_3325_p3;
wire   [30:0] x_l_FH_47_fu_3335_p2;
wire   [30:0] res_FH_45_fu_3340_p4;
wire   [6:0] tmp_33_fu_3383_p4;
wire   [7:0] mul_FH_22_fu_3393_p3;
wire   [17:0] tmp_32_fu_3373_p4;
wire   [30:0] zext_ln285_31_fu_3400_p1;
wire   [30:0] mul_FL_8_fu_3408_p3;
wire   [0:0] icmp_ln295_66_fu_3434_p2;
wire   [0:0] xor_ln295_9_fu_3440_p2;
wire   [8:0] select_ln312_8_fu_3470_p3;
wire   [8:0] zext_ln285_32_fu_3404_p1;
wire   [0:0] icmp_ln295_64_fu_3422_p2;
wire   [0:0] and_ln295_22_fu_3446_p2;
wire   [0:0] or_ln295_18_fu_3484_p2;
wire   [0:0] icmp_ln295_63_fu_3416_p2;
wire   [0:0] and_ln308_8_fu_3496_p2;
wire   [0:0] or_ln308_8_fu_3500_p2;
wire   [5:0] x_l_I_74_fu_3505_p2;
wire  signed [30:0] sext_ln312_9_fu_3517_p1;
wire   [5:0] x_l_I_75_fu_3510_p3;
wire   [30:0] x_l_FH_49_fu_3520_p2;
wire   [30:0] res_FH_47_fu_3525_p4;
wire   [5:0] tmp_36_fu_3568_p4;
wire   [6:0] mul_FH_23_fu_3578_p3;
wire   [19:0] tmp_34_fu_3558_p4;
wire   [30:0] zext_ln285_33_fu_3585_p1;
wire   [30:0] mul_FL_9_fu_3593_p3;
wire   [0:0] icmp_ln295_70_fu_3619_p2;
wire   [0:0] xor_ln295_10_fu_3625_p2;
wire   [7:0] select_ln312_9_fu_3655_p3;
wire   [7:0] zext_ln285_34_fu_3589_p1;
wire   [0:0] icmp_ln295_68_fu_3607_p2;
wire   [0:0] and_ln295_23_fu_3631_p2;
wire   [0:0] or_ln295_20_fu_3669_p2;
wire   [0:0] icmp_ln295_67_fu_3601_p2;
wire   [0:0] and_ln308_9_fu_3681_p2;
wire   [0:0] or_ln308_9_fu_3685_p2;
wire   [5:0] x_l_I_77_fu_3690_p2;
wire  signed [30:0] sext_ln312_10_fu_3702_p1;
wire   [5:0] x_l_I_78_fu_3695_p3;
wire   [30:0] x_l_FH_51_fu_3705_p2;
wire   [30:0] res_FH_49_fu_3710_p4;
wire   [4:0] tmp_38_fu_3753_p4;
wire   [5:0] mul_FH_24_fu_3763_p3;
wire   [21:0] tmp_37_fu_3743_p4;
wire   [30:0] zext_ln285_35_fu_3770_p1;
wire   [30:0] mul_FL_10_fu_3778_p3;
wire   [0:0] icmp_ln295_74_fu_3804_p2;
wire   [0:0] xor_ln295_11_fu_3810_p2;
wire   [6:0] select_ln312_10_fu_3840_p3;
wire   [6:0] zext_ln285_36_fu_3774_p1;
wire   [0:0] icmp_ln295_72_fu_3792_p2;
wire   [0:0] and_ln295_24_fu_3816_p2;
wire   [0:0] or_ln295_22_fu_3854_p2;
wire   [0:0] icmp_ln295_71_fu_3786_p2;
wire   [0:0] and_ln308_10_fu_3866_p2;
wire   [0:0] or_ln308_10_fu_3870_p2;
wire   [5:0] x_l_I_80_fu_3875_p2;
wire  signed [30:0] sext_ln312_11_fu_3887_p1;
wire   [5:0] x_l_I_81_fu_3880_p3;
wire   [30:0] x_l_FH_53_fu_3890_p2;
wire   [30:0] res_FH_51_fu_3895_p4;
wire   [3:0] tmp_40_fu_3938_p4;
wire   [4:0] mul_FH_25_fu_3948_p3;
wire   [23:0] tmp_39_fu_3928_p4;
wire   [30:0] zext_ln285_37_fu_3955_p1;
wire   [30:0] mul_FL_11_fu_3963_p3;
wire   [0:0] icmp_ln295_78_fu_3989_p2;
wire   [0:0] xor_ln295_12_fu_3995_p2;
wire   [5:0] select_ln312_11_fu_4025_p3;
wire   [5:0] zext_ln285_38_fu_3959_p1;
wire   [0:0] icmp_ln295_76_fu_3977_p2;
wire   [0:0] and_ln295_25_fu_4001_p2;
wire   [0:0] or_ln295_24_fu_4039_p2;
wire   [0:0] icmp_ln295_75_fu_3971_p2;
wire   [0:0] and_ln308_11_fu_4051_p2;
wire   [0:0] or_ln308_11_fu_4055_p2;
wire   [5:0] x_l_I_83_fu_4060_p2;
wire  signed [30:0] sext_ln312_12_fu_4072_p1;
wire   [5:0] x_l_I_84_fu_4065_p3;
wire   [30:0] x_l_FH_55_fu_4075_p2;
wire   [30:0] res_FH_53_fu_4080_p4;
wire   [2:0] tmp_42_fu_4123_p4;
wire   [3:0] mul_FH_26_fu_4133_p3;
wire   [25:0] tmp_41_fu_4113_p4;
wire   [30:0] zext_ln285_39_fu_4140_p1;
wire   [30:0] mul_FL_12_fu_4148_p3;
wire   [0:0] icmp_ln295_82_fu_4174_p2;
wire   [0:0] xor_ln295_13_fu_4180_p2;
wire   [4:0] select_ln312_12_fu_4210_p3;
wire   [4:0] zext_ln285_40_fu_4144_p1;
wire   [0:0] icmp_ln295_80_fu_4162_p2;
wire   [0:0] and_ln295_26_fu_4186_p2;
wire   [0:0] or_ln295_26_fu_4224_p2;
wire   [0:0] icmp_ln295_79_fu_4156_p2;
wire   [0:0] and_ln308_12_fu_4236_p2;
wire   [0:0] or_ln308_12_fu_4240_p2;
wire   [5:0] x_l_I_86_fu_4245_p2;
wire  signed [30:0] sext_ln312_13_fu_4257_p1;
wire   [5:0] x_l_I_87_fu_4250_p3;
wire   [30:0] x_l_FH_57_fu_4260_p2;
wire   [30:0] res_FH_55_fu_4265_p4;
wire   [1:0] tmp_44_fu_4308_p4;
wire   [2:0] mul_FH_27_fu_4318_p3;
wire   [27:0] tmp_43_fu_4298_p4;
wire   [30:0] zext_ln285_41_fu_4325_p1;
wire   [0:0] icmp_ln295_86_fu_4359_p2;
wire   [0:0] xor_ln295_14_fu_4365_p2;
wire   [3:0] select_ln312_13_fu_4389_p3;
wire   [3:0] zext_ln285_42_fu_4329_p1;
wire   [0:0] icmp_ln295_84_fu_4347_p2;
wire   [0:0] and_ln295_27_fu_4371_p2;
wire   [0:0] or_ln295_28_fu_4403_p2;
wire   [0:0] icmp_ln295_83_fu_4341_p2;
wire   [0:0] and_ln308_13_fu_4419_p2;
wire   [0:0] or_ln308_13_fu_4423_p2;
wire   [5:0] x_l_I_89_fu_4428_p2;
wire  signed [30:0] sext_ln312_14_fu_4440_p1;
wire   [5:0] x_l_I_90_fu_4433_p3;
wire   [0:0] icmp_ln330_fu_4457_p2;
wire   [30:0] x_l_FH_60_fu_4443_p2;
wire   [30:0] x_l_FL_28_fu_4415_p2;
wire   [30:0] res_FH_57_fu_4448_p4;
wire   [29:0] trunc_ln283_fu_4486_p1;
wire   [0:0] tmp_75_fu_4498_p3;
wire   [1:0] mul_FH_28_fu_4506_p3;
wire   [30:0] x_l_FH_59_fu_4468_p3;
wire   [30:0] zext_ln285_43_fu_4513_p1;
wire   [30:0] x_l_FL_27_fu_4474_p3;
wire   [30:0] mul_FL_14_fu_4490_p3;
wire   [0:0] icmp_ln295_89_fu_4529_p2;
wire   [0:0] icmp_ln295_88_fu_4523_p2;
wire   [0:0] xor_ln295_15_fu_4535_p2;
wire   [0:0] icmp_ln295_87_fu_4517_p2;
wire   [0:0] and_ln295_28_fu_4541_p2;
wire   [0:0] or_ln295_30_fu_4547_p2;
wire   [0:0] phi_ln295_fu_4463_p2;
wire   [30:0] res_FH_59_fu_4566_p4;
wire   [30:0] res_FH_60_fu_4575_p3;
wire   [31:0] zext_ln338_fu_4581_p1;
wire   [31:0] add_ln338_fu_4585_p2;
wire   [0:0] tmp_77_fu_4591_p3;
wire   [1:0] res_I_1_fu_4599_p3;
wire   [1:0] res_I_2_fu_4606_p3;
wire   [29:0] tmp_45_fu_4613_p4;
wire   [0:0] tmp_fu_4559_p3;
wire   [31:0] trunc_ln3_fu_4623_p3;
reg   [32:0] x_int_reg;
wire    ap_ce_reg;

always @ (posedge ap_clk) begin
    x_int_reg <= x;
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        delta_10_reg_5538 <= delta_10_fu_3822_p2;
        delta_11_reg_5594 <= delta_11_fu_4007_p2;
        delta_12_reg_5650 <= delta_12_fu_4192_p2;
        delta_13_reg_5712 <= delta_13_fu_4377_p2;
        delta_1_reg_5063 <= delta_1_fu_2153_p2;
        delta_3_reg_5146 <= delta_3_fu_2529_p2;
        delta_4_reg_5202 <= delta_4_fu_2712_p2;
        delta_5_reg_5258 <= delta_5_fu_2897_p2;
        delta_6_reg_5314 <= delta_6_fu_3082_p2;
        delta_7_reg_5370 <= delta_7_fu_3267_p2;
        delta_8_reg_5426 <= delta_8_fu_3452_p2;
        delta_9_reg_5482 <= delta_9_fu_3637_p2;
        icmp_ln258_reg_4649 <= icmp_ln258_fu_422_p2;
        icmp_ln258_reg_4649_pp0_iter10_reg <= icmp_ln258_reg_4649_pp0_iter9_reg;
        icmp_ln258_reg_4649_pp0_iter11_reg <= icmp_ln258_reg_4649_pp0_iter10_reg;
        icmp_ln258_reg_4649_pp0_iter12_reg <= icmp_ln258_reg_4649_pp0_iter11_reg;
        icmp_ln258_reg_4649_pp0_iter13_reg <= icmp_ln258_reg_4649_pp0_iter12_reg;
        icmp_ln258_reg_4649_pp0_iter14_reg <= icmp_ln258_reg_4649_pp0_iter13_reg;
        icmp_ln258_reg_4649_pp0_iter15_reg <= icmp_ln258_reg_4649_pp0_iter14_reg;
        icmp_ln258_reg_4649_pp0_iter16_reg <= icmp_ln258_reg_4649_pp0_iter15_reg;
        icmp_ln258_reg_4649_pp0_iter17_reg <= icmp_ln258_reg_4649_pp0_iter16_reg;
        icmp_ln258_reg_4649_pp0_iter18_reg <= icmp_ln258_reg_4649_pp0_iter17_reg;
        icmp_ln258_reg_4649_pp0_iter19_reg <= icmp_ln258_reg_4649_pp0_iter18_reg;
        icmp_ln258_reg_4649_pp0_iter1_reg <= icmp_ln258_reg_4649;
        icmp_ln258_reg_4649_pp0_iter20_reg <= icmp_ln258_reg_4649_pp0_iter19_reg;
        icmp_ln258_reg_4649_pp0_iter21_reg <= icmp_ln258_reg_4649_pp0_iter20_reg;
        icmp_ln258_reg_4649_pp0_iter22_reg <= icmp_ln258_reg_4649_pp0_iter21_reg;
        icmp_ln258_reg_4649_pp0_iter23_reg <= icmp_ln258_reg_4649_pp0_iter22_reg;
        icmp_ln258_reg_4649_pp0_iter24_reg <= icmp_ln258_reg_4649_pp0_iter23_reg;
        icmp_ln258_reg_4649_pp0_iter25_reg <= icmp_ln258_reg_4649_pp0_iter24_reg;
        icmp_ln258_reg_4649_pp0_iter2_reg <= icmp_ln258_reg_4649_pp0_iter1_reg;
        icmp_ln258_reg_4649_pp0_iter3_reg <= icmp_ln258_reg_4649_pp0_iter2_reg;
        icmp_ln258_reg_4649_pp0_iter4_reg <= icmp_ln258_reg_4649_pp0_iter3_reg;
        icmp_ln258_reg_4649_pp0_iter5_reg <= icmp_ln258_reg_4649_pp0_iter4_reg;
        icmp_ln258_reg_4649_pp0_iter6_reg <= icmp_ln258_reg_4649_pp0_iter5_reg;
        icmp_ln258_reg_4649_pp0_iter7_reg <= icmp_ln258_reg_4649_pp0_iter6_reg;
        icmp_ln258_reg_4649_pp0_iter8_reg <= icmp_ln258_reg_4649_pp0_iter7_reg;
        icmp_ln258_reg_4649_pp0_iter9_reg <= icmp_ln258_reg_4649_pp0_iter8_reg;
        icmp_ln295_11_reg_4817 <= icmp_ln295_11_fu_1006_p2;
        icmp_ln295_12_reg_4822 <= icmp_ln295_12_fu_1012_p2;
        icmp_ln295_17_reg_4875 <= icmp_ln295_17_fu_1271_p2;
        icmp_ln295_18_reg_4880 <= icmp_ln295_18_fu_1277_p2;
        icmp_ln295_23_reg_4933 <= icmp_ln295_23_fu_1532_p2;
        icmp_ln295_24_reg_4938 <= icmp_ln295_24_fu_1538_p2;
        icmp_ln295_29_reg_4990 <= icmp_ln295_29_fu_1795_p2;
        icmp_ln295_30_reg_4995 <= icmp_ln295_30_fu_1801_p2;
        icmp_ln295_37_reg_5058 <= icmp_ln295_37_fu_2130_p2;
        icmp_ln295_45_reg_5141 <= icmp_ln295_45_fu_2506_p2;
        icmp_ln295_49_reg_5197 <= icmp_ln295_49_fu_2688_p2;
        icmp_ln295_53_reg_5253 <= icmp_ln295_53_fu_2873_p2;
        icmp_ln295_57_reg_5309 <= icmp_ln295_57_fu_3058_p2;
        icmp_ln295_5_reg_4759 <= icmp_ln295_5_fu_740_p2;
        icmp_ln295_61_reg_5365 <= icmp_ln295_61_fu_3243_p2;
        icmp_ln295_65_reg_5421 <= icmp_ln295_65_fu_3428_p2;
        icmp_ln295_69_reg_5477 <= icmp_ln295_69_fu_3613_p2;
        icmp_ln295_6_reg_4764 <= icmp_ln295_6_fu_746_p2;
        icmp_ln295_73_reg_5533 <= icmp_ln295_73_fu_3798_p2;
        icmp_ln295_77_reg_5589 <= icmp_ln295_77_fu_3983_p2;
        icmp_ln295_81_reg_5645 <= icmp_ln295_81_fu_4168_p2;
        icmp_ln295_85_reg_5707 <= icmp_ln295_85_fu_4353_p2;
        icmp_ln308_10_reg_5492 <= icmp_ln308_10_fu_3649_p2;
        icmp_ln308_11_reg_5548 <= icmp_ln308_11_fu_3834_p2;
        icmp_ln308_12_reg_5604 <= icmp_ln308_12_fu_4019_p2;
        icmp_ln308_13_reg_5660 <= icmp_ln308_13_fu_4204_p2;
        icmp_ln308_14_reg_5717 <= icmp_ln308_14_fu_4383_p2;
        icmp_ln308_2_reg_5073 <= icmp_ln308_2_fu_2163_p2;
        icmp_ln308_4_reg_5156 <= icmp_ln308_4_fu_2539_p2;
        icmp_ln308_5_reg_5212 <= icmp_ln308_5_fu_2724_p2;
        icmp_ln308_6_reg_5268 <= icmp_ln308_6_fu_2909_p2;
        icmp_ln308_7_reg_5324 <= icmp_ln308_7_fu_3094_p2;
        icmp_ln308_8_reg_5380 <= icmp_ln308_8_fu_3279_p2;
        icmp_ln308_9_reg_5436 <= icmp_ln308_9_fu_3464_p2;
        icmp_ln308_reg_4695 <= icmp_ln308_fu_474_p2;
        mul_FL_13_reg_5702[30 : 3] <= mul_FL_13_fu_4333_p3[30 : 3];
        or_ln295_11_reg_5222 <= or_ln295_11_fu_2750_p2;
        or_ln295_13_reg_5278 <= or_ln295_13_fu_2935_p2;
        or_ln295_15_reg_5334 <= or_ln295_15_fu_3120_p2;
        or_ln295_17_reg_5390 <= or_ln295_17_fu_3305_p2;
        or_ln295_19_reg_5446 <= or_ln295_19_fu_3490_p2;
        or_ln295_1_reg_4700 <= or_ln295_1_fu_486_p2;
        or_ln295_21_reg_5502 <= or_ln295_21_fu_3675_p2;
        or_ln295_23_reg_5558 <= or_ln295_23_fu_3860_p2;
        or_ln295_25_reg_5614 <= or_ln295_25_fu_4045_p2;
        or_ln295_27_reg_5670 <= or_ln295_27_fu_4230_p2;
        or_ln295_29_reg_5727 <= or_ln295_29_fu_4409_p2;
        or_ln295_31_reg_5741 <= or_ln295_31_fu_4553_p2;
        or_ln295_3_reg_5017 <= or_ln295_3_fu_2034_p2;
        or_ln295_5_reg_5083 <= or_ln295_5_fu_2199_p2;
        or_ln295_7_reg_5108 <= or_ln295_7_fu_2401_p2;
        or_ln295_9_reg_5166 <= or_ln295_9_fu_2565_p2;
        res_FH_10_reg_4811 <= res_FH_10_fu_978_p3;
        res_FH_14_reg_4847 <= res_FH_14_fu_1158_p3;
        res_FH_16_reg_4869 <= res_FH_16_fu_1243_p3;
        res_FH_20_reg_4905 <= res_FH_20_fu_1419_p3;
        res_FH_22_reg_4927 <= res_FH_22_fu_1504_p3;
        res_FH_26_reg_4963 <= res_FH_26_fu_1680_p3;
        res_FH_28_reg_4984 <= res_FH_28_fu_1765_p3;
        res_FH_2_reg_4732 <= res_FH_2_fu_627_p3;
        res_FH_32_reg_5037 <= res_FH_32_fu_2056_p3;
        res_FH_32_reg_5037_pp0_iter12_reg <= res_FH_32_reg_5037;
        res_FH_34_reg_5097 <= res_FH_34_fu_2252_p3;
        res_FH_36_reg_5135 <= res_FH_36_fu_2446_p3;
        res_FH_38_reg_5191 <= res_FH_38_fu_2627_p3;
        res_FH_40_reg_5247 <= res_FH_40_fu_2812_p3;
        res_FH_42_reg_5303 <= res_FH_42_fu_2997_p3;
        res_FH_44_reg_5359 <= res_FH_44_fu_3182_p3;
        res_FH_46_reg_5415 <= res_FH_46_fu_3367_p3;
        res_FH_48_reg_5471 <= res_FH_48_fu_3552_p3;
        res_FH_4_reg_4753 <= res_FH_4_fu_712_p3;
        res_FH_50_reg_5527 <= res_FH_50_fu_3737_p3;
        res_FH_52_reg_5583 <= res_FH_52_fu_3922_p3;
        res_FH_54_reg_5639 <= res_FH_54_fu_4107_p3;
        res_FH_56_reg_5696 <= res_FH_56_fu_4292_p3;
        res_FH_58_reg_5735 <= res_FH_58_fu_4480_p3;
        res_FH_8_reg_4789 <= res_FH_8_fu_893_p3;
        res_I_reg_4655 <= res_I_fu_428_p2;
        res_I_reg_4655_pp0_iter10_reg <= res_I_reg_4655_pp0_iter9_reg;
        res_I_reg_4655_pp0_iter11_reg <= res_I_reg_4655_pp0_iter10_reg;
        res_I_reg_4655_pp0_iter12_reg <= res_I_reg_4655_pp0_iter11_reg;
        res_I_reg_4655_pp0_iter13_reg <= res_I_reg_4655_pp0_iter12_reg;
        res_I_reg_4655_pp0_iter14_reg <= res_I_reg_4655_pp0_iter13_reg;
        res_I_reg_4655_pp0_iter15_reg <= res_I_reg_4655_pp0_iter14_reg;
        res_I_reg_4655_pp0_iter16_reg <= res_I_reg_4655_pp0_iter15_reg;
        res_I_reg_4655_pp0_iter17_reg <= res_I_reg_4655_pp0_iter16_reg;
        res_I_reg_4655_pp0_iter18_reg <= res_I_reg_4655_pp0_iter17_reg;
        res_I_reg_4655_pp0_iter19_reg <= res_I_reg_4655_pp0_iter18_reg;
        res_I_reg_4655_pp0_iter1_reg <= res_I_reg_4655;
        res_I_reg_4655_pp0_iter20_reg <= res_I_reg_4655_pp0_iter19_reg;
        res_I_reg_4655_pp0_iter21_reg <= res_I_reg_4655_pp0_iter20_reg;
        res_I_reg_4655_pp0_iter22_reg <= res_I_reg_4655_pp0_iter21_reg;
        res_I_reg_4655_pp0_iter23_reg <= res_I_reg_4655_pp0_iter22_reg;
        res_I_reg_4655_pp0_iter24_reg <= res_I_reg_4655_pp0_iter23_reg;
        res_I_reg_4655_pp0_iter2_reg <= res_I_reg_4655_pp0_iter1_reg;
        res_I_reg_4655_pp0_iter3_reg <= res_I_reg_4655_pp0_iter2_reg;
        res_I_reg_4655_pp0_iter4_reg <= res_I_reg_4655_pp0_iter3_reg;
        res_I_reg_4655_pp0_iter5_reg <= res_I_reg_4655_pp0_iter4_reg;
        res_I_reg_4655_pp0_iter6_reg <= res_I_reg_4655_pp0_iter5_reg;
        res_I_reg_4655_pp0_iter7_reg <= res_I_reg_4655_pp0_iter6_reg;
        res_I_reg_4655_pp0_iter8_reg <= res_I_reg_4655_pp0_iter7_reg;
        res_I_reg_4655_pp0_iter9_reg <= res_I_reg_4655_pp0_iter8_reg;
        sub_ln312_10_reg_5553 <= sub_ln312_10_fu_3848_p2;
        sub_ln312_11_reg_5609 <= sub_ln312_11_fu_4033_p2;
        sub_ln312_12_reg_5665 <= sub_ln312_12_fu_4218_p2;
        sub_ln312_13_reg_5722 <= sub_ln312_13_fu_4397_p2;
        sub_ln312_2_reg_5103 <= sub_ln312_2_fu_2389_p2;
        sub_ln312_3_reg_5161 <= sub_ln312_3_fu_2553_p2;
        sub_ln312_4_reg_5217 <= sub_ln312_4_fu_2738_p2;
        sub_ln312_5_reg_5273 <= sub_ln312_5_fu_2923_p2;
        sub_ln312_6_reg_5329 <= sub_ln312_6_fu_3108_p2;
        sub_ln312_7_reg_5385 <= sub_ln312_7_fu_3293_p2;
        sub_ln312_8_reg_5441 <= sub_ln312_8_fu_3478_p2;
        sub_ln312_9_reg_5497 <= sub_ln312_9_fu_3663_p2;
        sub_ln312_reg_5012 <= sub_ln312_fu_2012_p2;
        tmp_10_reg_4911 <= {{res_FH_20_fu_1419_p3[30:19]}};
        tmp_13_reg_4969 <= {{res_FH_26_fu_1680_p3[30:16]}};
        tmp_15_reg_4644 <= x_int_reg[32'd30];
        tmp_18_reg_5043 <= {{res_FH_32_fu_2056_p3[16:13]}};
        tmp_19_reg_5048 <= {{res_FH_32_fu_2056_p3[30:17]}};
        tmp_3_reg_4853 <= {{res_FH_14_fu_1158_p3[30:22]}};
        tmp_4_reg_4738 <= {{res_FH_2_fu_627_p3[30:28]}};
        tmp_9_reg_4795 <= {{res_FH_8_fu_893_p3[30:25]}};
        x_l_FH_13_reg_4828[30 : 1] <= x_l_FH_13_fu_1018_p2[30 : 1];
        x_l_FH_19_reg_4886[30 : 1] <= x_l_FH_19_fu_1283_p2[30 : 1];
        x_l_FH_25_reg_4944[30 : 1] <= x_l_FH_25_fu_1544_p2[30 : 1];
        x_l_FH_31_reg_5001 <= x_l_FH_31_fu_1817_p2;
        x_l_FH_35_reg_5078 <= x_l_FH_35_fu_2187_p2;
        x_l_FH_62_reg_4706[30 : 1] <= x_l_FH_62_fu_492_p3[30 : 1];
        x_l_FH_63_reg_4725[30 : 1] <= x_l_FH_63_fu_620_p3[30 : 1];
        x_l_FH_64_reg_4748[30 : 1] <= x_l_FH_64_fu_705_p3[30 : 1];
        x_l_FH_66_reg_4782[30 : 1] <= x_l_FH_66_fu_885_p3[30 : 1];
        x_l_FH_67_reg_4806[30 : 1] <= x_l_FH_67_fu_971_p3[30 : 1];
        x_l_FH_69_reg_4840[30 : 1] <= x_l_FH_69_fu_1150_p3[30 : 1];
        x_l_FH_70_reg_4864[30 : 1] <= x_l_FH_70_fu_1236_p3[30 : 1];
        x_l_FH_72_reg_4898[30 : 1] <= x_l_FH_72_fu_1411_p3[30 : 1];
        x_l_FH_73_reg_4922[30 : 1] <= x_l_FH_73_fu_1497_p3[30 : 1];
        x_l_FH_75_reg_4956[30 : 1] <= x_l_FH_75_fu_1672_p3[30 : 1];
        x_l_FH_76_reg_4979[30 : 1] <= x_l_FH_76_fu_1758_p3[30 : 1];
        x_l_FH_77_reg_5006 <= x_l_FH_77_fu_1860_p3;
        x_l_FH_78_reg_5053 <= x_l_FH_78_fu_2092_p3;
        x_l_FH_79_reg_5091 <= x_l_FH_79_fu_2242_p3;
        x_l_FH_7_reg_4770[30 : 1] <= x_l_FH_7_fu_752_p2[30 : 1];
        x_l_FH_80_reg_5129 <= x_l_FH_80_fu_2440_p3;
        x_l_FH_81_reg_5180 <= x_l_FH_81_fu_2616_p3;
        x_l_FH_82_reg_5236 <= x_l_FH_82_fu_2801_p3;
        x_l_FH_83_reg_5292 <= x_l_FH_83_fu_2986_p3;
        x_l_FH_84_reg_5348 <= x_l_FH_84_fu_3171_p3;
        x_l_FH_85_reg_5404 <= x_l_FH_85_fu_3356_p3;
        x_l_FH_86_reg_5460 <= x_l_FH_86_fu_3541_p3;
        x_l_FH_87_reg_5516 <= x_l_FH_87_fu_3726_p3;
        x_l_FH_88_reg_5572 <= x_l_FH_88_fu_3911_p3;
        x_l_FH_89_reg_5628 <= x_l_FH_89_fu_4096_p3;
        x_l_FH_90_reg_5684 <= x_l_FH_90_fu_4281_p3;
        x_l_FL_11_reg_5263[30 : 19] <= x_l_FL_11_fu_2903_p2[30 : 19];
        x_l_FL_13_reg_5319[30 : 17] <= x_l_FL_13_fu_3088_p2[30 : 17];
        x_l_FL_15_reg_5375[30 : 15] <= x_l_FL_15_fu_3273_p2[30 : 15];
        x_l_FL_17_reg_5431[30 : 13] <= x_l_FL_17_fu_3458_p2[30 : 13];
        x_l_FL_19_reg_5487[30 : 11] <= x_l_FL_19_fu_3643_p2[30 : 11];
        x_l_FL_21_reg_5543[30 : 9] <= x_l_FL_21_fu_3828_p2[30 : 9];
        x_l_FL_23_reg_5599[30 : 7] <= x_l_FL_23_fu_4013_p2[30 : 7];
        x_l_FL_25_reg_5655[30 : 5] <= x_l_FL_25_fu_4198_p2[30 : 5];
        x_l_FL_29_reg_5029[30 : 28] <= x_l_FL_29_fu_2048_p3[30 : 28];
        x_l_FL_29_reg_5029_pp0_iter12_reg[30 : 28] <= x_l_FL_29_reg_5029[30 : 28];
        x_l_FL_31_reg_5121[30 : 24] <= x_l_FL_31_fu_2415_p3[30 : 24];
        x_l_FL_31_reg_5121_pp0_iter14_reg[30 : 24] <= x_l_FL_31_reg_5121[30 : 24];
        x_l_FL_32_reg_5186[30 : 22] <= x_l_FL_32_fu_2622_p3[30 : 22];
        x_l_FL_33_reg_5242[30 : 20] <= x_l_FL_33_fu_2807_p3[30 : 20];
        x_l_FL_34_reg_5298[30 : 18] <= x_l_FL_34_fu_2992_p3[30 : 18];
        x_l_FL_35_reg_5354[30 : 16] <= x_l_FL_35_fu_3177_p3[30 : 16];
        x_l_FL_36_reg_5410[30 : 14] <= x_l_FL_36_fu_3362_p3[30 : 14];
        x_l_FL_37_reg_5466[30 : 12] <= x_l_FL_37_fu_3547_p3[30 : 12];
        x_l_FL_38_reg_5522[30 : 10] <= x_l_FL_38_fu_3732_p3[30 : 10];
        x_l_FL_39_reg_5578[30 : 8] <= x_l_FL_39_fu_3917_p3[30 : 8];
        x_l_FL_3_reg_5068[30 : 27] <= x_l_FL_3_fu_2158_p2[30 : 27];
        x_l_FL_40_reg_5634[30 : 6] <= x_l_FL_40_fu_4102_p3[30 : 6];
        x_l_FL_41_reg_5690[30 : 4] <= x_l_FL_41_fu_4287_p3[30 : 4];
        x_l_FL_7_reg_5151[30 : 23] <= x_l_FL_7_fu_2534_p2[30 : 23];
        x_l_FL_9_reg_5207[30 : 21] <= x_l_FL_9_fu_2718_p2[30 : 21];
        x_l_I_10_reg_4743 <= x_l_I_10_fu_697_p3;
        x_l_I_16_reg_4775 <= x_l_I_16_fu_877_p3;
        x_l_I_19_reg_4800 <= x_l_I_19_fu_963_p3;
        x_l_I_25_reg_4833 <= x_l_I_25_fu_1142_p3;
        x_l_I_28_reg_4858 <= x_l_I_28_fu_1228_p3;
        x_l_I_34_reg_4891 <= x_l_I_34_fu_1403_p3;
        x_l_I_37_reg_4916 <= x_l_I_37_fu_1489_p3;
        x_l_I_43_reg_4949 <= x_l_I_43_fu_1664_p3;
        x_l_I_46_reg_4974 <= x_l_I_46_fu_1750_p3;
        x_l_I_52_reg_5022 <= x_l_I_52_fu_2040_p3;
        x_l_I_52_reg_5022_pp0_iter12_reg <= x_l_I_52_reg_5022;
        x_l_I_58_reg_5114 <= x_l_I_58_fu_2407_p3;
        x_l_I_58_reg_5114_pp0_iter14_reg <= x_l_I_58_reg_5114;
        x_l_I_61_reg_5174 <= x_l_I_61_fu_2609_p3;
        x_l_I_64_reg_5230 <= x_l_I_64_fu_2794_p3;
        x_l_I_67_reg_5286 <= x_l_I_67_fu_2979_p3;
        x_l_I_70_reg_5342 <= x_l_I_70_fu_3164_p3;
        x_l_I_73_reg_5398 <= x_l_I_73_fu_3349_p3;
        x_l_I_76_reg_5454 <= x_l_I_76_fu_3534_p3;
        x_l_I_79_reg_5510 <= x_l_I_79_fu_3719_p3;
        x_l_I_7_reg_4718 <= x_l_I_7_fu_612_p3;
        x_l_I_82_reg_5566 <= x_l_I_82_fu_3904_p3;
        x_l_I_85_reg_5622 <= x_l_I_85_fu_4089_p3;
        x_l_I_88_reg_5678 <= x_l_I_88_fu_4274_p3;
        x_l_I_reg_4690 <= x_l_I_fu_434_p2;
        x_read_reg_4639 <= x_int_reg;
        x_read_reg_4639_pp0_iter10_reg <= x_read_reg_4639_pp0_iter9_reg;
        x_read_reg_4639_pp0_iter11_reg <= x_read_reg_4639_pp0_iter10_reg;
        x_read_reg_4639_pp0_iter12_reg <= x_read_reg_4639_pp0_iter11_reg;
        x_read_reg_4639_pp0_iter13_reg <= x_read_reg_4639_pp0_iter12_reg;
        x_read_reg_4639_pp0_iter14_reg <= x_read_reg_4639_pp0_iter13_reg;
        x_read_reg_4639_pp0_iter15_reg <= x_read_reg_4639_pp0_iter14_reg;
        x_read_reg_4639_pp0_iter16_reg <= x_read_reg_4639_pp0_iter15_reg;
        x_read_reg_4639_pp0_iter17_reg <= x_read_reg_4639_pp0_iter16_reg;
        x_read_reg_4639_pp0_iter18_reg <= x_read_reg_4639_pp0_iter17_reg;
        x_read_reg_4639_pp0_iter19_reg <= x_read_reg_4639_pp0_iter18_reg;
        x_read_reg_4639_pp0_iter1_reg <= x_read_reg_4639;
        x_read_reg_4639_pp0_iter20_reg <= x_read_reg_4639_pp0_iter19_reg;
        x_read_reg_4639_pp0_iter21_reg <= x_read_reg_4639_pp0_iter20_reg;
        x_read_reg_4639_pp0_iter22_reg <= x_read_reg_4639_pp0_iter21_reg;
        x_read_reg_4639_pp0_iter23_reg <= x_read_reg_4639_pp0_iter22_reg;
        x_read_reg_4639_pp0_iter24_reg <= x_read_reg_4639_pp0_iter23_reg;
        x_read_reg_4639_pp0_iter25_reg <= x_read_reg_4639_pp0_iter24_reg;
        x_read_reg_4639_pp0_iter2_reg <= x_read_reg_4639_pp0_iter1_reg;
        x_read_reg_4639_pp0_iter3_reg <= x_read_reg_4639_pp0_iter2_reg;
        x_read_reg_4639_pp0_iter4_reg <= x_read_reg_4639_pp0_iter3_reg;
        x_read_reg_4639_pp0_iter5_reg <= x_read_reg_4639_pp0_iter4_reg;
        x_read_reg_4639_pp0_iter6_reg <= x_read_reg_4639_pp0_iter5_reg;
        x_read_reg_4639_pp0_iter7_reg <= x_read_reg_4639_pp0_iter6_reg;
        x_read_reg_4639_pp0_iter8_reg <= x_read_reg_4639_pp0_iter7_reg;
        x_read_reg_4639_pp0_iter9_reg <= x_read_reg_4639_pp0_iter8_reg;
        zext_ln216_reg_4713[0] <= zext_ln216_fu_500_p1[0];
        zext_ln216_reg_4713_pp0_iter10_reg[0] <= zext_ln216_reg_4713_pp0_iter9_reg[0];
        zext_ln216_reg_4713_pp0_iter11_reg[0] <= zext_ln216_reg_4713_pp0_iter10_reg[0];
        zext_ln216_reg_4713_pp0_iter12_reg[0] <= zext_ln216_reg_4713_pp0_iter11_reg[0];
        zext_ln216_reg_4713_pp0_iter13_reg[0] <= zext_ln216_reg_4713_pp0_iter12_reg[0];
        zext_ln216_reg_4713_pp0_iter14_reg[0] <= zext_ln216_reg_4713_pp0_iter13_reg[0];
        zext_ln216_reg_4713_pp0_iter15_reg[0] <= zext_ln216_reg_4713_pp0_iter14_reg[0];
        zext_ln216_reg_4713_pp0_iter16_reg[0] <= zext_ln216_reg_4713_pp0_iter15_reg[0];
        zext_ln216_reg_4713_pp0_iter17_reg[0] <= zext_ln216_reg_4713_pp0_iter16_reg[0];
        zext_ln216_reg_4713_pp0_iter18_reg[0] <= zext_ln216_reg_4713_pp0_iter17_reg[0];
        zext_ln216_reg_4713_pp0_iter19_reg[0] <= zext_ln216_reg_4713_pp0_iter18_reg[0];
        zext_ln216_reg_4713_pp0_iter20_reg[0] <= zext_ln216_reg_4713_pp0_iter19_reg[0];
        zext_ln216_reg_4713_pp0_iter21_reg[0] <= zext_ln216_reg_4713_pp0_iter20_reg[0];
        zext_ln216_reg_4713_pp0_iter22_reg[0] <= zext_ln216_reg_4713_pp0_iter21_reg[0];
        zext_ln216_reg_4713_pp0_iter23_reg[0] <= zext_ln216_reg_4713_pp0_iter22_reg[0];
        zext_ln216_reg_4713_pp0_iter24_reg[0] <= zext_ln216_reg_4713_pp0_iter23_reg[0];
        zext_ln216_reg_4713_pp0_iter25_reg[0] <= zext_ln216_reg_4713_pp0_iter24_reg[0];
        zext_ln216_reg_4713_pp0_iter2_reg[0] <= zext_ln216_reg_4713[0];
        zext_ln216_reg_4713_pp0_iter3_reg[0] <= zext_ln216_reg_4713_pp0_iter2_reg[0];
        zext_ln216_reg_4713_pp0_iter4_reg[0] <= zext_ln216_reg_4713_pp0_iter3_reg[0];
        zext_ln216_reg_4713_pp0_iter5_reg[0] <= zext_ln216_reg_4713_pp0_iter4_reg[0];
        zext_ln216_reg_4713_pp0_iter6_reg[0] <= zext_ln216_reg_4713_pp0_iter5_reg[0];
        zext_ln216_reg_4713_pp0_iter7_reg[0] <= zext_ln216_reg_4713_pp0_iter6_reg[0];
        zext_ln216_reg_4713_pp0_iter8_reg[0] <= zext_ln216_reg_4713_pp0_iter7_reg[0];
        zext_ln216_reg_4713_pp0_iter9_reg[0] <= zext_ln216_reg_4713_pp0_iter8_reg[0];
    end
end

assign add_ln338_fu_4585_p2 = (zext_ln338_fu_4581_p1 + 32'd1);

assign and_ln295_10_fu_1457_p2 = (icmp_ln295_22_fu_1452_p2 & icmp_ln295_21_fu_1447_p2);

assign and_ln295_11_fu_1550_p2 = (icmp_ln295_24_reg_4938 & icmp_ln295_23_reg_4933);

assign and_ln295_12_fu_1628_p2 = (icmp_ln295_26_fu_1622_p2 & icmp_ln295_25_fu_1616_p2);

assign and_ln295_13_fu_1718_p2 = (icmp_ln295_28_fu_1713_p2 & icmp_ln295_27_fu_1708_p2);

assign and_ln295_14_fu_1954_p2 = (xor_ln295_1_fu_1948_p2 & icmp_ln295_33_fu_1936_p2);

assign and_ln295_15_fu_2147_p2 = (xor_ln295_2_fu_2141_p2 & icmp_ln295_37_fu_2130_p2);

assign and_ln295_16_fu_2331_p2 = (xor_ln295_3_fu_2325_p2 & icmp_ln295_41_fu_2313_p2);

assign and_ln295_17_fu_2523_p2 = (xor_ln295_4_fu_2517_p2 & icmp_ln295_45_fu_2506_p2);

assign and_ln295_18_fu_2706_p2 = (xor_ln295_5_fu_2700_p2 & icmp_ln295_49_fu_2688_p2);

assign and_ln295_19_fu_2891_p2 = (xor_ln295_6_fu_2885_p2 & icmp_ln295_53_fu_2873_p2);

assign and_ln295_1_fu_665_p2 = (icmp_ln295_4_fu_660_p2 & icmp_ln295_3_fu_655_p2);

assign and_ln295_20_fu_3076_p2 = (xor_ln295_7_fu_3070_p2 & icmp_ln295_57_fu_3058_p2);

assign and_ln295_21_fu_3261_p2 = (xor_ln295_8_fu_3255_p2 & icmp_ln295_61_fu_3243_p2);

assign and_ln295_22_fu_3446_p2 = (xor_ln295_9_fu_3440_p2 & icmp_ln295_65_fu_3428_p2);

assign and_ln295_23_fu_3631_p2 = (xor_ln295_10_fu_3625_p2 & icmp_ln295_69_fu_3613_p2);

assign and_ln295_24_fu_3816_p2 = (xor_ln295_11_fu_3810_p2 & icmp_ln295_73_fu_3798_p2);

assign and_ln295_25_fu_4001_p2 = (xor_ln295_12_fu_3995_p2 & icmp_ln295_77_fu_3983_p2);

assign and_ln295_26_fu_4186_p2 = (xor_ln295_13_fu_4180_p2 & icmp_ln295_81_fu_4168_p2);

assign and_ln295_27_fu_4371_p2 = (xor_ln295_14_fu_4365_p2 & icmp_ln295_85_fu_4353_p2);

assign and_ln295_28_fu_4541_p2 = (xor_ln295_15_fu_4535_p2 & icmp_ln295_88_fu_4523_p2);

assign and_ln295_29_fu_440_p2 = (x_l_I_fu_434_p2 & icmp_ln258_fu_422_p2);

assign and_ln295_2_fu_761_p2 = (icmp_ln295_6_reg_4764 & icmp_ln295_5_reg_4759);

assign and_ln295_30_fu_577_p2 = (icmp_ln295_2_fu_572_p2 & icmp_ln295_1_fu_566_p2);

assign and_ln295_3_fu_841_p2 = (icmp_ln295_8_fu_835_p2 & icmp_ln295_7_fu_829_p2);

assign and_ln295_4_fu_931_p2 = (icmp_ln295_9_fu_921_p2 & icmp_ln295_10_fu_926_p2);

assign and_ln295_5_fu_1024_p2 = (icmp_ln295_12_reg_4822 & icmp_ln295_11_reg_4817);

assign and_ln295_6_fu_1106_p2 = (icmp_ln295_14_fu_1100_p2 & icmp_ln295_13_fu_1094_p2);

assign and_ln295_7_fu_1196_p2 = (icmp_ln295_16_fu_1191_p2 & icmp_ln295_15_fu_1186_p2);

assign and_ln295_8_fu_1289_p2 = (icmp_ln295_18_reg_4880 & icmp_ln295_17_reg_4875);

assign and_ln295_9_fu_1367_p2 = (icmp_ln295_20_fu_1361_p2 & icmp_ln295_19_fu_1355_p2);

assign and_ln295_fu_468_p2 = (xor_ln295_fu_446_p2 & icmp_ln295_fu_462_p2);

assign and_ln308_10_fu_3866_p2 = (icmp_ln295_73_reg_5533 & delta_10_reg_5538);

assign and_ln308_11_fu_4051_p2 = (icmp_ln295_77_reg_5589 & delta_11_reg_5594);

assign and_ln308_12_fu_4236_p2 = (icmp_ln295_81_reg_5645 & delta_12_reg_5650);

assign and_ln308_13_fu_4419_p2 = (icmp_ln295_85_reg_5707 & delta_13_reg_5712);

assign and_ln308_1_fu_2205_p2 = (icmp_ln295_37_reg_5058 & delta_1_reg_5063);

assign and_ln308_2_fu_2355_p2 = (icmp_ln295_41_fu_2313_p2 & delta_2_fu_2337_p2);

assign and_ln308_3_fu_2571_p2 = (icmp_ln295_45_reg_5141 & delta_3_reg_5146);

assign and_ln308_4_fu_2756_p2 = (icmp_ln295_49_reg_5197 & delta_4_reg_5202);

assign and_ln308_5_fu_2941_p2 = (icmp_ln295_53_reg_5253 & delta_5_reg_5258);

assign and_ln308_6_fu_3126_p2 = (icmp_ln295_57_reg_5309 & delta_6_reg_5314);

assign and_ln308_7_fu_3311_p2 = (icmp_ln295_61_reg_5365 & delta_7_reg_5370);

assign and_ln308_8_fu_3496_p2 = (icmp_ln295_65_reg_5421 & delta_8_reg_5426);

assign and_ln308_9_fu_3681_p2 = (icmp_ln295_69_reg_5477 & delta_9_reg_5482);

assign and_ln308_fu_1978_p2 = (icmp_ln295_33_fu_1936_p2 & delta_fu_1960_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((tmp_fu_4559_p3[0:0] == 1'b1) ? 32'd0 : trunc_ln3_fu_4623_p3);

assign delta_10_fu_3822_p2 = ((x_l_FL_38_fu_3732_p3 < mul_FL_10_fu_3778_p3) ? 1'b1 : 1'b0);

assign delta_11_fu_4007_p2 = ((x_l_FL_39_fu_3917_p3 < mul_FL_11_fu_3963_p3) ? 1'b1 : 1'b0);

assign delta_12_fu_4192_p2 = ((x_l_FL_40_fu_4102_p3 < mul_FL_12_fu_4148_p3) ? 1'b1 : 1'b0);

assign delta_13_fu_4377_p2 = ((x_l_FL_41_fu_4287_p3 < mul_FL_13_fu_4333_p3) ? 1'b1 : 1'b0);

assign delta_1_fu_2153_p2 = ((x_l_FL_29_reg_5029 < mul_FL_1_fu_2112_p3) ? 1'b1 : 1'b0);

assign delta_2_fu_2337_p2 = ((x_l_FL_30_fu_2247_p3 < mul_FL_2_fu_2293_p3) ? 1'b1 : 1'b0);

assign delta_3_fu_2529_p2 = ((x_l_FL_31_reg_5121 < mul_FL_3_fu_2487_p3) ? 1'b1 : 1'b0);

assign delta_4_fu_2712_p2 = ((x_l_FL_32_fu_2622_p3 < mul_FL_4_fu_2668_p3) ? 1'b1 : 1'b0);

assign delta_5_fu_2897_p2 = ((x_l_FL_33_fu_2807_p3 < mul_FL_5_fu_2853_p3) ? 1'b1 : 1'b0);

assign delta_6_fu_3082_p2 = ((x_l_FL_34_fu_2992_p3 < mul_FL_6_fu_3038_p3) ? 1'b1 : 1'b0);

assign delta_7_fu_3267_p2 = ((x_l_FL_35_fu_3177_p3 < mul_FL_7_fu_3223_p3) ? 1'b1 : 1'b0);

assign delta_8_fu_3452_p2 = ((x_l_FL_36_fu_3362_p3 < mul_FL_8_fu_3408_p3) ? 1'b1 : 1'b0);

assign delta_9_fu_3637_p2 = ((x_l_FL_37_fu_3547_p3 < mul_FL_9_fu_3593_p3) ? 1'b1 : 1'b0);

assign delta_fu_1960_p2 = ((x_l_FL_l_13_fu_1866_p3 < mul_FL_fu_1916_p3) ? 1'b1 : 1'b0);

assign icmp_ln258_fu_422_p2 = ((trunc_ln_fu_392_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_10_fu_926_p2 = ((x_l_FH_66_reg_4782 < zext_ln285_3_fu_917_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_11_fu_1006_p2 = ((x_l_I_19_fu_963_p3 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_12_fu_1012_p2 = ((x_l_FH_67_fu_971_p3 < zext_ln285_4_fu_1002_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_13_fu_1094_p2 = ((x_l_I_22_fu_1048_p3 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_14_fu_1100_p2 = ((x_l_FH_68_fu_1056_p3 < zext_ln285_5_fu_1090_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_15_fu_1186_p2 = ((x_l_I_25_reg_4833 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_16_fu_1191_p2 = ((x_l_FH_69_reg_4840 < zext_ln285_6_fu_1182_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_17_fu_1271_p2 = ((x_l_I_28_fu_1228_p3 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_18_fu_1277_p2 = ((x_l_FH_70_fu_1236_p3 < zext_ln285_7_fu_1267_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_19_fu_1355_p2 = ((x_l_I_31_fu_1313_p3 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_1_fu_566_p2 = ((x_l_I_4_fu_531_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_20_fu_1361_p2 = ((x_l_FH_71_fu_1321_p3 < zext_ln285_8_fu_1351_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_21_fu_1447_p2 = ((x_l_I_34_reg_4891 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_22_fu_1452_p2 = ((x_l_FH_72_reg_4898 < zext_ln285_9_fu_1443_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_23_fu_1532_p2 = ((x_l_I_37_fu_1489_p3 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_24_fu_1538_p2 = ((x_l_FH_73_fu_1497_p3 < zext_ln285_10_fu_1528_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_25_fu_1616_p2 = ((x_l_I_40_fu_1574_p3 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_26_fu_1622_p2 = ((x_l_FH_74_fu_1582_p3 < zext_ln285_11_fu_1612_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_27_fu_1708_p2 = ((x_l_I_43_reg_4949 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_28_fu_1713_p2 = ((x_l_FH_75_reg_4956 < zext_ln285_12_fu_1704_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_29_fu_1795_p2 = ((x_l_I_46_fu_1750_p3 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_2_fu_572_p2 = ((x_l_FH_62_reg_4706 < mul_FH_fu_557_p4) ? 1'b1 : 1'b0);

assign icmp_ln295_30_fu_1801_p2 = ((x_l_FH_76_fu_1758_p3 > zext_ln285_13_fu_1787_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_31_fu_1924_p2 = ((x_l_I_49_fu_1852_p3 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_32_fu_1930_p2 = ((x_l_FH_77_fu_1860_p3 > zext_ln285_15_fu_1908_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_33_fu_1936_p2 = ((x_l_FH_77_fu_1860_p3 == zext_ln285_15_fu_1908_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_34_fu_1942_p2 = ((x_l_FL_l_13_fu_1866_p3 < mul_FL_fu_1916_p3) ? 1'b1 : 1'b0);

assign icmp_ln295_35_fu_2119_p2 = ((x_l_I_52_reg_5022 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_36_fu_2124_p2 = ((x_l_FH_78_fu_2092_p3 > zext_ln285_17_fu_2104_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_37_fu_2130_p2 = ((x_l_FH_78_fu_2092_p3 == zext_ln285_17_fu_2104_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_38_fu_2136_p2 = ((x_l_FL_29_reg_5029 < mul_FL_1_fu_2112_p3) ? 1'b1 : 1'b0);

assign icmp_ln295_39_fu_2301_p2 = ((x_l_I_55_fu_2235_p3 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_3_fu_655_p2 = ((x_l_I_7_reg_4718 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_40_fu_2307_p2 = ((x_l_FH_79_fu_2242_p3 > zext_ln285_19_fu_2285_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_41_fu_2313_p2 = ((x_l_FH_79_fu_2242_p3 == zext_ln285_19_fu_2285_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_42_fu_2319_p2 = ((x_l_FL_30_fu_2247_p3 < mul_FL_2_fu_2293_p3) ? 1'b1 : 1'b0);

assign icmp_ln295_43_fu_2495_p2 = ((x_l_I_58_reg_5114 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_44_fu_2500_p2 = ((x_l_FH_80_fu_2440_p3 > zext_ln285_21_fu_2479_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_45_fu_2506_p2 = ((x_l_FH_80_fu_2440_p3 == zext_ln285_21_fu_2479_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_46_fu_2512_p2 = ((x_l_FL_31_reg_5121 < mul_FL_3_fu_2487_p3) ? 1'b1 : 1'b0);

assign icmp_ln295_47_fu_2676_p2 = ((x_l_I_61_fu_2609_p3 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_48_fu_2682_p2 = ((x_l_FH_81_fu_2616_p3 > zext_ln285_23_fu_2660_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_49_fu_2688_p2 = ((x_l_FH_81_fu_2616_p3 == zext_ln285_23_fu_2660_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_4_fu_660_p2 = ((x_l_FH_63_reg_4725 < zext_ln285_fu_651_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_50_fu_2694_p2 = ((x_l_FL_32_fu_2622_p3 < mul_FL_4_fu_2668_p3) ? 1'b1 : 1'b0);

assign icmp_ln295_51_fu_2861_p2 = ((x_l_I_64_fu_2794_p3 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_52_fu_2867_p2 = ((x_l_FH_82_fu_2801_p3 > zext_ln285_25_fu_2845_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_53_fu_2873_p2 = ((x_l_FH_82_fu_2801_p3 == zext_ln285_25_fu_2845_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_54_fu_2879_p2 = ((x_l_FL_33_fu_2807_p3 < mul_FL_5_fu_2853_p3) ? 1'b1 : 1'b0);

assign icmp_ln295_55_fu_3046_p2 = ((x_l_I_67_fu_2979_p3 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_56_fu_3052_p2 = ((x_l_FH_83_fu_2986_p3 > zext_ln285_27_fu_3030_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_57_fu_3058_p2 = ((x_l_FH_83_fu_2986_p3 == zext_ln285_27_fu_3030_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_58_fu_3064_p2 = ((x_l_FL_34_fu_2992_p3 < mul_FL_6_fu_3038_p3) ? 1'b1 : 1'b0);

assign icmp_ln295_59_fu_3231_p2 = ((x_l_I_70_fu_3164_p3 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_5_fu_740_p2 = ((x_l_I_10_fu_697_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_60_fu_3237_p2 = ((x_l_FH_84_fu_3171_p3 > zext_ln285_29_fu_3215_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_61_fu_3243_p2 = ((x_l_FH_84_fu_3171_p3 == zext_ln285_29_fu_3215_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_62_fu_3249_p2 = ((x_l_FL_35_fu_3177_p3 < mul_FL_7_fu_3223_p3) ? 1'b1 : 1'b0);

assign icmp_ln295_63_fu_3416_p2 = ((x_l_I_73_fu_3349_p3 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_64_fu_3422_p2 = ((x_l_FH_85_fu_3356_p3 > zext_ln285_31_fu_3400_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_65_fu_3428_p2 = ((x_l_FH_85_fu_3356_p3 == zext_ln285_31_fu_3400_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_66_fu_3434_p2 = ((x_l_FL_36_fu_3362_p3 < mul_FL_8_fu_3408_p3) ? 1'b1 : 1'b0);

assign icmp_ln295_67_fu_3601_p2 = ((x_l_I_76_fu_3534_p3 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_68_fu_3607_p2 = ((x_l_FH_86_fu_3541_p3 > zext_ln285_33_fu_3585_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_69_fu_3613_p2 = ((x_l_FH_86_fu_3541_p3 == zext_ln285_33_fu_3585_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_6_fu_746_p2 = ((x_l_FH_64_fu_705_p3 < zext_ln285_1_fu_736_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_70_fu_3619_p2 = ((x_l_FL_37_fu_3547_p3 < mul_FL_9_fu_3593_p3) ? 1'b1 : 1'b0);

assign icmp_ln295_71_fu_3786_p2 = ((x_l_I_79_fu_3719_p3 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_72_fu_3792_p2 = ((x_l_FH_87_fu_3726_p3 > zext_ln285_35_fu_3770_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_73_fu_3798_p2 = ((x_l_FH_87_fu_3726_p3 == zext_ln285_35_fu_3770_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_74_fu_3804_p2 = ((x_l_FL_38_fu_3732_p3 < mul_FL_10_fu_3778_p3) ? 1'b1 : 1'b0);

assign icmp_ln295_75_fu_3971_p2 = ((x_l_I_82_fu_3904_p3 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_76_fu_3977_p2 = ((x_l_FH_88_fu_3911_p3 > zext_ln285_37_fu_3955_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_77_fu_3983_p2 = ((x_l_FH_88_fu_3911_p3 == zext_ln285_37_fu_3955_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_78_fu_3989_p2 = ((x_l_FL_39_fu_3917_p3 < mul_FL_11_fu_3963_p3) ? 1'b1 : 1'b0);

assign icmp_ln295_79_fu_4156_p2 = ((x_l_I_85_fu_4089_p3 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_7_fu_829_p2 = ((x_l_I_13_fu_787_p3 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_80_fu_4162_p2 = ((x_l_FH_89_fu_4096_p3 > zext_ln285_39_fu_4140_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_81_fu_4168_p2 = ((x_l_FH_89_fu_4096_p3 == zext_ln285_39_fu_4140_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_82_fu_4174_p2 = ((x_l_FL_40_fu_4102_p3 < mul_FL_12_fu_4148_p3) ? 1'b1 : 1'b0);

assign icmp_ln295_83_fu_4341_p2 = ((x_l_I_88_fu_4274_p3 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_84_fu_4347_p2 = ((x_l_FH_90_fu_4281_p3 > zext_ln285_41_fu_4325_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_85_fu_4353_p2 = ((x_l_FH_90_fu_4281_p3 == zext_ln285_41_fu_4325_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_86_fu_4359_p2 = ((x_l_FL_41_fu_4287_p3 < mul_FL_13_fu_4333_p3) ? 1'b1 : 1'b0);

assign icmp_ln295_87_fu_4517_p2 = ((x_l_FH_59_fu_4468_p3 > zext_ln285_43_fu_4513_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_88_fu_4523_p2 = ((x_l_FH_59_fu_4468_p3 == zext_ln285_43_fu_4513_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_89_fu_4529_p2 = ((x_l_FL_27_fu_4474_p3 < mul_FL_14_fu_4490_p3) ? 1'b1 : 1'b0);

assign icmp_ln295_8_fu_835_p2 = ((x_l_FH_65_fu_795_p3 < zext_ln285_2_fu_825_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_9_fu_921_p2 = ((x_l_I_16_reg_4775 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_fu_462_p2 = ((tmp_35_fu_452_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln308_10_fu_3649_p2 = ((x_l_FH_86_fu_3541_p3 < zext_ln285_33_fu_3585_p1) ? 1'b1 : 1'b0);

assign icmp_ln308_11_fu_3834_p2 = ((x_l_FH_87_fu_3726_p3 < zext_ln285_35_fu_3770_p1) ? 1'b1 : 1'b0);

assign icmp_ln308_12_fu_4019_p2 = ((x_l_FH_88_fu_3911_p3 < zext_ln285_37_fu_3955_p1) ? 1'b1 : 1'b0);

assign icmp_ln308_13_fu_4204_p2 = ((x_l_FH_89_fu_4096_p3 < zext_ln285_39_fu_4140_p1) ? 1'b1 : 1'b0);

assign icmp_ln308_14_fu_4383_p2 = ((x_l_FH_90_fu_4281_p3 < zext_ln285_41_fu_4325_p1) ? 1'b1 : 1'b0);

assign icmp_ln308_1_fu_1972_p2 = ((x_l_FH_77_fu_1860_p3 < zext_ln285_15_fu_1908_p1) ? 1'b1 : 1'b0);

assign icmp_ln308_2_fu_2163_p2 = ((x_l_FH_78_fu_2092_p3 < zext_ln285_17_fu_2104_p1) ? 1'b1 : 1'b0);

assign icmp_ln308_3_fu_2349_p2 = ((x_l_FH_79_fu_2242_p3 < zext_ln285_19_fu_2285_p1) ? 1'b1 : 1'b0);

assign icmp_ln308_4_fu_2539_p2 = ((x_l_FH_80_fu_2440_p3 < zext_ln285_21_fu_2479_p1) ? 1'b1 : 1'b0);

assign icmp_ln308_5_fu_2724_p2 = ((x_l_FH_81_fu_2616_p3 < zext_ln285_23_fu_2660_p1) ? 1'b1 : 1'b0);

assign icmp_ln308_6_fu_2909_p2 = ((x_l_FH_82_fu_2801_p3 < zext_ln285_25_fu_2845_p1) ? 1'b1 : 1'b0);

assign icmp_ln308_7_fu_3094_p2 = ((x_l_FH_83_fu_2986_p3 < zext_ln285_27_fu_3030_p1) ? 1'b1 : 1'b0);

assign icmp_ln308_8_fu_3279_p2 = ((x_l_FH_84_fu_3171_p3 < zext_ln285_29_fu_3215_p1) ? 1'b1 : 1'b0);

assign icmp_ln308_9_fu_3464_p2 = ((x_l_FH_85_fu_3356_p3 < zext_ln285_31_fu_3400_p1) ? 1'b1 : 1'b0);

assign icmp_ln308_fu_474_p2 = ((tmp_35_fu_452_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln330_fu_4457_p2 = ((x_l_I_90_fu_4433_p3 != 6'd0) ? 1'b1 : 1'b0);

assign mul_FH_10_fu_1519_p4 = {{{res_I_reg_4655_pp0_iter7_reg}, {tmp_11_fu_1511_p3}}, {6'd32}};

assign mul_FH_11_fu_1603_p4 = {{{res_I_reg_4655_pp0_iter8_reg}, {tmp_12_fu_1595_p3}}, {4'd8}};

assign mul_FH_12_fu_1696_p4 = {{{res_I_reg_4655_pp0_iter9_reg}, {tmp_13_reg_4969}}, {2'd2}};

assign mul_FH_13_fu_1780_p3 = {{res_I_reg_4655_pp0_iter9_reg}, {tmp_14_fu_1772_p3}};

assign mul_FH_14_fu_1901_p3 = {{res_I_reg_4655_pp0_iter10_reg}, {tmp_17_fu_1891_p4}};

assign mul_FH_15_fu_2098_p3 = {{res_I_reg_4655_pp0_iter11_reg}, {tmp_19_reg_5048}};

assign mul_FH_16_fu_2278_p3 = {{res_I_reg_4655_pp0_iter12_reg}, {tmp_21_fu_2268_p4}};

assign mul_FH_17_fu_2472_p3 = {{res_I_reg_4655_pp0_iter13_reg}, {tmp_23_fu_2462_p4}};

assign mul_FH_18_fu_2653_p3 = {{res_I_reg_4655_pp0_iter14_reg}, {tmp_25_fu_2643_p4}};

assign mul_FH_19_fu_2838_p3 = {{res_I_reg_4655_pp0_iter15_reg}, {tmp_27_fu_2828_p4}};

assign mul_FH_1_fu_643_p4 = {{{res_I_reg_4655_pp0_iter1_reg}, {tmp_4_reg_4738}}, {26'd33554432}};

assign mul_FH_20_fu_3023_p3 = {{res_I_reg_4655_pp0_iter16_reg}, {tmp_29_fu_3013_p4}};

assign mul_FH_21_fu_3208_p3 = {{res_I_reg_4655_pp0_iter17_reg}, {tmp_31_fu_3198_p4}};

assign mul_FH_22_fu_3393_p3 = {{res_I_reg_4655_pp0_iter18_reg}, {tmp_33_fu_3383_p4}};

assign mul_FH_23_fu_3578_p3 = {{res_I_reg_4655_pp0_iter19_reg}, {tmp_36_fu_3568_p4}};

assign mul_FH_24_fu_3763_p3 = {{res_I_reg_4655_pp0_iter20_reg}, {tmp_38_fu_3753_p4}};

assign mul_FH_25_fu_3948_p3 = {{res_I_reg_4655_pp0_iter21_reg}, {tmp_40_fu_3938_p4}};

assign mul_FH_26_fu_4133_p3 = {{res_I_reg_4655_pp0_iter22_reg}, {tmp_42_fu_4123_p4}};

assign mul_FH_27_fu_4318_p3 = {{res_I_reg_4655_pp0_iter23_reg}, {tmp_44_fu_4308_p4}};

assign mul_FH_28_fu_4506_p3 = {{res_I_reg_4655_pp0_iter24_reg}, {tmp_75_fu_4498_p3}};

assign mul_FH_2_fu_727_p4 = {{{res_I_reg_4655_pp0_iter1_reg}, {tmp_5_fu_719_p3}}, {24'd8388608}};

assign mul_FH_3_fu_816_p4 = {{{res_I_reg_4655_pp0_iter2_reg}, {tmp_8_fu_808_p3}}, {22'd2097152}};

assign mul_FH_4_fu_909_p4 = {{{res_I_reg_4655_pp0_iter3_reg}, {tmp_9_reg_4795}}, {20'd524288}};

assign mul_FH_5_fu_993_p4 = {{{res_I_reg_4655_pp0_iter3_reg}, {tmp_s_fu_985_p3}}, {18'd131072}};

assign mul_FH_6_fu_1081_p4 = {{{res_I_reg_4655_pp0_iter4_reg}, {tmp_1_fu_1073_p3}}, {16'd32768}};

assign mul_FH_7_fu_1174_p4 = {{{res_I_reg_4655_pp0_iter5_reg}, {tmp_3_reg_4853}}, {14'd8192}};

assign mul_FH_8_fu_1258_p4 = {{{res_I_reg_4655_pp0_iter5_reg}, {tmp_6_fu_1250_p3}}, {12'd2048}};

assign mul_FH_9_fu_1342_p4 = {{{res_I_reg_4655_pp0_iter6_reg}, {tmp_7_fu_1334_p3}}, {10'd512}};

assign mul_FH_fu_557_p4 = {{{res_I_reg_4655}, {tmp_2_fu_549_p3}}, {28'd134217728}};

assign mul_FH_s_fu_1435_p4 = {{{res_I_reg_4655_pp0_iter7_reg}, {tmp_10_reg_4911}}, {8'd128}};

assign mul_FL_10_fu_3778_p3 = {{tmp_37_fu_3743_p4}, {9'd256}};

assign mul_FL_11_fu_3963_p3 = {{tmp_39_fu_3928_p4}, {7'd64}};

assign mul_FL_12_fu_4148_p3 = {{tmp_41_fu_4113_p4}, {5'd16}};

assign mul_FL_13_fu_4333_p3 = {{tmp_43_fu_4298_p4}, {3'd4}};

assign mul_FL_14_fu_4490_p3 = {{trunc_ln283_fu_4486_p1}, {1'd1}};

assign mul_FL_1_fu_2112_p3 = {{tmp_18_reg_5043}, {27'd67108864}};

assign mul_FL_2_fu_2293_p3 = {{tmp_20_fu_2258_p4}, {25'd16777216}};

assign mul_FL_3_fu_2487_p3 = {{tmp_22_fu_2452_p4}, {23'd4194304}};

assign mul_FL_4_fu_2668_p3 = {{tmp_24_fu_2633_p4}, {21'd1048576}};

assign mul_FL_5_fu_2853_p3 = {{tmp_26_fu_2818_p4}, {19'd262144}};

assign mul_FL_6_fu_3038_p3 = {{tmp_28_fu_3003_p4}, {17'd65536}};

assign mul_FL_7_fu_3223_p3 = {{tmp_30_fu_3188_p4}, {15'd16384}};

assign mul_FL_8_fu_3408_p3 = {{tmp_32_fu_3373_p4}, {13'd4096}};

assign mul_FL_9_fu_3593_p3 = {{tmp_34_fu_3558_p4}, {11'd1024}};

assign mul_FL_fu_1916_p3 = {{tmp_16_fu_1881_p4}, {29'd268435456}};

assign or_ln295_10_fu_2744_p2 = (icmp_ln295_48_fu_2682_p2 | and_ln295_18_fu_2706_p2);

assign or_ln295_11_fu_2750_p2 = (or_ln295_10_fu_2744_p2 | icmp_ln295_47_fu_2676_p2);

assign or_ln295_12_fu_2929_p2 = (icmp_ln295_52_fu_2867_p2 | and_ln295_19_fu_2891_p2);

assign or_ln295_13_fu_2935_p2 = (or_ln295_12_fu_2929_p2 | icmp_ln295_51_fu_2861_p2);

assign or_ln295_14_fu_3114_p2 = (icmp_ln295_56_fu_3052_p2 | and_ln295_20_fu_3076_p2);

assign or_ln295_15_fu_3120_p2 = (or_ln295_14_fu_3114_p2 | icmp_ln295_55_fu_3046_p2);

assign or_ln295_16_fu_3299_p2 = (icmp_ln295_60_fu_3237_p2 | and_ln295_21_fu_3261_p2);

assign or_ln295_17_fu_3305_p2 = (or_ln295_16_fu_3299_p2 | icmp_ln295_59_fu_3231_p2);

assign or_ln295_18_fu_3484_p2 = (icmp_ln295_64_fu_3422_p2 | and_ln295_22_fu_3446_p2);

assign or_ln295_19_fu_3490_p2 = (or_ln295_18_fu_3484_p2 | icmp_ln295_63_fu_3416_p2);

assign or_ln295_1_fu_486_p2 = (and_ln295_fu_468_p2 | and_ln295_29_fu_440_p2);

assign or_ln295_20_fu_3669_p2 = (icmp_ln295_68_fu_3607_p2 | and_ln295_23_fu_3631_p2);

assign or_ln295_21_fu_3675_p2 = (or_ln295_20_fu_3669_p2 | icmp_ln295_67_fu_3601_p2);

assign or_ln295_22_fu_3854_p2 = (icmp_ln295_72_fu_3792_p2 | and_ln295_24_fu_3816_p2);

assign or_ln295_23_fu_3860_p2 = (or_ln295_22_fu_3854_p2 | icmp_ln295_71_fu_3786_p2);

assign or_ln295_24_fu_4039_p2 = (icmp_ln295_76_fu_3977_p2 | and_ln295_25_fu_4001_p2);

assign or_ln295_25_fu_4045_p2 = (or_ln295_24_fu_4039_p2 | icmp_ln295_75_fu_3971_p2);

assign or_ln295_26_fu_4224_p2 = (icmp_ln295_80_fu_4162_p2 | and_ln295_26_fu_4186_p2);

assign or_ln295_27_fu_4230_p2 = (or_ln295_26_fu_4224_p2 | icmp_ln295_79_fu_4156_p2);

assign or_ln295_28_fu_4403_p2 = (icmp_ln295_84_fu_4347_p2 | and_ln295_27_fu_4371_p2);

assign or_ln295_29_fu_4409_p2 = (or_ln295_28_fu_4403_p2 | icmp_ln295_83_fu_4341_p2);

assign or_ln295_2_fu_2028_p2 = (icmp_ln295_32_fu_1930_p2 | and_ln295_14_fu_1954_p2);

assign or_ln295_30_fu_4547_p2 = (icmp_ln295_87_fu_4517_p2 | and_ln295_28_fu_4541_p2);

assign or_ln295_31_fu_4553_p2 = (phi_ln295_fu_4463_p2 | or_ln295_30_fu_4547_p2);

assign or_ln295_3_fu_2034_p2 = (or_ln295_2_fu_2028_p2 | icmp_ln295_31_fu_1924_p2);

assign or_ln295_4_fu_2193_p2 = (icmp_ln295_36_fu_2124_p2 | and_ln295_15_fu_2147_p2);

assign or_ln295_5_fu_2199_p2 = (or_ln295_4_fu_2193_p2 | icmp_ln295_35_fu_2119_p2);

assign or_ln295_6_fu_2395_p2 = (icmp_ln295_40_fu_2307_p2 | and_ln295_16_fu_2331_p2);

assign or_ln295_7_fu_2401_p2 = (or_ln295_6_fu_2395_p2 | icmp_ln295_39_fu_2301_p2);

assign or_ln295_8_fu_2559_p2 = (icmp_ln295_44_fu_2500_p2 | and_ln295_17_fu_2523_p2);

assign or_ln295_9_fu_2565_p2 = (or_ln295_8_fu_2559_p2 | icmp_ln295_43_fu_2495_p2);

assign or_ln295_fu_1826_p2 = (icmp_ln295_30_reg_4995 | icmp_ln295_29_reg_4990);

assign or_ln308_10_fu_3870_p2 = (icmp_ln308_11_reg_5548 | and_ln308_10_fu_3866_p2);

assign or_ln308_11_fu_4055_p2 = (icmp_ln308_12_reg_5604 | and_ln308_11_fu_4051_p2);

assign or_ln308_12_fu_4240_p2 = (icmp_ln308_13_reg_5660 | and_ln308_12_fu_4236_p2);

assign or_ln308_13_fu_4423_p2 = (icmp_ln308_14_reg_5717 | and_ln308_13_fu_4419_p2);

assign or_ln308_1_fu_2209_p2 = (icmp_ln308_2_reg_5073 | and_ln308_1_fu_2205_p2);

assign or_ln308_2_fu_2361_p2 = (icmp_ln308_3_fu_2349_p2 | and_ln308_2_fu_2355_p2);

assign or_ln308_3_fu_2575_p2 = (icmp_ln308_4_reg_5156 | and_ln308_3_fu_2571_p2);

assign or_ln308_4_fu_2760_p2 = (icmp_ln308_5_reg_5212 | and_ln308_4_fu_2756_p2);

assign or_ln308_5_fu_2945_p2 = (icmp_ln308_6_reg_5268 | and_ln308_5_fu_2941_p2);

assign or_ln308_6_fu_3130_p2 = (icmp_ln308_7_reg_5324 | and_ln308_6_fu_3126_p2);

assign or_ln308_7_fu_3315_p2 = (icmp_ln308_8_reg_5380 | and_ln308_7_fu_3311_p2);

assign or_ln308_8_fu_3500_p2 = (icmp_ln308_9_reg_5436 | and_ln308_8_fu_3496_p2);

assign or_ln308_9_fu_3685_p2 = (icmp_ln308_10_reg_5492 | and_ln308_9_fu_3681_p2);

assign or_ln308_fu_1984_p2 = (icmp_ln308_1_fu_1972_p2 | and_ln308_fu_1978_p2);

assign phi_ln295_fu_4463_p2 = (or_ln295_29_reg_5727 & icmp_ln330_fu_4457_p2);

assign res_FH_10_fu_978_p3 = ((and_ln295_4_fu_931_p2[0:0] == 1'b1) ? res_FH_8_reg_4789 : res_FH_9_fu_954_p4);

assign res_FH_11_fu_1039_p4 = {res_FH_10_reg_4811[31 - 1:25], |(1'd1), res_FH_10_reg_4811[23:0]};

assign res_FH_12_fu_1062_p3 = ((and_ln295_5_fu_1024_p2[0:0] == 1'b1) ? res_FH_10_reg_4811 : res_FH_11_fu_1039_p4);

assign res_FH_13_fu_1132_p4 = {res_FH_12_fu_1062_p3[31 - 1:24], |(1'd1), res_FH_12_fu_1062_p3[22:0]};

assign res_FH_14_fu_1158_p3 = ((and_ln295_6_fu_1106_p2[0:0] == 1'b1) ? res_FH_12_fu_1062_p3 : res_FH_13_fu_1132_p4);

assign res_FH_15_fu_1219_p4 = {res_FH_14_reg_4847[31 - 1:23], |(1'd1), res_FH_14_reg_4847[21:0]};

assign res_FH_16_fu_1243_p3 = ((and_ln295_7_fu_1196_p2[0:0] == 1'b1) ? res_FH_14_reg_4847 : res_FH_15_fu_1219_p4);

assign res_FH_17_fu_1304_p4 = {res_FH_16_reg_4869[31 - 1:22], |(1'd1), res_FH_16_reg_4869[20:0]};

assign res_FH_18_fu_1327_p3 = ((and_ln295_8_fu_1289_p2[0:0] == 1'b1) ? res_FH_16_reg_4869 : res_FH_17_fu_1304_p4);

assign res_FH_19_fu_1393_p4 = {res_FH_18_fu_1327_p3[31 - 1:21], |(1'd1), res_FH_18_fu_1327_p3[19:0]};

assign res_FH_1_fu_602_p4 = {res_FH_fu_538_p3[31 - 1:30], |(1'd1), res_FH_fu_538_p3[28:0]};

assign res_FH_20_fu_1419_p3 = ((and_ln295_9_fu_1367_p2[0:0] == 1'b1) ? res_FH_18_fu_1327_p3 : res_FH_19_fu_1393_p4);

assign res_FH_21_fu_1480_p4 = {res_FH_20_reg_4905[31 - 1:20], |(1'd1), res_FH_20_reg_4905[18:0]};

assign res_FH_22_fu_1504_p3 = ((and_ln295_10_fu_1457_p2[0:0] == 1'b1) ? res_FH_20_reg_4905 : res_FH_21_fu_1480_p4);

assign res_FH_23_fu_1565_p4 = {res_FH_22_reg_4927[31 - 1:19], |(1'd1), res_FH_22_reg_4927[17:0]};

assign res_FH_24_fu_1588_p3 = ((and_ln295_11_fu_1550_p2[0:0] == 1'b1) ? res_FH_22_reg_4927 : res_FH_23_fu_1565_p4);

assign res_FH_25_fu_1654_p4 = {res_FH_24_fu_1588_p3[31 - 1:18], |(1'd1), res_FH_24_fu_1588_p3[16:0]};

assign res_FH_26_fu_1680_p3 = ((and_ln295_12_fu_1628_p2[0:0] == 1'b1) ? res_FH_24_fu_1588_p3 : res_FH_25_fu_1654_p4);

assign res_FH_27_fu_1741_p4 = {res_FH_26_reg_4963[31 - 1:17], |(1'd1), res_FH_26_reg_4963[15:0]};

assign res_FH_28_fu_1765_p3 = ((and_ln295_13_fu_1718_p2[0:0] == 1'b1) ? res_FH_26_reg_4963 : res_FH_27_fu_1741_p4);

assign res_FH_29_fu_1843_p4 = {res_FH_28_reg_4984[31 - 1:16], |(1'd1), res_FH_28_reg_4984[14:0]};

assign res_FH_2_fu_627_p3 = ((and_ln295_30_fu_577_p2[0:0] == 1'b1) ? res_FH_fu_538_p3 : res_FH_1_fu_602_p4);

assign res_FH_30_fu_1874_p3 = ((or_ln295_fu_1826_p2[0:0] == 1'b1) ? res_FH_29_fu_1843_p4 : res_FH_28_reg_4984);

assign res_FH_31_fu_2018_p4 = {res_FH_30_fu_1874_p3[31 - 1:15], |(1'd1), res_FH_30_fu_1874_p3[13:0]};

assign res_FH_32_fu_2056_p3 = ((or_ln295_3_fu_2034_p2[0:0] == 1'b1) ? res_FH_31_fu_2018_p4 : res_FH_30_fu_1874_p3);

assign res_FH_33_fu_2226_p4 = {res_FH_32_reg_5037_pp0_iter12_reg[31 - 1:14], |(1'd1), res_FH_32_reg_5037_pp0_iter12_reg[12:0]};

assign res_FH_34_fu_2252_p3 = ((or_ln295_5_reg_5083[0:0] == 1'b1) ? res_FH_33_fu_2226_p4 : res_FH_32_reg_5037_pp0_iter12_reg);

assign res_FH_35_fu_2431_p4 = {res_FH_34_reg_5097[31 - 1:13], |(1'd1), res_FH_34_reg_5097[11:0]};

assign res_FH_36_fu_2446_p3 = ((or_ln295_7_reg_5108[0:0] == 1'b1) ? res_FH_35_fu_2431_p4 : res_FH_34_reg_5097);

assign res_FH_37_fu_2600_p4 = {res_FH_36_reg_5135[31 - 1:12], |(1'd1), res_FH_36_reg_5135[10:0]};

assign res_FH_38_fu_2627_p3 = ((or_ln295_9_reg_5166[0:0] == 1'b1) ? res_FH_37_fu_2600_p4 : res_FH_36_reg_5135);

assign res_FH_39_fu_2785_p4 = {res_FH_38_reg_5191[31 - 1:11], |(1'd1), res_FH_38_reg_5191[9:0]};

assign res_FH_3_fu_688_p4 = {res_FH_2_reg_4732[31 - 1:29], |(1'd1), res_FH_2_reg_4732[27:0]};

assign res_FH_40_fu_2812_p3 = ((or_ln295_11_reg_5222[0:0] == 1'b1) ? res_FH_39_fu_2785_p4 : res_FH_38_reg_5191);

assign res_FH_41_fu_2970_p4 = {res_FH_40_reg_5247[31 - 1:10], |(1'd1), res_FH_40_reg_5247[8:0]};

assign res_FH_42_fu_2997_p3 = ((or_ln295_13_reg_5278[0:0] == 1'b1) ? res_FH_41_fu_2970_p4 : res_FH_40_reg_5247);

assign res_FH_43_fu_3155_p4 = {res_FH_42_reg_5303[31 - 1:9], |(1'd1), res_FH_42_reg_5303[7:0]};

assign res_FH_44_fu_3182_p3 = ((or_ln295_15_reg_5334[0:0] == 1'b1) ? res_FH_43_fu_3155_p4 : res_FH_42_reg_5303);

assign res_FH_45_fu_3340_p4 = {res_FH_44_reg_5359[31 - 1:8], |(1'd1), res_FH_44_reg_5359[6:0]};

assign res_FH_46_fu_3367_p3 = ((or_ln295_17_reg_5390[0:0] == 1'b1) ? res_FH_45_fu_3340_p4 : res_FH_44_reg_5359);

assign res_FH_47_fu_3525_p4 = {res_FH_46_reg_5415[31 - 1:7], |(1'd1), res_FH_46_reg_5415[5:0]};

assign res_FH_48_fu_3552_p3 = ((or_ln295_19_reg_5446[0:0] == 1'b1) ? res_FH_47_fu_3525_p4 : res_FH_46_reg_5415);

assign res_FH_49_fu_3710_p4 = {res_FH_48_reg_5471[31 - 1:6], |(1'd1), res_FH_48_reg_5471[4:0]};

assign res_FH_4_fu_712_p3 = ((and_ln295_1_fu_665_p2[0:0] == 1'b1) ? res_FH_2_reg_4732 : res_FH_3_fu_688_p4);

assign res_FH_50_fu_3737_p3 = ((or_ln295_21_reg_5502[0:0] == 1'b1) ? res_FH_49_fu_3710_p4 : res_FH_48_reg_5471);

assign res_FH_51_fu_3895_p4 = {res_FH_50_reg_5527[31 - 1:5], |(1'd1), res_FH_50_reg_5527[3:0]};

assign res_FH_52_fu_3922_p3 = ((or_ln295_23_reg_5558[0:0] == 1'b1) ? res_FH_51_fu_3895_p4 : res_FH_50_reg_5527);

assign res_FH_53_fu_4080_p4 = {res_FH_52_reg_5583[31 - 1:4], |(1'd1), res_FH_52_reg_5583[2:0]};

assign res_FH_54_fu_4107_p3 = ((or_ln295_25_reg_5614[0:0] == 1'b1) ? res_FH_53_fu_4080_p4 : res_FH_52_reg_5583);

assign res_FH_55_fu_4265_p4 = {res_FH_54_reg_5639[31 - 1:3], |(1'd1), res_FH_54_reg_5639[1:0]};

assign res_FH_56_fu_4292_p3 = ((or_ln295_27_reg_5670[0:0] == 1'b1) ? res_FH_55_fu_4265_p4 : res_FH_54_reg_5639);

assign res_FH_57_fu_4448_p4 = {res_FH_56_reg_5696[31 - 1:2], |(1'd1), res_FH_56_reg_5696[0:0]};

assign res_FH_58_fu_4480_p3 = ((or_ln295_29_reg_5727[0:0] == 1'b1) ? res_FH_57_fu_4448_p4 : res_FH_56_reg_5696);

assign res_FH_59_fu_4566_p4 = {res_FH_58_reg_5735[31-1:1], |(1'd1)};

assign res_FH_5_fu_778_p4 = {res_FH_4_reg_4753[31 - 1:28], |(1'd1), res_FH_4_reg_4753[26:0]};

assign res_FH_60_fu_4575_p3 = ((or_ln295_31_reg_5741[0:0] == 1'b1) ? res_FH_59_fu_4566_p4 : res_FH_58_reg_5735);

assign res_FH_6_fu_801_p3 = ((and_ln295_2_fu_761_p2[0:0] == 1'b1) ? res_FH_4_reg_4753 : res_FH_5_fu_778_p4);

assign res_FH_7_fu_867_p4 = {res_FH_6_fu_801_p3[31 - 1:27], |(1'd1), res_FH_6_fu_801_p3[25:0]};

assign res_FH_8_fu_893_p3 = ((and_ln295_3_fu_841_p2[0:0] == 1'b1) ? res_FH_6_fu_801_p3 : res_FH_7_fu_867_p4);

assign res_FH_9_fu_954_p4 = {res_FH_8_reg_4789[31 - 1:26], |(1'd1), res_FH_8_reg_4789[24:0]};

assign res_FH_fu_538_p3 = ((or_ln295_1_reg_4700[0:0] == 1'b1) ? 31'd1073741824 : 31'd0);

assign res_I_1_fu_4599_p3 = ((icmp_ln258_reg_4649_pp0_iter25_reg[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign res_I_2_fu_4606_p3 = ((tmp_77_fu_4591_p3[0:0] == 1'b1) ? res_I_1_fu_4599_p3 : zext_ln216_reg_4713_pp0_iter25_reg);

assign res_I_fu_428_p2 = (icmp_ln258_fu_422_p2 ^ 1'd1);

assign select_ln212_fu_510_p3 = ((x_l_I_1_fu_506_p2[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln312_10_fu_3840_p3 = ((delta_10_fu_3822_p2[0:0] == 1'b1) ? 7'd127 : 7'd0);

assign select_ln312_11_fu_4025_p3 = ((delta_11_fu_4007_p2[0:0] == 1'b1) ? 6'd63 : 6'd0);

assign select_ln312_12_fu_4210_p3 = ((delta_12_fu_4192_p2[0:0] == 1'b1) ? 5'd31 : 5'd0);

assign select_ln312_13_fu_4389_p3 = ((delta_13_fu_4377_p2[0:0] == 1'b1) ? 4'd15 : 4'd0);

assign select_ln312_1_fu_2169_p3 = ((delta_1_fu_2153_p2[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln312_2_fu_2381_p3 = ((delta_2_fu_2337_p2[0:0] == 1'b1) ? 15'd32767 : 15'd0);

assign select_ln312_3_fu_2545_p3 = ((delta_3_fu_2529_p2[0:0] == 1'b1) ? 14'd16383 : 14'd0);

assign select_ln312_4_fu_2730_p3 = ((delta_4_fu_2712_p2[0:0] == 1'b1) ? 13'd8191 : 13'd0);

assign select_ln312_5_fu_2915_p3 = ((delta_5_fu_2897_p2[0:0] == 1'b1) ? 12'd4095 : 12'd0);

assign select_ln312_6_fu_3100_p3 = ((delta_6_fu_3082_p2[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln312_7_fu_3285_p3 = ((delta_7_fu_3267_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln312_8_fu_3470_p3 = ((delta_8_fu_3452_p2[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln312_9_fu_3655_p3 = ((delta_9_fu_3637_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln312_fu_2004_p3 = ((delta_fu_1960_p2[0:0] == 1'b1) ? 17'd131071 : 17'd0);

assign sext_ln217_1_fu_758_p1 = x_l_I_10_reg_4743;

assign sext_ln217_2_fu_1069_p1 = x_l_I_22_fu_1048_p3;

assign sext_ln217_3_fu_1823_p1 = x_l_I_46_reg_4974;

assign sext_ln217_fu_545_p1 = x_l_I_4_fu_531_p3;

assign sext_ln312_10_fu_3702_p1 = $signed(sub_ln312_9_reg_5497);

assign sext_ln312_11_fu_3887_p1 = $signed(sub_ln312_10_reg_5553);

assign sext_ln312_12_fu_4072_p1 = $signed(sub_ln312_11_reg_5609);

assign sext_ln312_13_fu_4257_p1 = $signed(sub_ln312_12_reg_5665);

assign sext_ln312_14_fu_4440_p1 = $signed(sub_ln312_13_reg_5722);

assign sext_ln312_1_fu_2084_p1 = $signed(sub_ln312_reg_5012);

assign sext_ln312_2_fu_2183_p1 = $signed(sub_ln312_1_fu_2177_p2);

assign sext_ln312_3_fu_2423_p1 = $signed(sub_ln312_2_reg_5103);

assign sext_ln312_4_fu_2592_p1 = $signed(sub_ln312_3_reg_5161);

assign sext_ln312_5_fu_2777_p1 = $signed(sub_ln312_4_reg_5217);

assign sext_ln312_6_fu_2962_p1 = $signed(sub_ln312_5_reg_5273);

assign sext_ln312_7_fu_3147_p1 = $signed(sub_ln312_6_reg_5329);

assign sext_ln312_8_fu_3332_p1 = $signed(sub_ln312_7_reg_5385);

assign sext_ln312_9_fu_3517_p1 = $signed(sub_ln312_8_reg_5441);

assign sext_ln312_fu_1813_p1 = $signed(xor_ln312_fu_1807_p2);

assign sub_ln312_10_fu_3848_p2 = (select_ln312_10_fu_3840_p3 - zext_ln285_36_fu_3774_p1);

assign sub_ln312_11_fu_4033_p2 = (select_ln312_11_fu_4025_p3 - zext_ln285_38_fu_3959_p1);

assign sub_ln312_12_fu_4218_p2 = (select_ln312_12_fu_4210_p3 - zext_ln285_40_fu_4144_p1);

assign sub_ln312_13_fu_4397_p2 = (select_ln312_13_fu_4389_p3 - zext_ln285_42_fu_4329_p1);

assign sub_ln312_1_fu_2177_p2 = (select_ln312_1_fu_2169_p3 - zext_ln285_18_fu_2108_p1);

assign sub_ln312_2_fu_2389_p2 = (select_ln312_2_fu_2381_p3 - zext_ln285_20_fu_2289_p1);

assign sub_ln312_3_fu_2553_p2 = (select_ln312_3_fu_2545_p3 - zext_ln285_22_fu_2483_p1);

assign sub_ln312_4_fu_2738_p2 = (select_ln312_4_fu_2730_p3 - zext_ln285_24_fu_2664_p1);

assign sub_ln312_5_fu_2923_p2 = (select_ln312_5_fu_2915_p3 - zext_ln285_26_fu_2849_p1);

assign sub_ln312_6_fu_3108_p2 = (select_ln312_6_fu_3100_p3 - zext_ln285_28_fu_3034_p1);

assign sub_ln312_7_fu_3293_p2 = (select_ln312_7_fu_3285_p3 - zext_ln285_30_fu_3219_p1);

assign sub_ln312_8_fu_3478_p2 = (select_ln312_8_fu_3470_p3 - zext_ln285_32_fu_3404_p1);

assign sub_ln312_9_fu_3663_p2 = (select_ln312_9_fu_3655_p3 - zext_ln285_34_fu_3589_p1);

assign sub_ln312_fu_2012_p2 = (select_ln312_fu_2004_p3 - zext_ln285_16_fu_1912_p1);

assign tmp_11_fu_1511_p3 = {{res_FH_22_fu_1504_p3[30:18]}};

assign tmp_12_fu_1595_p3 = {{res_FH_24_fu_1588_p3[30:17]}};

assign tmp_14_fu_1772_p3 = {{res_FH_28_fu_1765_p3[30:15]}};

assign tmp_15_fu_402_p3 = x_int_reg[32'd30];

assign tmp_16_fu_1881_p4 = {{res_FH_30_fu_1874_p3[15:14]}};

assign tmp_17_fu_1891_p4 = {{res_FH_30_fu_1874_p3[30:16]}};

assign tmp_1_fu_1073_p3 = {{res_FH_12_fu_1062_p3[30:23]}};

assign tmp_20_fu_2258_p4 = {{res_FH_34_fu_2252_p3[17:12]}};

assign tmp_21_fu_2268_p4 = {{res_FH_34_fu_2252_p3[30:18]}};

assign tmp_22_fu_2452_p4 = {{res_FH_36_fu_2446_p3[18:11]}};

assign tmp_23_fu_2462_p4 = {{res_FH_36_fu_2446_p3[30:19]}};

assign tmp_24_fu_2633_p4 = {{res_FH_38_fu_2627_p3[19:10]}};

assign tmp_25_fu_2643_p4 = {{res_FH_38_fu_2627_p3[30:20]}};

assign tmp_26_fu_2818_p4 = {{res_FH_40_fu_2812_p3[20:9]}};

assign tmp_27_fu_2828_p4 = {{res_FH_40_fu_2812_p3[30:21]}};

assign tmp_28_fu_3003_p4 = {{res_FH_42_fu_2997_p3[21:8]}};

assign tmp_29_fu_3013_p4 = {{res_FH_42_fu_2997_p3[30:22]}};

assign tmp_2_fu_549_p3 = {{res_FH_fu_538_p3[30:29]}};

assign tmp_30_fu_3188_p4 = {{res_FH_44_fu_3182_p3[22:7]}};

assign tmp_31_fu_3198_p4 = {{res_FH_44_fu_3182_p3[30:23]}};

assign tmp_32_fu_3373_p4 = {{res_FH_46_fu_3367_p3[23:6]}};

assign tmp_33_fu_3383_p4 = {{res_FH_46_fu_3367_p3[30:24]}};

assign tmp_34_fu_3558_p4 = {{res_FH_48_fu_3552_p3[24:5]}};

assign tmp_35_fu_452_p4 = {{x_int_reg[29:28]}};

assign tmp_36_fu_3568_p4 = {{res_FH_48_fu_3552_p3[30:25]}};

assign tmp_37_fu_3743_p4 = {{res_FH_50_fu_3737_p3[25:4]}};

assign tmp_38_fu_3753_p4 = {{res_FH_50_fu_3737_p3[30:26]}};

assign tmp_39_fu_3928_p4 = {{res_FH_52_fu_3922_p3[26:3]}};

assign tmp_40_fu_3938_p4 = {{res_FH_52_fu_3922_p3[30:27]}};

assign tmp_41_fu_4113_p4 = {{res_FH_54_fu_4107_p3[27:2]}};

assign tmp_42_fu_4123_p4 = {{res_FH_54_fu_4107_p3[30:28]}};

assign tmp_43_fu_4298_p4 = {{res_FH_56_fu_4292_p3[28:1]}};

assign tmp_44_fu_4308_p4 = {{res_FH_56_fu_4292_p3[30:29]}};

assign tmp_45_fu_4613_p4 = {{add_ln338_fu_4585_p2[30:1]}};

assign tmp_5_fu_719_p3 = {{res_FH_4_fu_712_p3[30:27]}};

assign tmp_6_fu_1250_p3 = {{res_FH_16_fu_1243_p3[30:21]}};

assign tmp_75_fu_4498_p3 = res_FH_58_fu_4480_p3[32'd30];

assign tmp_77_fu_4591_p3 = add_ln338_fu_4585_p2[32'd31];

assign tmp_7_fu_1334_p3 = {{res_FH_18_fu_1327_p3[30:20]}};

assign tmp_8_fu_808_p3 = {{res_FH_6_fu_801_p3[30:26]}};

assign tmp_fu_4559_p3 = x_read_reg_4639_pp0_iter25_reg[32'd32];

assign tmp_s_fu_985_p3 = {{res_FH_10_fu_978_p3[30:24]}};

assign trunc_ln213_fu_410_p1 = x_int_reg[29:0];

assign trunc_ln283_fu_4486_p1 = res_FH_58_fu_4480_p3[29:0];

assign trunc_ln3_fu_4623_p3 = {{res_I_2_fu_4606_p3}, {tmp_45_fu_4613_p4}};

assign trunc_ln_fu_392_p4 = {{x_int_reg[31:30]}};

assign x_l_FH_11_fu_949_p2 = (x_l_FH_66_reg_4782 - zext_ln285_3_fu_917_p1);

assign x_l_FH_13_fu_1018_p2 = (x_l_FH_67_fu_971_p3 - zext_ln285_4_fu_1002_p1);

assign x_l_FH_15_fu_1126_p2 = (x_l_FH_68_fu_1056_p3 - zext_ln285_5_fu_1090_p1);

assign x_l_FH_17_fu_1214_p2 = (x_l_FH_69_reg_4840 - zext_ln285_6_fu_1182_p1);

assign x_l_FH_19_fu_1283_p2 = (x_l_FH_70_fu_1236_p3 - zext_ln285_7_fu_1267_p1);

assign x_l_FH_21_fu_1387_p2 = (x_l_FH_71_fu_1321_p3 - zext_ln285_8_fu_1351_p1);

assign x_l_FH_23_fu_1475_p2 = (x_l_FH_72_reg_4898 - zext_ln285_9_fu_1443_p1);

assign x_l_FH_25_fu_1544_p2 = (x_l_FH_73_fu_1497_p3 - zext_ln285_10_fu_1528_p1);

assign x_l_FH_27_fu_1648_p2 = (x_l_FH_74_fu_1582_p3 - zext_ln285_11_fu_1612_p1);

assign x_l_FH_29_fu_1736_p2 = (x_l_FH_75_reg_4956 - zext_ln285_12_fu_1704_p1);

assign x_l_FH_31_fu_1817_p2 = ($signed(x_l_FH_76_fu_1758_p3) + $signed(sext_ln312_fu_1813_p1));

assign x_l_FH_33_fu_2087_p2 = ($signed(x_l_FH_77_reg_5006) + $signed(sext_ln312_1_fu_2084_p1));

assign x_l_FH_35_fu_2187_p2 = ($signed(x_l_FH_78_fu_2092_p3) + $signed(sext_ln312_2_fu_2183_p1));

assign x_l_FH_37_fu_2426_p2 = ($signed(x_l_FH_79_reg_5091) + $signed(sext_ln312_3_fu_2423_p1));

assign x_l_FH_39_fu_2595_p2 = ($signed(x_l_FH_80_reg_5129) + $signed(sext_ln312_4_fu_2592_p1));

assign x_l_FH_3_fu_597_p2 = (x_l_FH_62_reg_4706 - mul_FH_fu_557_p4);

assign x_l_FH_41_fu_2780_p2 = ($signed(x_l_FH_81_reg_5180) + $signed(sext_ln312_5_fu_2777_p1));

assign x_l_FH_43_fu_2965_p2 = ($signed(x_l_FH_82_reg_5236) + $signed(sext_ln312_6_fu_2962_p1));

assign x_l_FH_45_fu_3150_p2 = ($signed(x_l_FH_83_reg_5292) + $signed(sext_ln312_7_fu_3147_p1));

assign x_l_FH_47_fu_3335_p2 = ($signed(x_l_FH_84_reg_5348) + $signed(sext_ln312_8_fu_3332_p1));

assign x_l_FH_49_fu_3520_p2 = ($signed(x_l_FH_85_reg_5404) + $signed(sext_ln312_9_fu_3517_p1));

assign x_l_FH_51_fu_3705_p2 = ($signed(x_l_FH_86_reg_5460) + $signed(sext_ln312_10_fu_3702_p1));

assign x_l_FH_53_fu_3890_p2 = ($signed(x_l_FH_87_reg_5516) + $signed(sext_ln312_11_fu_3887_p1));

assign x_l_FH_55_fu_4075_p2 = ($signed(x_l_FH_88_reg_5572) + $signed(sext_ln312_12_fu_4072_p1));

assign x_l_FH_57_fu_4260_p2 = ($signed(x_l_FH_89_reg_5628) + $signed(sext_ln312_13_fu_4257_p1));

assign x_l_FH_59_fu_4468_p3 = ((or_ln295_29_reg_5727[0:0] == 1'b1) ? x_l_FH_60_fu_4443_p2 : x_l_FH_90_reg_5684);

assign x_l_FH_5_fu_683_p2 = (x_l_FH_63_reg_4725 - zext_ln285_fu_651_p1);

assign x_l_FH_60_fu_4443_p2 = ($signed(x_l_FH_90_reg_5684) + $signed(sext_ln312_14_fu_4440_p1));

assign x_l_FH_61_fu_414_p3 = {{trunc_ln213_fu_410_p1}, {1'd0}};

assign x_l_FH_62_fu_492_p3 = ((or_ln295_1_fu_486_p2[0:0] == 1'b1) ? x_l_FH_fu_480_p2 : x_l_FH_61_fu_414_p3);

assign x_l_FH_63_fu_620_p3 = ((and_ln295_30_fu_577_p2[0:0] == 1'b1) ? x_l_FH_62_reg_4706 : x_l_FH_3_fu_597_p2);

assign x_l_FH_64_fu_705_p3 = ((and_ln295_1_fu_665_p2[0:0] == 1'b1) ? x_l_FH_63_reg_4725 : x_l_FH_5_fu_683_p2);

assign x_l_FH_65_fu_795_p3 = ((and_ln295_2_fu_761_p2[0:0] == 1'b1) ? x_l_FH_64_reg_4748 : x_l_FH_7_reg_4770);

assign x_l_FH_66_fu_885_p3 = ((and_ln295_3_fu_841_p2[0:0] == 1'b1) ? x_l_FH_65_fu_795_p3 : x_l_FH_9_fu_861_p2);

assign x_l_FH_67_fu_971_p3 = ((and_ln295_4_fu_931_p2[0:0] == 1'b1) ? x_l_FH_66_reg_4782 : x_l_FH_11_fu_949_p2);

assign x_l_FH_68_fu_1056_p3 = ((and_ln295_5_fu_1024_p2[0:0] == 1'b1) ? x_l_FH_67_reg_4806 : x_l_FH_13_reg_4828);

assign x_l_FH_69_fu_1150_p3 = ((and_ln295_6_fu_1106_p2[0:0] == 1'b1) ? x_l_FH_68_fu_1056_p3 : x_l_FH_15_fu_1126_p2);

assign x_l_FH_70_fu_1236_p3 = ((and_ln295_7_fu_1196_p2[0:0] == 1'b1) ? x_l_FH_69_reg_4840 : x_l_FH_17_fu_1214_p2);

assign x_l_FH_71_fu_1321_p3 = ((and_ln295_8_fu_1289_p2[0:0] == 1'b1) ? x_l_FH_70_reg_4864 : x_l_FH_19_reg_4886);

assign x_l_FH_72_fu_1411_p3 = ((and_ln295_9_fu_1367_p2[0:0] == 1'b1) ? x_l_FH_71_fu_1321_p3 : x_l_FH_21_fu_1387_p2);

assign x_l_FH_73_fu_1497_p3 = ((and_ln295_10_fu_1457_p2[0:0] == 1'b1) ? x_l_FH_72_reg_4898 : x_l_FH_23_fu_1475_p2);

assign x_l_FH_74_fu_1582_p3 = ((and_ln295_11_fu_1550_p2[0:0] == 1'b1) ? x_l_FH_73_reg_4922 : x_l_FH_25_reg_4944);

assign x_l_FH_75_fu_1672_p3 = ((and_ln295_12_fu_1628_p2[0:0] == 1'b1) ? x_l_FH_74_fu_1582_p3 : x_l_FH_27_fu_1648_p2);

assign x_l_FH_76_fu_1758_p3 = ((and_ln295_13_fu_1718_p2[0:0] == 1'b1) ? x_l_FH_75_reg_4956 : x_l_FH_29_fu_1736_p2);

assign x_l_FH_77_fu_1860_p3 = ((or_ln295_fu_1826_p2[0:0] == 1'b1) ? x_l_FH_31_reg_5001 : x_l_FH_76_reg_4979);

assign x_l_FH_78_fu_2092_p3 = ((or_ln295_3_reg_5017[0:0] == 1'b1) ? x_l_FH_33_fu_2087_p2 : x_l_FH_77_reg_5006);

assign x_l_FH_79_fu_2242_p3 = ((or_ln295_5_reg_5083[0:0] == 1'b1) ? x_l_FH_35_reg_5078 : x_l_FH_78_reg_5053);

assign x_l_FH_7_fu_752_p2 = (x_l_FH_64_fu_705_p3 - zext_ln285_1_fu_736_p1);

assign x_l_FH_80_fu_2440_p3 = ((or_ln295_7_reg_5108[0:0] == 1'b1) ? x_l_FH_37_fu_2426_p2 : x_l_FH_79_reg_5091);

assign x_l_FH_81_fu_2616_p3 = ((or_ln295_9_reg_5166[0:0] == 1'b1) ? x_l_FH_39_fu_2595_p2 : x_l_FH_80_reg_5129);

assign x_l_FH_82_fu_2801_p3 = ((or_ln295_11_reg_5222[0:0] == 1'b1) ? x_l_FH_41_fu_2780_p2 : x_l_FH_81_reg_5180);

assign x_l_FH_83_fu_2986_p3 = ((or_ln295_13_reg_5278[0:0] == 1'b1) ? x_l_FH_43_fu_2965_p2 : x_l_FH_82_reg_5236);

assign x_l_FH_84_fu_3171_p3 = ((or_ln295_15_reg_5334[0:0] == 1'b1) ? x_l_FH_45_fu_3150_p2 : x_l_FH_83_reg_5292);

assign x_l_FH_85_fu_3356_p3 = ((or_ln295_17_reg_5390[0:0] == 1'b1) ? x_l_FH_47_fu_3335_p2 : x_l_FH_84_reg_5348);

assign x_l_FH_86_fu_3541_p3 = ((or_ln295_19_reg_5446[0:0] == 1'b1) ? x_l_FH_49_fu_3520_p2 : x_l_FH_85_reg_5404);

assign x_l_FH_87_fu_3726_p3 = ((or_ln295_21_reg_5502[0:0] == 1'b1) ? x_l_FH_51_fu_3705_p2 : x_l_FH_86_reg_5460);

assign x_l_FH_88_fu_3911_p3 = ((or_ln295_23_reg_5558[0:0] == 1'b1) ? x_l_FH_53_fu_3890_p2 : x_l_FH_87_reg_5516);

assign x_l_FH_89_fu_4096_p3 = ((or_ln295_25_reg_5614[0:0] == 1'b1) ? x_l_FH_55_fu_4075_p2 : x_l_FH_88_reg_5572);

assign x_l_FH_90_fu_4281_p3 = ((or_ln295_27_reg_5670[0:0] == 1'b1) ? x_l_FH_57_fu_4260_p2 : x_l_FH_89_reg_5628);

assign x_l_FH_9_fu_861_p2 = (x_l_FH_65_fu_795_p3 - zext_ln285_2_fu_825_p1);

assign x_l_FH_fu_480_p2 = ($signed(x_l_FH_61_fu_414_p3) + $signed(31'd1610612736));

assign x_l_FL_11_fu_2903_p2 = (x_l_FL_33_fu_2807_p3 - mul_FL_5_fu_2853_p3);

assign x_l_FL_13_fu_3088_p2 = (x_l_FL_34_fu_2992_p3 - mul_FL_6_fu_3038_p3);

assign x_l_FL_15_fu_3273_p2 = (x_l_FL_35_fu_3177_p3 - mul_FL_7_fu_3223_p3);

assign x_l_FL_17_fu_3458_p2 = (x_l_FL_36_fu_3362_p3 - mul_FL_8_fu_3408_p3);

assign x_l_FL_19_fu_3643_p2 = (x_l_FL_37_fu_3547_p3 - mul_FL_9_fu_3593_p3);

assign x_l_FL_21_fu_3828_p2 = (x_l_FL_38_fu_3732_p3 - mul_FL_10_fu_3778_p3);

assign x_l_FL_23_fu_4013_p2 = (x_l_FL_39_fu_3917_p3 - mul_FL_11_fu_3963_p3);

assign x_l_FL_25_fu_4198_p2 = (x_l_FL_40_fu_4102_p3 - mul_FL_12_fu_4148_p3);

assign x_l_FL_27_fu_4474_p3 = ((or_ln295_29_reg_5727[0:0] == 1'b1) ? x_l_FL_28_fu_4415_p2 : x_l_FL_41_reg_5690);

assign x_l_FL_28_fu_4415_p2 = (x_l_FL_41_reg_5690 - mul_FL_13_reg_5702);

assign x_l_FL_29_fu_2048_p3 = ((or_ln295_3_fu_2034_p2[0:0] == 1'b1) ? x_l_FL_fu_1966_p2 : x_l_FL_l_13_fu_1866_p3);

assign x_l_FL_30_fu_2247_p3 = ((or_ln295_5_reg_5083[0:0] == 1'b1) ? x_l_FL_3_reg_5068 : x_l_FL_29_reg_5029_pp0_iter12_reg);

assign x_l_FL_31_fu_2415_p3 = ((or_ln295_7_fu_2401_p2[0:0] == 1'b1) ? x_l_FL_5_fu_2343_p2 : x_l_FL_30_fu_2247_p3);

assign x_l_FL_32_fu_2622_p3 = ((or_ln295_9_reg_5166[0:0] == 1'b1) ? x_l_FL_7_reg_5151 : x_l_FL_31_reg_5121_pp0_iter14_reg);

assign x_l_FL_33_fu_2807_p3 = ((or_ln295_11_reg_5222[0:0] == 1'b1) ? x_l_FL_9_reg_5207 : x_l_FL_32_reg_5186);

assign x_l_FL_34_fu_2992_p3 = ((or_ln295_13_reg_5278[0:0] == 1'b1) ? x_l_FL_11_reg_5263 : x_l_FL_33_reg_5242);

assign x_l_FL_35_fu_3177_p3 = ((or_ln295_15_reg_5334[0:0] == 1'b1) ? x_l_FL_13_reg_5319 : x_l_FL_34_reg_5298);

assign x_l_FL_36_fu_3362_p3 = ((or_ln295_17_reg_5390[0:0] == 1'b1) ? x_l_FL_15_reg_5375 : x_l_FL_35_reg_5354);

assign x_l_FL_37_fu_3547_p3 = ((or_ln295_19_reg_5446[0:0] == 1'b1) ? x_l_FL_17_reg_5431 : x_l_FL_36_reg_5410);

assign x_l_FL_38_fu_3732_p3 = ((or_ln295_21_reg_5502[0:0] == 1'b1) ? x_l_FL_19_reg_5487 : x_l_FL_37_reg_5466);

assign x_l_FL_39_fu_3917_p3 = ((or_ln295_23_reg_5558[0:0] == 1'b1) ? x_l_FL_21_reg_5543 : x_l_FL_38_reg_5522);

assign x_l_FL_3_fu_2158_p2 = (x_l_FL_29_reg_5029 - mul_FL_1_fu_2112_p3);

assign x_l_FL_40_fu_4102_p3 = ((or_ln295_25_reg_5614[0:0] == 1'b1) ? x_l_FL_23_reg_5599 : x_l_FL_39_reg_5578);

assign x_l_FL_41_fu_4287_p3 = ((or_ln295_27_reg_5670[0:0] == 1'b1) ? x_l_FL_25_reg_5655 : x_l_FL_40_reg_5634);

assign x_l_FL_5_fu_2343_p2 = (x_l_FL_30_fu_2247_p3 - mul_FL_2_fu_2293_p3);

assign x_l_FL_7_fu_2534_p2 = (x_l_FL_31_reg_5121 - mul_FL_3_fu_2487_p3);

assign x_l_FL_9_fu_2718_p2 = (x_l_FL_32_fu_2622_p3 - mul_FL_4_fu_2668_p3);

assign x_l_FL_fu_1966_p2 = (x_l_FL_l_13_fu_1866_p3 - mul_FL_fu_1916_p3);

assign x_l_FL_l_13_fu_1866_p3 = ((or_ln295_fu_1826_p2[0:0] == 1'b1) ? 31'd1073741824 : 31'd0);

assign x_l_I_10_fu_697_p3 = ((and_ln295_1_fu_665_p2[0:0] == 1'b1) ? 3'd0 : x_l_I_9_fu_676_p3);

assign x_l_I_11_fu_765_p2 = ($signed(sext_ln217_1_fu_758_p1) + $signed(4'd15));

assign x_l_I_12_fu_771_p3 = ((icmp_ln295_6_reg_4764[0:0] == 1'b1) ? x_l_I_11_fu_765_p2 : sext_ln217_1_fu_758_p1);

assign x_l_I_13_fu_787_p3 = ((and_ln295_2_fu_761_p2[0:0] == 1'b1) ? 4'd0 : x_l_I_12_fu_771_p3);

assign x_l_I_14_fu_847_p2 = ($signed(x_l_I_13_fu_787_p3) + $signed(4'd15));

assign x_l_I_15_fu_853_p3 = ((icmp_ln295_8_fu_835_p2[0:0] == 1'b1) ? x_l_I_14_fu_847_p2 : x_l_I_13_fu_787_p3);

assign x_l_I_16_fu_877_p3 = ((and_ln295_3_fu_841_p2[0:0] == 1'b1) ? 4'd0 : x_l_I_15_fu_853_p3);

assign x_l_I_17_fu_937_p2 = ($signed(x_l_I_16_reg_4775) + $signed(4'd15));

assign x_l_I_18_fu_942_p3 = ((icmp_ln295_10_fu_926_p2[0:0] == 1'b1) ? x_l_I_17_fu_937_p2 : x_l_I_16_reg_4775);

assign x_l_I_19_fu_963_p3 = ((and_ln295_4_fu_931_p2[0:0] == 1'b1) ? 4'd0 : x_l_I_18_fu_942_p3);

assign x_l_I_1_fu_506_p2 = (tmp_15_reg_4644 ^ icmp_ln258_reg_4649);

assign x_l_I_20_fu_1028_p2 = ($signed(x_l_I_19_reg_4800) + $signed(4'd15));

assign x_l_I_21_fu_1033_p3 = ((icmp_ln295_12_reg_4822[0:0] == 1'b1) ? x_l_I_20_fu_1028_p2 : x_l_I_19_reg_4800);

assign x_l_I_22_fu_1048_p3 = ((and_ln295_5_fu_1024_p2[0:0] == 1'b1) ? 4'd0 : x_l_I_21_fu_1033_p3);

assign x_l_I_23_fu_1112_p2 = ($signed(sext_ln217_2_fu_1069_p1) + $signed(5'd31));

assign x_l_I_24_fu_1118_p3 = ((icmp_ln295_14_fu_1100_p2[0:0] == 1'b1) ? x_l_I_23_fu_1112_p2 : sext_ln217_2_fu_1069_p1);

assign x_l_I_25_fu_1142_p3 = ((and_ln295_6_fu_1106_p2[0:0] == 1'b1) ? 5'd0 : x_l_I_24_fu_1118_p3);

assign x_l_I_26_fu_1202_p2 = ($signed(x_l_I_25_reg_4833) + $signed(5'd31));

assign x_l_I_27_fu_1207_p3 = ((icmp_ln295_16_fu_1191_p2[0:0] == 1'b1) ? x_l_I_26_fu_1202_p2 : x_l_I_25_reg_4833);

assign x_l_I_28_fu_1228_p3 = ((and_ln295_7_fu_1196_p2[0:0] == 1'b1) ? 5'd0 : x_l_I_27_fu_1207_p3);

assign x_l_I_29_fu_1293_p2 = ($signed(x_l_I_28_reg_4858) + $signed(5'd31));

assign x_l_I_2_fu_518_p3 = ((icmp_ln308_reg_4695[0:0] == 1'b1) ? select_ln212_fu_510_p3 : zext_ln216_1_fu_503_p1);

assign x_l_I_30_fu_1298_p3 = ((icmp_ln295_18_reg_4880[0:0] == 1'b1) ? x_l_I_29_fu_1293_p2 : x_l_I_28_reg_4858);

assign x_l_I_31_fu_1313_p3 = ((and_ln295_8_fu_1289_p2[0:0] == 1'b1) ? 5'd0 : x_l_I_30_fu_1298_p3);

assign x_l_I_32_fu_1373_p2 = ($signed(x_l_I_31_fu_1313_p3) + $signed(5'd31));

assign x_l_I_33_fu_1379_p3 = ((icmp_ln295_20_fu_1361_p2[0:0] == 1'b1) ? x_l_I_32_fu_1373_p2 : x_l_I_31_fu_1313_p3);

assign x_l_I_34_fu_1403_p3 = ((and_ln295_9_fu_1367_p2[0:0] == 1'b1) ? 5'd0 : x_l_I_33_fu_1379_p3);

assign x_l_I_35_fu_1463_p2 = ($signed(x_l_I_34_reg_4891) + $signed(5'd31));

assign x_l_I_36_fu_1468_p3 = ((icmp_ln295_22_fu_1452_p2[0:0] == 1'b1) ? x_l_I_35_fu_1463_p2 : x_l_I_34_reg_4891);

assign x_l_I_37_fu_1489_p3 = ((and_ln295_10_fu_1457_p2[0:0] == 1'b1) ? 5'd0 : x_l_I_36_fu_1468_p3);

assign x_l_I_38_fu_1554_p2 = ($signed(x_l_I_37_reg_4916) + $signed(5'd31));

assign x_l_I_39_fu_1559_p3 = ((icmp_ln295_24_reg_4938[0:0] == 1'b1) ? x_l_I_38_fu_1554_p2 : x_l_I_37_reg_4916);

assign x_l_I_3_fu_525_p2 = (x_l_I_2_fu_518_p3 - zext_ln216_fu_500_p1);

assign x_l_I_40_fu_1574_p3 = ((and_ln295_11_fu_1550_p2[0:0] == 1'b1) ? 5'd0 : x_l_I_39_fu_1559_p3);

assign x_l_I_41_fu_1634_p2 = ($signed(x_l_I_40_fu_1574_p3) + $signed(5'd31));

assign x_l_I_42_fu_1640_p3 = ((icmp_ln295_26_fu_1622_p2[0:0] == 1'b1) ? x_l_I_41_fu_1634_p2 : x_l_I_40_fu_1574_p3);

assign x_l_I_43_fu_1664_p3 = ((and_ln295_12_fu_1628_p2[0:0] == 1'b1) ? 5'd0 : x_l_I_42_fu_1640_p3);

assign x_l_I_44_fu_1724_p2 = ($signed(x_l_I_43_reg_4949) + $signed(5'd31));

assign x_l_I_45_fu_1729_p3 = ((icmp_ln295_28_fu_1713_p2[0:0] == 1'b1) ? x_l_I_44_fu_1724_p2 : x_l_I_43_reg_4949);

assign x_l_I_46_fu_1750_p3 = ((and_ln295_13_fu_1718_p2[0:0] == 1'b1) ? 5'd0 : x_l_I_45_fu_1729_p3);

assign x_l_I_47_fu_1830_p2 = ($signed(sext_ln217_3_fu_1823_p1) + $signed(6'd63));

assign x_l_I_48_fu_1836_p3 = ((icmp_ln295_30_reg_4995[0:0] == 1'b1) ? sext_ln217_3_fu_1823_p1 : x_l_I_47_fu_1830_p2);

assign x_l_I_49_fu_1852_p3 = ((or_ln295_fu_1826_p2[0:0] == 1'b1) ? x_l_I_48_fu_1836_p3 : 6'd0);

assign x_l_I_4_fu_531_p3 = ((or_ln295_1_reg_4700[0:0] == 1'b1) ? x_l_I_3_fu_525_p2 : zext_ln216_1_fu_503_p1);

assign x_l_I_50_fu_1990_p2 = ($signed(x_l_I_49_fu_1852_p3) + $signed(6'd63));

assign x_l_I_51_fu_1996_p3 = ((or_ln308_fu_1984_p2[0:0] == 1'b1) ? x_l_I_50_fu_1990_p2 : x_l_I_49_fu_1852_p3);

assign x_l_I_52_fu_2040_p3 = ((or_ln295_3_fu_2034_p2[0:0] == 1'b1) ? x_l_I_51_fu_1996_p3 : 6'd0);

assign x_l_I_53_fu_2214_p2 = ($signed(x_l_I_52_reg_5022_pp0_iter12_reg) + $signed(6'd63));

assign x_l_I_54_fu_2219_p3 = ((or_ln308_1_fu_2209_p2[0:0] == 1'b1) ? x_l_I_53_fu_2214_p2 : x_l_I_52_reg_5022_pp0_iter12_reg);

assign x_l_I_55_fu_2235_p3 = ((or_ln295_5_reg_5083[0:0] == 1'b1) ? x_l_I_54_fu_2219_p3 : 6'd0);

assign x_l_I_56_fu_2367_p2 = ($signed(x_l_I_55_fu_2235_p3) + $signed(6'd63));

assign x_l_I_57_fu_2373_p3 = ((or_ln308_2_fu_2361_p2[0:0] == 1'b1) ? x_l_I_56_fu_2367_p2 : x_l_I_55_fu_2235_p3);

assign x_l_I_58_fu_2407_p3 = ((or_ln295_7_fu_2401_p2[0:0] == 1'b1) ? x_l_I_57_fu_2373_p3 : 6'd0);

assign x_l_I_59_fu_2580_p2 = ($signed(x_l_I_58_reg_5114_pp0_iter14_reg) + $signed(6'd63));

assign x_l_I_5_fu_583_p2 = ($signed(sext_ln217_fu_545_p1) + $signed(3'd7));

assign x_l_I_60_fu_2585_p3 = ((or_ln308_3_fu_2575_p2[0:0] == 1'b1) ? x_l_I_59_fu_2580_p2 : x_l_I_58_reg_5114_pp0_iter14_reg);

assign x_l_I_61_fu_2609_p3 = ((or_ln295_9_reg_5166[0:0] == 1'b1) ? x_l_I_60_fu_2585_p3 : 6'd0);

assign x_l_I_62_fu_2765_p2 = ($signed(x_l_I_61_reg_5174) + $signed(6'd63));

assign x_l_I_63_fu_2770_p3 = ((or_ln308_4_fu_2760_p2[0:0] == 1'b1) ? x_l_I_62_fu_2765_p2 : x_l_I_61_reg_5174);

assign x_l_I_64_fu_2794_p3 = ((or_ln295_11_reg_5222[0:0] == 1'b1) ? x_l_I_63_fu_2770_p3 : 6'd0);

assign x_l_I_65_fu_2950_p2 = ($signed(x_l_I_64_reg_5230) + $signed(6'd63));

assign x_l_I_66_fu_2955_p3 = ((or_ln308_5_fu_2945_p2[0:0] == 1'b1) ? x_l_I_65_fu_2950_p2 : x_l_I_64_reg_5230);

assign x_l_I_67_fu_2979_p3 = ((or_ln295_13_reg_5278[0:0] == 1'b1) ? x_l_I_66_fu_2955_p3 : 6'd0);

assign x_l_I_68_fu_3135_p2 = ($signed(x_l_I_67_reg_5286) + $signed(6'd63));

assign x_l_I_69_fu_3140_p3 = ((or_ln308_6_fu_3130_p2[0:0] == 1'b1) ? x_l_I_68_fu_3135_p2 : x_l_I_67_reg_5286);

assign x_l_I_6_fu_589_p3 = ((icmp_ln295_2_fu_572_p2[0:0] == 1'b1) ? x_l_I_5_fu_583_p2 : sext_ln217_fu_545_p1);

assign x_l_I_70_fu_3164_p3 = ((or_ln295_15_reg_5334[0:0] == 1'b1) ? x_l_I_69_fu_3140_p3 : 6'd0);

assign x_l_I_71_fu_3320_p2 = ($signed(x_l_I_70_reg_5342) + $signed(6'd63));

assign x_l_I_72_fu_3325_p3 = ((or_ln308_7_fu_3315_p2[0:0] == 1'b1) ? x_l_I_71_fu_3320_p2 : x_l_I_70_reg_5342);

assign x_l_I_73_fu_3349_p3 = ((or_ln295_17_reg_5390[0:0] == 1'b1) ? x_l_I_72_fu_3325_p3 : 6'd0);

assign x_l_I_74_fu_3505_p2 = ($signed(x_l_I_73_reg_5398) + $signed(6'd63));

assign x_l_I_75_fu_3510_p3 = ((or_ln308_8_fu_3500_p2[0:0] == 1'b1) ? x_l_I_74_fu_3505_p2 : x_l_I_73_reg_5398);

assign x_l_I_76_fu_3534_p3 = ((or_ln295_19_reg_5446[0:0] == 1'b1) ? x_l_I_75_fu_3510_p3 : 6'd0);

assign x_l_I_77_fu_3690_p2 = ($signed(x_l_I_76_reg_5454) + $signed(6'd63));

assign x_l_I_78_fu_3695_p3 = ((or_ln308_9_fu_3685_p2[0:0] == 1'b1) ? x_l_I_77_fu_3690_p2 : x_l_I_76_reg_5454);

assign x_l_I_79_fu_3719_p3 = ((or_ln295_21_reg_5502[0:0] == 1'b1) ? x_l_I_78_fu_3695_p3 : 6'd0);

assign x_l_I_7_fu_612_p3 = ((and_ln295_30_fu_577_p2[0:0] == 1'b1) ? 3'd0 : x_l_I_6_fu_589_p3);

assign x_l_I_80_fu_3875_p2 = ($signed(x_l_I_79_reg_5510) + $signed(6'd63));

assign x_l_I_81_fu_3880_p3 = ((or_ln308_10_fu_3870_p2[0:0] == 1'b1) ? x_l_I_80_fu_3875_p2 : x_l_I_79_reg_5510);

assign x_l_I_82_fu_3904_p3 = ((or_ln295_23_reg_5558[0:0] == 1'b1) ? x_l_I_81_fu_3880_p3 : 6'd0);

assign x_l_I_83_fu_4060_p2 = ($signed(x_l_I_82_reg_5566) + $signed(6'd63));

assign x_l_I_84_fu_4065_p3 = ((or_ln308_11_fu_4055_p2[0:0] == 1'b1) ? x_l_I_83_fu_4060_p2 : x_l_I_82_reg_5566);

assign x_l_I_85_fu_4089_p3 = ((or_ln295_25_reg_5614[0:0] == 1'b1) ? x_l_I_84_fu_4065_p3 : 6'd0);

assign x_l_I_86_fu_4245_p2 = ($signed(x_l_I_85_reg_5622) + $signed(6'd63));

assign x_l_I_87_fu_4250_p3 = ((or_ln308_12_fu_4240_p2[0:0] == 1'b1) ? x_l_I_86_fu_4245_p2 : x_l_I_85_reg_5622);

assign x_l_I_88_fu_4274_p3 = ((or_ln295_27_reg_5670[0:0] == 1'b1) ? x_l_I_87_fu_4250_p3 : 6'd0);

assign x_l_I_89_fu_4428_p2 = ($signed(x_l_I_88_reg_5678) + $signed(6'd63));

assign x_l_I_8_fu_671_p2 = ($signed(x_l_I_7_reg_4718) + $signed(3'd7));

assign x_l_I_90_fu_4433_p3 = ((or_ln308_13_fu_4423_p2[0:0] == 1'b1) ? x_l_I_89_fu_4428_p2 : x_l_I_88_reg_5678);

assign x_l_I_9_fu_676_p3 = ((icmp_ln295_4_fu_660_p2[0:0] == 1'b1) ? x_l_I_8_fu_671_p2 : x_l_I_7_reg_4718);

assign x_l_I_fu_434_p2 = (tmp_15_fu_402_p3 ^ res_I_fu_428_p2);

assign xor_ln295_10_fu_3625_p2 = (icmp_ln295_70_fu_3619_p2 ^ 1'd1);

assign xor_ln295_11_fu_3810_p2 = (icmp_ln295_74_fu_3804_p2 ^ 1'd1);

assign xor_ln295_12_fu_3995_p2 = (icmp_ln295_78_fu_3989_p2 ^ 1'd1);

assign xor_ln295_13_fu_4180_p2 = (icmp_ln295_82_fu_4174_p2 ^ 1'd1);

assign xor_ln295_14_fu_4365_p2 = (icmp_ln295_86_fu_4359_p2 ^ 1'd1);

assign xor_ln295_15_fu_4535_p2 = (icmp_ln295_89_fu_4529_p2 ^ 1'd1);

assign xor_ln295_1_fu_1948_p2 = (icmp_ln295_34_fu_1942_p2 ^ 1'd1);

assign xor_ln295_2_fu_2141_p2 = (icmp_ln295_38_fu_2136_p2 ^ 1'd1);

assign xor_ln295_3_fu_2325_p2 = (icmp_ln295_42_fu_2319_p2 ^ 1'd1);

assign xor_ln295_4_fu_2517_p2 = (icmp_ln295_46_fu_2512_p2 ^ 1'd1);

assign xor_ln295_5_fu_2700_p2 = (icmp_ln295_50_fu_2694_p2 ^ 1'd1);

assign xor_ln295_6_fu_2885_p2 = (icmp_ln295_54_fu_2879_p2 ^ 1'd1);

assign xor_ln295_7_fu_3070_p2 = (icmp_ln295_58_fu_3064_p2 ^ 1'd1);

assign xor_ln295_8_fu_3255_p2 = (icmp_ln295_62_fu_3249_p2 ^ 1'd1);

assign xor_ln295_9_fu_3440_p2 = (icmp_ln295_66_fu_3434_p2 ^ 1'd1);

assign xor_ln295_fu_446_p2 = (tmp_15_fu_402_p3 ^ 1'd1);

assign xor_ln312_fu_1807_p2 = (zext_ln285_14_fu_1791_p1 ^ 18'd262143);

assign zext_ln216_1_fu_503_p1 = x_l_I_reg_4690;

assign zext_ln216_fu_500_p1 = res_I_reg_4655;

assign zext_ln285_10_fu_1528_p1 = mul_FH_10_fu_1519_p4;

assign zext_ln285_11_fu_1612_p1 = mul_FH_11_fu_1603_p4;

assign zext_ln285_12_fu_1704_p1 = mul_FH_12_fu_1696_p4;

assign zext_ln285_13_fu_1787_p1 = mul_FH_13_fu_1780_p3;

assign zext_ln285_14_fu_1791_p1 = mul_FH_13_fu_1780_p3;

assign zext_ln285_15_fu_1908_p1 = mul_FH_14_fu_1901_p3;

assign zext_ln285_16_fu_1912_p1 = mul_FH_14_fu_1901_p3;

assign zext_ln285_17_fu_2104_p1 = mul_FH_15_fu_2098_p3;

assign zext_ln285_18_fu_2108_p1 = mul_FH_15_fu_2098_p3;

assign zext_ln285_19_fu_2285_p1 = mul_FH_16_fu_2278_p3;

assign zext_ln285_1_fu_736_p1 = mul_FH_2_fu_727_p4;

assign zext_ln285_20_fu_2289_p1 = mul_FH_16_fu_2278_p3;

assign zext_ln285_21_fu_2479_p1 = mul_FH_17_fu_2472_p3;

assign zext_ln285_22_fu_2483_p1 = mul_FH_17_fu_2472_p3;

assign zext_ln285_23_fu_2660_p1 = mul_FH_18_fu_2653_p3;

assign zext_ln285_24_fu_2664_p1 = mul_FH_18_fu_2653_p3;

assign zext_ln285_25_fu_2845_p1 = mul_FH_19_fu_2838_p3;

assign zext_ln285_26_fu_2849_p1 = mul_FH_19_fu_2838_p3;

assign zext_ln285_27_fu_3030_p1 = mul_FH_20_fu_3023_p3;

assign zext_ln285_28_fu_3034_p1 = mul_FH_20_fu_3023_p3;

assign zext_ln285_29_fu_3215_p1 = mul_FH_21_fu_3208_p3;

assign zext_ln285_2_fu_825_p1 = mul_FH_3_fu_816_p4;

assign zext_ln285_30_fu_3219_p1 = mul_FH_21_fu_3208_p3;

assign zext_ln285_31_fu_3400_p1 = mul_FH_22_fu_3393_p3;

assign zext_ln285_32_fu_3404_p1 = mul_FH_22_fu_3393_p3;

assign zext_ln285_33_fu_3585_p1 = mul_FH_23_fu_3578_p3;

assign zext_ln285_34_fu_3589_p1 = mul_FH_23_fu_3578_p3;

assign zext_ln285_35_fu_3770_p1 = mul_FH_24_fu_3763_p3;

assign zext_ln285_36_fu_3774_p1 = mul_FH_24_fu_3763_p3;

assign zext_ln285_37_fu_3955_p1 = mul_FH_25_fu_3948_p3;

assign zext_ln285_38_fu_3959_p1 = mul_FH_25_fu_3948_p3;

assign zext_ln285_39_fu_4140_p1 = mul_FH_26_fu_4133_p3;

assign zext_ln285_3_fu_917_p1 = mul_FH_4_fu_909_p4;

assign zext_ln285_40_fu_4144_p1 = mul_FH_26_fu_4133_p3;

assign zext_ln285_41_fu_4325_p1 = mul_FH_27_fu_4318_p3;

assign zext_ln285_42_fu_4329_p1 = mul_FH_27_fu_4318_p3;

assign zext_ln285_43_fu_4513_p1 = mul_FH_28_fu_4506_p3;

assign zext_ln285_4_fu_1002_p1 = mul_FH_5_fu_993_p4;

assign zext_ln285_5_fu_1090_p1 = mul_FH_6_fu_1081_p4;

assign zext_ln285_6_fu_1182_p1 = mul_FH_7_fu_1174_p4;

assign zext_ln285_7_fu_1267_p1 = mul_FH_8_fu_1258_p4;

assign zext_ln285_8_fu_1351_p1 = mul_FH_9_fu_1342_p4;

assign zext_ln285_9_fu_1443_p1 = mul_FH_s_fu_1435_p4;

assign zext_ln285_fu_651_p1 = mul_FH_1_fu_643_p4;

assign zext_ln338_fu_4581_p1 = res_FH_60_fu_4575_p3;

always @ (posedge ap_clk) begin
    x_l_FH_62_reg_4706[0] <= 1'b0;
    zext_ln216_reg_4713[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter2_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter3_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter4_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter5_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter6_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter7_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter8_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter9_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter10_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter11_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter12_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter13_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter14_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter15_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter16_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter17_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter18_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter19_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter20_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter21_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter22_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter23_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter24_reg[1] <= 1'b0;
    zext_ln216_reg_4713_pp0_iter25_reg[1] <= 1'b0;
    x_l_FH_63_reg_4725[0] <= 1'b0;
    x_l_FH_64_reg_4748[0] <= 1'b0;
    x_l_FH_7_reg_4770[0] <= 1'b0;
    x_l_FH_66_reg_4782[0] <= 1'b0;
    x_l_FH_67_reg_4806[0] <= 1'b0;
    x_l_FH_13_reg_4828[0] <= 1'b0;
    x_l_FH_69_reg_4840[0] <= 1'b0;
    x_l_FH_70_reg_4864[0] <= 1'b0;
    x_l_FH_19_reg_4886[0] <= 1'b0;
    x_l_FH_72_reg_4898[0] <= 1'b0;
    x_l_FH_73_reg_4922[0] <= 1'b0;
    x_l_FH_25_reg_4944[0] <= 1'b0;
    x_l_FH_75_reg_4956[0] <= 1'b0;
    x_l_FH_76_reg_4979[0] <= 1'b0;
    x_l_FL_29_reg_5029[27:0] <= 28'b0000000000000000000000000000;
    x_l_FL_29_reg_5029_pp0_iter12_reg[27:0] <= 28'b0000000000000000000000000000;
    x_l_FL_3_reg_5068[26:0] <= 27'b100000000000000000000000000;
    x_l_FL_31_reg_5121[23:0] <= 24'b000000000000000000000000;
    x_l_FL_31_reg_5121_pp0_iter14_reg[23:0] <= 24'b000000000000000000000000;
    x_l_FL_7_reg_5151[22:0] <= 23'b10000000000000000000000;
    x_l_FL_32_reg_5186[21:0] <= 22'b0000000000000000000000;
    x_l_FL_9_reg_5207[20:0] <= 21'b100000000000000000000;
    x_l_FL_33_reg_5242[19:0] <= 20'b00000000000000000000;
    x_l_FL_11_reg_5263[18:0] <= 19'b1000000000000000000;
    x_l_FL_34_reg_5298[17:0] <= 18'b000000000000000000;
    x_l_FL_13_reg_5319[16:0] <= 17'b10000000000000000;
    x_l_FL_35_reg_5354[15:0] <= 16'b0000000000000000;
    x_l_FL_15_reg_5375[14:0] <= 15'b100000000000000;
    x_l_FL_36_reg_5410[13:0] <= 14'b00000000000000;
    x_l_FL_17_reg_5431[12:0] <= 13'b1000000000000;
    x_l_FL_37_reg_5466[11:0] <= 12'b000000000000;
    x_l_FL_19_reg_5487[10:0] <= 11'b10000000000;
    x_l_FL_38_reg_5522[9:0] <= 10'b0000000000;
    x_l_FL_21_reg_5543[8:0] <= 9'b100000000;
    x_l_FL_39_reg_5578[7:0] <= 8'b00000000;
    x_l_FL_23_reg_5599[6:0] <= 7'b1000000;
    x_l_FL_40_reg_5634[5:0] <= 6'b000000;
    x_l_FL_25_reg_5655[4:0] <= 5'b10000;
    x_l_FL_41_reg_5690[3:0] <= 4'b0000;
    mul_FL_13_reg_5702[2:0] <= 3'b100;
end

endmodule //crosscorr_sqrt_fixed_33_3_s
