INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:00:43 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 buffer28/dataReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            buffer33/dataReg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        7.047ns  (logic 1.936ns (27.473%)  route 5.111ns (72.527%))
  Logic Levels:           21  (CARRY4=8 LUT3=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1715, unset)         0.508     0.508    buffer28/clk
    SLICE_X26Y90         FDRE                                         r  buffer28/dataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y90         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer28/dataReg_reg[1]/Q
                         net (fo=10, routed)          0.482     1.188    buffer91/fifo/Memory_reg[3][0]_i_13_0[1]
    SLICE_X30Y87         LUT5 (Prop_lut5_I2_O)        0.119     1.307 r  buffer91/fifo/Memory[1][4]_i_5/O
                         net (fo=1, routed)           0.170     1.477    addi16/lhs[0]
    SLICE_X31Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     1.739 r  addi16/Memory_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.739    addi16/Memory_reg[1][4]_i_1_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.788 r  addi16/Memory_reg[1][6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.788    addi16/Memory_reg[1][6]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.837 r  addi16/Memory_reg[3][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.837    addi16/Memory_reg[3][0]_i_22_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.886 r  addi16/Memory_reg[3][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.886    addi16/Memory_reg[3][0]_i_21_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.935 r  addi16/Memory_reg[3][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     1.935    addi16/Memory_reg[3][0]_i_20_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.039 r  addi16/Memory_reg[3][0]_i_15/O[0]
                         net (fo=3, routed)           0.616     2.655    cmpi3/Memory_reg[2][0]_i_2_0[20]
    SLICE_X41Y92         LUT6 (Prop_lut6_I0_O)        0.120     2.775 r  cmpi3/Memory[2][0]_i_9/O
                         net (fo=1, routed)           0.000     2.775    cmpi3/Memory[2][0]_i_9_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.962 r  cmpi3/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.962    cmpi3/Memory_reg[2][0]_i_4_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.069 r  cmpi3/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=7, routed)           0.698     3.767    buffer97/fifo/result[0]
    SLICE_X32Y76         LUT3 (Prop_lut3_I0_O)        0.123     3.890 r  buffer97/fifo/Head[1]_i_5/O
                         net (fo=3, routed)           0.147     4.037    buffer97/fifo/buffer97_outs
    SLICE_X32Y76         LUT6 (Prop_lut6_I1_O)        0.043     4.080 f  buffer97/fifo/Head[0]_i_3/O
                         net (fo=2, routed)           0.300     4.381    fork27/control/generateBlocks[1].regblock/fullReg_reg_11
    SLICE_X31Y76         LUT3 (Prop_lut3_I1_O)        0.050     4.431 f  fork27/control/generateBlocks[1].regblock/fullReg_i_2__25/O
                         net (fo=5, routed)           0.452     4.882    fork27/control/generateBlocks[1].regblock/fullReg_reg_0
    SLICE_X28Y84         LUT6 (Prop_lut6_I2_O)        0.126     5.008 r  fork27/control/generateBlocks[1].regblock/i___4_i_7/O
                         net (fo=1, routed)           0.250     5.258    fork27/control/generateBlocks[1].regblock/i___4_i_7_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I5_O)        0.043     5.301 r  fork27/control/generateBlocks[1].regblock/i___4_i_2/O
                         net (fo=6, routed)           0.313     5.614    fork26/control/generateBlocks[0].regblock/anyBlockStop_5
    SLICE_X24Y83         LUT6 (Prop_lut6_I4_O)        0.043     5.657 r  fork26/control/generateBlocks[0].regblock/i___3_i_1/O
                         net (fo=2, routed)           0.274     5.931    fork26/control/generateBlocks[0].regblock/blockStopArray_0[0]
    SLICE_X23Y83         LUT6 (Prop_lut6_I1_O)        0.043     5.974 f  fork26/control/generateBlocks[0].regblock/join_inputs//i___3/O
                         net (fo=2, routed)           0.317     6.291    fork19/control/generateBlocks[3].regblock/xori1_result_ready
    SLICE_X22Y81         LUT6 (Prop_lut6_I3_O)        0.043     6.334 r  fork19/control/generateBlocks[3].regblock/fullReg_i_10__0/O
                         net (fo=1, routed)           0.095     6.429    fork15/control/generateBlocks[8].regblock/anyBlockStop_18
    SLICE_X22Y81         LUT6 (Prop_lut6_I2_O)        0.043     6.472 r  fork15/control/generateBlocks[8].regblock/fullReg_i_5__4/O
                         net (fo=2, routed)           0.419     6.891    fork15/control/generateBlocks[8].regblock/transmitValue_reg_0
    SLICE_X22Y83         LUT6 (Prop_lut6_I1_O)        0.043     6.934 f  fork15/control/generateBlocks[8].regblock/fullReg_i_2__28/O
                         net (fo=10, routed)          0.299     7.233    buffer32/control/dataReg_reg[0]
    SLICE_X18Y83         LUT6 (Prop_lut6_I2_O)        0.043     7.276 r  buffer32/control/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.279     7.555    buffer33/E[0]
    SLICE_X17Y86         FDRE                                         r  buffer33/dataReg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=1715, unset)         0.483     8.683    buffer33/clk
    SLICE_X17Y86         FDRE                                         r  buffer33/dataReg_reg[24]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
    SLICE_X17Y86         FDRE (Setup_fdre_C_CE)      -0.194     8.453    buffer33/dataReg_reg[24]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  0.898    




