vhdl xil_defaultlib  \
"../../../../T.srcs/sources_1/bd/T/ip/T_processing_system7_0_0/T_processing_system7_0_0_sim_netlist.vhdl" \
"../../../../T.srcs/sources_1/bd/T/ip/T_axi_gpio_0_0/sim/T_axi_gpio_0_0.vhd" \
"../../../../T.srcs/sources_1/bd/T/ip/T_v_tc_0_0/sim/T_v_tc_0_0.vhd" \
"../../../../T.srcs/sources_1/bd/T/ip/T_v_axi4s_vid_out_0_0/T_v_axi4s_vid_out_0_0_sim_netlist.vhdl" \
"../../../../T.srcs/sources_1/bd/T/ip/T_rst_ps7_0_100M_0/sim/T_rst_ps7_0_100M_0.vhd" \
"../../../../T.srcs/sources_1/bd/T/ip/T_util_vector_logic_0_0/T_util_vector_logic_0_0_sim_netlist.vhdl" \
"../../../../T.srcs/sources_1/bd/T/ip/T_xlslice_0_0/T_xlslice_0_0_sim_netlist.vhdl" \
"../../../../T.srcs/sources_1/bd/T/ip/T_xlslice_0_1/T_xlslice_0_1_sim_netlist.vhdl" \
"../../../../T.srcs/sources_1/bd/T/ip/T_xlslice_0_2/T_xlslice_0_2_sim_netlist.vhdl" \
"../../../../T.srcs/sources_1/bd/T/ip/T_xlslice_0_3/T_xlslice_0_3_sim_netlist.vhdl" \
"../../../../T.srcs/sources_1/bd/T/ip/T_xlslice_4_0/T_xlslice_4_0_sim_netlist.vhdl" \
"../../../../T.srcs/sources_1/bd/T/ip/T_xlslice_4_1/T_xlslice_4_1_sim_netlist.vhdl" \
"../../../../T.srcs/sources_1/bd/T/ip/T_xlslice_4_2/T_xlslice_4_2_sim_netlist.vhdl" \
"../../../../T.srcs/sources_1/bd/T/ip/T_xbar_0/T_xbar_0_sim_netlist.vhdl" \
"../../../../T.srcs/sources_1/bd/T/ip/T_v_tpg_0_0/T_v_tpg_0_0_sim_netlist.vhdl" \
"../../../../T.srcs/sources_1/bd/T/ip/T_auto_pc_0/T_auto_pc_0_sim_netlist.vhdl" \
"../../../../T.srcs/sources_1/bd/T/sim/T.vhd" \

nosort
