// Seed: 2986859373
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge id_1 - 1'b0) begin
    id_5 += $display(id_3);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wand id_4;
  module_0(
      id_3, id_3, id_4, id_4, id_4
  );
  assign id_4 = 1;
  tri0 id_5 = id_4;
  always @(posedge id_2) begin
    if (1 && (id_3 > 1) == 1 && 1 && id_4) begin
      id_1 = #1 1'd0;
    end
  end
endmodule
