statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     843.1436
gpu_ipc_2 =     323.3760
gpu_tot_sim_cycle_stream_1 = 244824
gpu_tot_sim_cycle_stream_2 = 245324
gpu_sim_insn_1 = 206421796
gpu_sim_insn_2 = 79331904
gpu_sim_cycle = 245325
gpu_sim_insn = 285753700
gpu_ipc =    1164.7965
gpu_tot_sim_cycle = 245325
gpu_tot_sim_insn = 285753700
gpu_tot_ipc =    1164.7965
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 986355
gpu_stall_icnt2sh    = 588191
gpu_total_sim_rate=376487

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5171679
	L1I_total_cache_misses = 17512
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5315, Miss = 5304, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 123366
	L1D_cache_core[1]: Access = 5589, Miss = 5587, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 124573
	L1D_cache_core[2]: Access = 5014, Miss = 5010, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 124402
	L1D_cache_core[3]: Access = 4877, Miss = 4872, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 124266
	L1D_cache_core[4]: Access = 5258, Miss = 5253, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 122187
	L1D_cache_core[5]: Access = 5102, Miss = 5099, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 125554
	L1D_cache_core[6]: Access = 5354, Miss = 5354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126275
	L1D_cache_core[7]: Access = 5515, Miss = 5507, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 125206
	L1D_cache_core[8]: Access = 5262, Miss = 5246, Miss_rate = 0.997, Pending_hits = 14, Reservation_fails = 127294
	L1D_cache_core[9]: Access = 5299, Miss = 5299, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119725
	L1D_cache_core[10]: Access = 5020, Miss = 5010, Miss_rate = 0.998, Pending_hits = 8, Reservation_fails = 125618
	L1D_cache_core[11]: Access = 5308, Miss = 5296, Miss_rate = 0.998, Pending_hits = 8, Reservation_fails = 121289
	L1D_cache_core[12]: Access = 5083, Miss = 5080, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 122737
	L1D_cache_core[13]: Access = 5312, Miss = 5308, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 123903
	L1D_cache_core[14]: Access = 5646, Miss = 5635, Miss_rate = 0.998, Pending_hits = 9, Reservation_fails = 119524
	L1D_cache_core[15]: Access = 5182, Miss = 5163, Miss_rate = 0.996, Pending_hits = 11, Reservation_fails = 130662
	L1D_cache_core[16]: Access = 5484, Miss = 5479, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 116663
	L1D_cache_core[17]: Access = 5716, Miss = 5711, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 118803
	L1D_cache_core[18]: Access = 4916, Miss = 4912, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 126927
	L1D_cache_core[19]: Access = 5239, Miss = 5230, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 120155
	L1D_cache_core[20]: Access = 5520, Miss = 5515, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 124736
	L1D_cache_core[21]: Access = 5600, Miss = 5573, Miss_rate = 0.995, Pending_hits = 23, Reservation_fails = 125742
	L1D_cache_core[22]: Access = 5356, Miss = 5351, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 120460
	L1D_cache_core[23]: Access = 4929, Miss = 4927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120865
	L1D_cache_core[24]: Access = 5084, Miss = 5083, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 122367
	L1D_cache_core[25]: Access = 5361, Miss = 5353, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 122701
	L1D_cache_core[26]: Access = 5866, Miss = 5864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116158
	L1D_cache_core[27]: Access = 5148, Miss = 5148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131345
	L1D_cache_core[28]: Access = 5100, Miss = 5097, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 121323
	L1D_cache_core[29]: Access = 5200, Miss = 5192, Miss_rate = 0.998, Pending_hits = 3, Reservation_fails = 121218
	L1D_cache_core[30]: Access = 5765, Miss = 5761, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 137822
	L1D_cache_core[31]: Access = 5468, Miss = 5400, Miss_rate = 0.988, Pending_hits = 59, Reservation_fails = 136455
	L1D_cache_core[32]: Access = 5624, Miss = 5620, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 140765
	L1D_cache_core[33]: Access = 5662, Miss = 5662, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 141155
	L1D_cache_core[34]: Access = 5421, Miss = 5403, Miss_rate = 0.997, Pending_hits = 15, Reservation_fails = 152261
	L1D_cache_core[35]: Access = 5614, Miss = 5598, Miss_rate = 0.997, Pending_hits = 14, Reservation_fails = 143393
	L1D_cache_core[36]: Access = 5697, Miss = 5696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 144826
	L1D_cache_core[37]: Access = 5465, Miss = 5461, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 141853
	L1D_cache_core[38]: Access = 5530, Miss = 5526, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 140136
	L1D_cache_core[39]: Access = 5638, Miss = 5638, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137794
	L1D_cache_core[40]: Access = 6597, Miss = 6597, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 149812
	L1D_cache_core[41]: Access = 6292, Miss = 6292, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 155487
	L1D_cache_core[42]: Access = 6522, Miss = 6522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 165631
	L1D_cache_core[43]: Access = 6626, Miss = 6623, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 160118
	L1D_cache_core[44]: Access = 6379, Miss = 6363, Miss_rate = 0.997, Pending_hits = 13, Reservation_fails = 161101
	L1D_cache_core[45]: Access = 6338, Miss = 6338, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 166135
	L1D_cache_core[46]: Access = 6292, Miss = 6292, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 155338
	L1D_cache_core[47]: Access = 6689, Miss = 6680, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 161980
	L1D_cache_core[48]: Access = 6626, Miss = 6626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 149461
	L1D_cache_core[49]: Access = 6476, Miss = 6476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 166118
	L1D_cache_core[50]: Access = 8220, Miss = 8220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 190494
	L1D_cache_core[51]: Access = 8530, Miss = 8530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 176578
	L1D_cache_core[52]: Access = 8096, Miss = 8096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 185447
	L1D_cache_core[53]: Access = 8648, Miss = 8648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 178622
	L1D_cache_core[54]: Access = 8207, Miss = 8207, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 182660
	L1D_cache_core[55]: Access = 8476, Miss = 8476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 178700
	L1D_cache_core[56]: Access = 8092, Miss = 8092, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 190157
	L1D_cache_core[57]: Access = 8378, Miss = 8378, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 185875
	L1D_cache_core[58]: Access = 8242, Miss = 8242, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 188761
	L1D_cache_core[59]: Access = 8421, Miss = 8421, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 179467
	L1D_total_cache_accesses = 362686
	L1D_total_cache_misses = 362342
	L1D_total_cache_miss_rate = 0.9991
	L1D_total_cache_pending_hits = 233
	L1D_total_cache_reservation_fails = 8540446
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 504518
	L1C_total_cache_misses = 1200
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 243743
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7433907
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 503318
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 118599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1106539
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5154167
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17512
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
6575, 8429, 8429, 8429, 8429, 8429, 8429, 6833, 6559, 8413, 8413, 8413, 8413, 8413, 8413, 6817, 6143, 7795, 7795, 7795, 7795, 7685, 7685, 6173, 
gpgpu_n_tot_thrd_icount = 324480096
gpgpu_n_tot_w_icount = 10140003
gpgpu_n_stall_shd_mem = 8667962
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 243743
gpgpu_n_mem_write_global = 118599
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 4732384
gpgpu_n_store_insn = 2599200
gpgpu_n_shmem_insn = 8998160
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15600736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8667962
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13152405	W0_Idle:1399490	W0_Scoreboard:4746794	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:11532	W10:0	W11:0	W12:0	W13:11876	W14:474564	W15:0	W16:20488	W17:0	W18:35168	W19:0	W20:13272	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:36200	W27:0	W28:1609004	W29:0	W30:118336	W31:0	W32:6849529
Warp Occupancy Distribution:
Stall:6648293	W0_Idle:562857	W0_Scoreboard:1930209	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:8968	W10:0	W11:0	W12:0	W13:9944	W14:371014	W15:0	W16:18568	W17:0	W18:27400	W19:0	W20:10479	W21:0	W22:0	W23:0	W24:868426	W25:0	W26:30404	W27:0	W28:1267130	W29:0	W30:91168	W31:0	W32:2874640
Warp Occupancy Distribution:
Stall:6504112	W0_Idle:836633	W0_Scoreboard:2816585	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2564	W10:0	W11:0	W12:0	W13:1932	W14:103550	W15:0	W16:1920	W17:0	W18:7768	W19:0	W20:2793	W21:0	W22:0	W23:0	W24:91916	W25:0	W26:5796	W27:0	W28:341874	W29:0	W30:27168	W31:0	W32:3974889
warp_utilization0: 0.344452
warp_utilization1: 0.378963
warp_utilization2: 0.309941
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1949944 {8:243743,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12950968 {40:19456,72:20480,136:78663,}
traffic_breakdown_coretomem[INST_ACC_R] = 8080 {8:1010,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 33132184 {136:243619,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 948120 {8:118515,}
traffic_breakdown_memtocore[INST_ACC_R] = 137360 {136:1010,}
maxmrqlatency = 1707 
maxdqlatency = 0 
maxmflatency = 3079 
averagemflatency = 693 
averagemflatency_1 = 526 
averagemflatency_2= 823 
averagemrqlatency_1 = 87 
averagemrqlatency_2 = 64 
max_icnt2mem_latency = 2809 
max_icnt2sh_latency = 245324 
mrq_lat_table:94731 	3455 	5489 	11355 	33752 	50451 	58846 	40678 	13620 	2035 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35243 	92574 	170853 	62917 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	41987 	19715 	22072 	41943 	65788 	99417 	64363 	8043 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	76614 	158482 	8566 	17 	0 	0 	0 	0 	0 	1159 	3891 	7233 	14808 	30066 	61358 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	64 	417 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        30        27        46        47        46        60        60        35        39        47        43        39        52        25        37 
dram[1]:        43        52        33        41        26        44        60        60        29        43        45        37        32        40        43        64 
dram[2]:        57        48        28        23        44        44        60        56        52        45        55        28        44        46        40        87 
dram[3]:        40        49        25        34        33        27        60        54        48        35        36        55        41        30        52        68 
dram[4]:        35        45        27        39        41        43        65        56        52        51        37        42        42        39        38        43 
dram[5]:        48        46        34        40        26        32        60        56        34        39        40        40        44        48        60        67 
maximum service time to same row:
dram[0]:      5035      5085      4393      5491      2981      2737      2590      2092      6596      6228      2705      2523      2248      3949      7385      5985 
dram[1]:      4935      4736      4675      4003      2937      3059      1975      2390      7622      6047      2844      2452      3828      3469      7341      6043 
dram[2]:      4995      4691      3680      4199      2807      2876      2481      2385      5892      4198      2608      2755      2588      4182      6004      6229 
dram[3]:      4860      4835      4928      4745      3019      2890      2394      2299      5693      6285      2697      2985      2729      4713      6197      6159 
dram[4]:      5253      4529      4816      5034      2791      2719      2181      2006      4778      6067      2509      2510      2790      2426      6609      5915 
dram[5]:      5000      4418      5354      4875      2863      3050      2290      2174      5952      6176      2828      2958      4185      3140      6305      5897 
average row accesses per activate:
dram[0]:  1.845757  1.830567  1.803452  1.818182  1.846501  1.850198  1.901593  1.923210  1.825613  1.805021  1.855435  1.859909  1.853616  1.865595  1.830537  1.835938 
dram[1]:  1.830489  1.841561  1.741971  1.756786  1.829160  1.834650  1.918625  1.926225  1.785410  1.806122  1.807202  1.837183  1.818687  1.829157  1.785205  1.821649 
dram[2]:  1.831243  1.857803  1.768640  1.814398  1.842340  1.840180  1.914237  1.888514  1.830545  1.822537  1.865985  1.877304  1.869765  1.881533  1.826208  1.831089 
dram[3]:  1.864662  1.843518  1.780099  1.747684  1.820970  1.830915  1.911781  1.886005  1.814895  1.802251  1.854237  1.856653  1.814898  1.803867  1.770652  1.766721 
dram[4]:  1.863531  1.865195  1.791367  1.790349  1.839888  1.817281  1.949942  1.899660  1.833425  1.827400  1.876366  1.857385  1.850142  1.859179  1.830994  1.835746 
dram[5]:  1.845095  1.849943  1.745098  1.802449  1.791257  1.819900  1.863763  1.898756  1.816404  1.809218  1.822545  1.857224  1.813644  1.815419  1.782227  1.808652 
average row locality = 314504/171432 = 1.834570
average row locality_1 = 72118/25428 = 2.836165
average row locality_2 = 242386/146004 = 1.660133
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2184      2179      2201      2189      2203      2203      2209      2202      2231      2231      2208      2210      2219      2212      2233      2227 
dram[1]:      2176      2177      2189      2185      2198      2188      2207      2202      2224      2219      2203      2204      2217      2209      2224      2217 
dram[2]:      2183      2182      2194      2191      2216      2204      2210      2208      2238      2226      2213      2211      2218      2215      2236      2229 
dram[3]:      2177      2179      2191      2188      2203      2196      2205      2206      2222      2222      2213      2197      2219      2207      2226      2220 
dram[4]:      2184      2183      2203      2191      2216      2209      2212      2211      2231      2235      2218      2211      2226      2213      2233      2227 
dram[5]:      2181      2175      2195      2184      2202      2197      2207      2211      2223      2224      2211      2209      2215      2213      2223      2220 
total reads: 211918
bank skew: 2238/2175 = 1.03
chip skew: 35403/35239 = 1.00
number of total write accesses:
dram[0]:      1035      1019      1038      1031      1069      1071      1134      1129      1119      1148      1053      1058      1010      1036      1043      1063 
dram[1]:      1042      1031      1011      1051      1091      1064      1141      1140      1129      1144      1059      1057      1053      1003      1034      1031 
dram[2]:      1030      1032      1032      1035      1091      1066      1138      1146      1154      1122      1073      1054      1041      1025      1053      1035 
dram[3]:      1047      1052      1047      1019      1062      1085      1154      1136      1141      1141      1069      1056       997      1058      1032      1029 
dram[4]:      1025      1027      1034      1037      1061      1093      1138      1140      1115      1153      1045      1073      1023      1048      1032      1070 
dram[5]:      1035      1057      1009      1055      1076      1077      1134      1146      1121      1152      1055      1070      1055      1013      1027      1041 
total reads: 102626
bank skew: 1154/997 = 1.16
chip skew: 17127/17056 = 1.00
average mf latency per bank:
dram[0]:        818       825       767       836       757       807       773       830       771       803       787       811       796       838       789       827
dram[1]:        818       743       807       765       777       768       768       757       764       732       783       764       798       770       817       795
dram[2]:        845       786       842       752       816       750       860       756       814       765       819       775       847       781       834       766
dram[3]:        756       807       770       814       749       789       727       792       732       787       747       804       757       814       763       825
dram[4]:        850       861       819       879       795       832       804       863       821       859       834       859       852       876       840       869
dram[5]:        823       765       807       764       777       771       795       747       791       759       820       767       798       767       815       807
maximum mf latency per bank:
dram[0]:       2240      2428      2147      2478      2124      2416      2197      2208      2668      2377      2468      2635      2363      2371      2113      2497
dram[1]:       2483      2678      2181      2175      2213      2115      1965      2101      2151      2180      2350      2236      1975      2594      2439      2491
dram[2]:       2302      2597      2294      2249      2222      2073      2579      2339      2546      2836      2880      2372      2494      2691      2537      2613
dram[3]:       2650      2307      2683      2368      2133      2247      2204      2447      2121      2010      2521      2156      2474      2086      2681      2325
dram[4]:       2828      2298      2585      2347      2378      2469      2531      2670      3079      2702      2393      2637      2664      2688      2391      2285
dram[5]:       2394      2437      2212      2789      1968      2118      1941      2048      2308      2330      2318      2101      2185      2061      2268      2602
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=323828 n_nop=164893 n_act=28371 n_pre=28357 n_req=49931 n_req_1=12071 n_req_2=37860 n_req_3=0 n_rd=70662 n_write=31545 bw_util=0.6008 bw_util_1=0.1333 bw_util_2=0.4675 bw_util_3=0 blp=8.112054 blp_1= 1.939061 blp_2= 6.423277 blp_3= -nan
 n_activity=320056 dram_eff=0.6079 dram_eff_1=0.1349 dram_eff_2=0.473 dram_eff_3=0
bk0: 4368a 176781i bk1: 4358a 175558i bk2: 4400a 167154i bk3: 4378a 165205i bk4: 4406a 162508i bk5: 4402a 156814i bk6: 4418a 152490i bk7: 4404a 148549i bk8: 4462a 168621i bk9: 4462a 162175i bk10: 4414a 168476i bk11: 4416a 163974i bk12: 4438a 162793i bk13: 4424a 158168i bk14: 4460a 154113i bk15: 4452a 150148i 
bw_dist = 0.133	0.468	0.000	0.388	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7077
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=323828 n_nop=164430 n_act=28709 n_pre=28694 n_req=49864 n_req_1=12122 n_req_2=37742 n_req_3=0 n_rd=70466 n_write=31529 bw_util=0.5996 bw_util_1=0.1335 bw_util_2=0.4661 bw_util_3=0 blp=8.135044 blp_1= 1.969540 blp_2= 6.377529 blp_3= -nan
 n_activity=319635 dram_eff=0.6075 dram_eff_1=0.1352 dram_eff_2=0.4722 dram_eff_3=0
bk0: 4352a 176977i bk1: 4354a 174694i bk2: 4378a 165228i bk3: 4370a 163949i bk4: 4392a 160238i bk5: 4373a 158678i bk6: 4414a 155016i bk7: 4404a 146986i bk8: 4447a 168108i bk9: 4438a 162965i bk10: 4404a 166814i bk11: 4408a 164043i bk12: 4434a 158867i bk13: 4418a 160541i bk14: 4446a 154607i bk15: 4434a 150988i 
bw_dist = 0.133	0.466	0.000	0.387	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7161
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=323828 n_nop=164628 n_act=28418 n_pre=28402 n_req=50043 n_req_1=12111 n_req_2=37932 n_req_3=0 n_rd=70724 n_write=31656 bw_util=0.602 bw_util_1=0.1336 bw_util_2=0.4684 bw_util_3=0 blp=8.116624 blp_1= 1.948262 blp_2= 6.419661 blp_3= -nan
 n_activity=319861 dram_eff=0.6094 dram_eff_1=0.1352 dram_eff_2=0.4742 dram_eff_3=0
bk0: 4362a 177107i bk1: 4362a 173430i bk2: 4386a 168399i bk3: 4382a 165406i bk4: 4432a 161058i bk5: 4408a 156918i bk6: 4420a 154079i bk7: 4416a 149261i bk8: 4474a 166199i bk9: 4452a 164098i bk10: 4426a 166634i bk11: 4412a 165397i bk12: 4436a 164042i bk13: 4430a 157243i bk14: 4472a 155177i bk15: 4454a 148011i 
bw_dist = 0.134	0.468	0.000	0.386	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.723
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=323828 n_nop=164204 n_act=28747 n_pre=28732 n_req=49925 n_req_1=12117 n_req_2=37808 n_req_3=0 n_rd=70534 n_write=31611 bw_util=0.6003 bw_util_1=0.1334 bw_util_2=0.4669 bw_util_3=0 blp=8.117671 blp_1= 1.969336 blp_2= 6.378870 blp_3= -nan
 n_activity=319800 dram_eff=0.6079 dram_eff_1=0.1351 dram_eff_2=0.4728 dram_eff_3=0
bk0: 4354a 178586i bk1: 4354a 174526i bk2: 4382a 166740i bk3: 4376a 162428i bk4: 4406a 162065i bk5: 4392a 156081i bk6: 4410a 151663i bk7: 4412a 146539i bk8: 4444a 167633i bk9: 4444a 161839i bk10: 4424a 168608i bk11: 4392a 167028i bk12: 4438a 165706i bk13: 4414a 157423i bk14: 4452a 157003i bk15: 4440a 148184i 
bw_dist = 0.133	0.467	0.000	0.387	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7182
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=323828 n_nop=164608 n_act=28403 n_pre=28387 n_req=50054 n_req_1=12086 n_req_2=37968 n_req_3=0 n_rd=70776 n_write=31654 bw_util=0.6022 bw_util_1=0.1334 bw_util_2=0.4688 bw_util_3=0 blp=8.148132 blp_1= 1.938607 blp_2= 6.441528 blp_3= -nan
 n_activity=320101 dram_eff=0.6092 dram_eff_1=0.135 dram_eff_2=0.4742 dram_eff_3=0
bk0: 4368a 179402i bk1: 4364a 176515i bk2: 4404a 169034i bk3: 4380a 163104i bk4: 4428a 159380i bk5: 4416a 156544i bk6: 4424a 153485i bk7: 4422a 146066i bk8: 4462a 164499i bk9: 4470a 163259i bk10: 4436a 166805i bk11: 4418a 163517i bk12: 4450a 158772i bk13: 4424a 158424i bk14: 4456a 151670i bk15: 4454a 149823i 
bw_dist = 0.133	0.469	0.000	0.386	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9016
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=323828 n_nop=164089 n_act=28778 n_pre=28763 n_req=49953 n_req_1=12118 n_req_2=37835 n_req_3=0 n_rd=70562 n_write=31636 bw_util=0.6008 bw_util_1=0.1336 bw_util_2=0.4672 bw_util_3=0 blp=8.156516 blp_1= 1.935918 blp_2= 6.424142 blp_3= -nan
 n_activity=319901 dram_eff=0.6082 dram_eff_1=0.1352 dram_eff_2=0.4729 dram_eff_3=0
bk0: 4362a 179376i bk1: 4344a 174057i bk2: 4390a 165576i bk3: 4368a 164464i bk4: 4404a 159732i bk5: 4394a 156235i bk6: 4410a 149902i bk7: 4422a 144029i bk8: 4446a 166006i bk9: 4448a 163536i bk10: 4420a 170028i bk11: 4416a 162945i bk12: 4430a 159788i bk13: 4426a 157802i bk14: 4444a 155735i bk15: 4438a 150663i 
bw_dist = 0.134	0.467	0.000	0.387	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7778

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29293, Miss = 17694, Miss_rate = 0.604, Pending_hits = 2111, Reservation_fails = 10084
L2_cache_bank[1]: Access = 30704, Miss = 17661, Miss_rate = 0.575, Pending_hits = 2337, Reservation_fails = 13118
L2_cache_bank[2]: Access = 30790, Miss = 17641, Miss_rate = 0.573, Pending_hits = 2317, Reservation_fails = 7336
L2_cache_bank[3]: Access = 30492, Miss = 17609, Miss_rate = 0.577, Pending_hits = 2491, Reservation_fails = 11111
L2_cache_bank[4]: Access = 30465, Miss = 17712, Miss_rate = 0.581, Pending_hits = 2416, Reservation_fails = 9375
L2_cache_bank[5]: Access = 29223, Miss = 17671, Miss_rate = 0.605, Pending_hits = 2179, Reservation_fails = 10241
L2_cache_bank[6]: Access = 30254, Miss = 17663, Miss_rate = 0.584, Pending_hits = 2448, Reservation_fails = 8090
L2_cache_bank[7]: Access = 30734, Miss = 17619, Miss_rate = 0.573, Pending_hits = 2429, Reservation_fails = 7557
L2_cache_bank[8]: Access = 29586, Miss = 17726, Miss_rate = 0.599, Pending_hits = 2144, Reservation_fails = 16168
L2_cache_bank[9]: Access = 30390, Miss = 17687, Miss_rate = 0.582, Pending_hits = 2333, Reservation_fails = 13313
L2_cache_bank[10]: Access = 31174, Miss = 17662, Miss_rate = 0.567, Pending_hits = 2361, Reservation_fails = 9824
L2_cache_bank[11]: Access = 30221, Miss = 17637, Miss_rate = 0.584, Pending_hits = 2492, Reservation_fails = 9720
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29293, Miss = 17694 (0.604), PendingHit = 2111 (0.0721)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30704, Miss = 17661 (0.575), PendingHit = 2337 (0.0761)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30790, Miss = 17641 (0.573), PendingHit = 2317 (0.0753)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30492, Miss = 17609 (0.577), PendingHit = 2491 (0.0817)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30465, Miss = 17712 (0.581), PendingHit = 2416 (0.0793)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29223, Miss = 17671 (0.605), PendingHit = 2179 (0.0746)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30254, Miss = 17663 (0.584), PendingHit = 2448 (0.0809)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30734, Miss = 17619 (0.573), PendingHit = 2429 (0.079)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29586, Miss = 17726 (0.599), PendingHit = 2144 (0.0725)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30390, Miss = 17687 (0.582), PendingHit = 2333 (0.0768)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31174, Miss = 17662 (0.567), PendingHit = 2361 (0.0757)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30221, Miss = 17637 (0.584), PendingHit = 2492 (0.0825)
L2 Cache Total Miss Rate = 0.583
Stream 1: L2 Cache Miss Rate = 0.243
Stream 2: L2 Cache Miss Rate = 0.848
Stream 1: Accesses  = 158938
Stream 1: Misses  = 38559
Stream 2: Accesses  = 204388
Stream 2: Misses  = 173423
Stream 1+2: Accesses  = 363326
Stream 1+2: Misses  = 211982
Total Accesses  = 363326
MPKI-CORES
CORE_L2MPKI_0	0.254
CORE_L2MPKI_1	0.243
CORE_L2MPKI_2	0.262
CORE_L2MPKI_3	0.277
CORE_L2MPKI_4	0.287
CORE_L2MPKI_5	0.292
CORE_L2MPKI_6	0.198
CORE_L2MPKI_7	0.229
CORE_L2MPKI_8	0.204
CORE_L2MPKI_9	0.300
CORE_L2MPKI_10	0.252
CORE_L2MPKI_11	0.308
CORE_L2MPKI_12	0.232
CORE_L2MPKI_13	0.263
CORE_L2MPKI_14	0.278
CORE_L2MPKI_15	0.275
CORE_L2MPKI_16	0.255
CORE_L2MPKI_17	0.278
CORE_L2MPKI_18	0.219
CORE_L2MPKI_19	0.256
CORE_L2MPKI_20	0.262
CORE_L2MPKI_21	0.282
CORE_L2MPKI_22	0.257
CORE_L2MPKI_23	0.265
CORE_L2MPKI_24	0.282
CORE_L2MPKI_25	0.245
CORE_L2MPKI_26	0.270
CORE_L2MPKI_27	0.289
CORE_L2MPKI_28	0.261
CORE_L2MPKI_29	0.293
CORE_L2MPKI_30	0.749
CORE_L2MPKI_31	0.752
CORE_L2MPKI_32	0.822
CORE_L2MPKI_33	0.801
CORE_L2MPKI_34	0.787
CORE_L2MPKI_35	0.806
CORE_L2MPKI_36	0.774
CORE_L2MPKI_37	0.826
CORE_L2MPKI_38	0.781
CORE_L2MPKI_39	0.798
CORE_L2MPKI_40	1.286
CORE_L2MPKI_41	1.267
CORE_L2MPKI_42	1.265
CORE_L2MPKI_43	1.314
CORE_L2MPKI_44	1.307
CORE_L2MPKI_45	1.305
CORE_L2MPKI_46	1.249
CORE_L2MPKI_47	1.315
CORE_L2MPKI_48	1.290
CORE_L2MPKI_49	1.272
CORE_L2MPKI_50	1.598
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.598
CORE_L2MPKI_55	1.595
CORE_L2MPKI_56	1.597
CORE_L2MPKI_57	1.598
CORE_L2MPKI_58	1.598
CORE_L2MPKI_59	1.597
Avg_MPKI_Stream1= 0.262
Avg_MPKI_Stream2= 1.224
MISSES-CORES
CORE_MISSES_0	1249
CORE_MISSES_1	1188
CORE_MISSES_2	1270
CORE_MISSES_3	1363
CORE_MISSES_4	1420
CORE_MISSES_5	1414
CORE_MISSES_6	952
CORE_MISSES_7	1075
CORE_MISSES_8	952
CORE_MISSES_9	1483
CORE_MISSES_10	1184
CORE_MISSES_11	1556
CORE_MISSES_12	1154
CORE_MISSES_13	1258
CORE_MISSES_14	1408
CORE_MISSES_15	1284
CORE_MISSES_16	1284
CORE_MISSES_17	1392
CORE_MISSES_18	1035
CORE_MISSES_19	1287
CORE_MISSES_20	1288
CORE_MISSES_21	1389
CORE_MISSES_22	1281
CORE_MISSES_23	1303
CORE_MISSES_24	1413
CORE_MISSES_25	1187
CORE_MISSES_26	1412
CORE_MISSES_27	1354
CORE_MISSES_28	1294
CORE_MISSES_29	1430
CORE_MISSES_30	3288
CORE_MISSES_31	3293
CORE_MISSES_32	3506
CORE_MISSES_33	3461
CORE_MISSES_34	3306
CORE_MISSES_35	3501
CORE_MISSES_36	3337
CORE_MISSES_37	3575
CORE_MISSES_38	3289
CORE_MISSES_39	3460
CORE_MISSES_40	5694
CORE_MISSES_41	5634
CORE_MISSES_42	5584
CORE_MISSES_43	5639
CORE_MISSES_44	5653
CORE_MISSES_45	5593
CORE_MISSES_46	5536
CORE_MISSES_47	5613
CORE_MISSES_48	5629
CORE_MISSES_49	5608
CORE_MISSES_50	8215
CORE_MISSES_51	8516
CORE_MISSES_52	8086
CORE_MISSES_53	8634
CORE_MISSES_54	8204
CORE_MISSES_55	8457
CORE_MISSES_56	8089
CORE_MISSES_57	8368
CORE_MISSES_58	8235
CORE_MISSES_59	8420
L2_MISSES = 211982
L2_total_cache_accesses = 363326
L2_total_cache_misses = 211982
L2_total_cache_miss_rate = 0.5834
L2_total_cache_pending_hits = 28058
L2_total_cache_reservation_fails = 125937
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91730
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 72390
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30684
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6524
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 81354
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 44761
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 816
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 53
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8686
L2_cache_data_port_util = 0.160
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1341840
icnt_total_pkts_simt_to_mem=738480
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     843.1436
gpu_ipc_2 =     323.3760
gpu_tot_sim_cycle_stream_1 = 244824
gpu_tot_sim_cycle_stream_2 = 245324
gpu_sim_insn_1 = 206421796
gpu_sim_insn_2 = 79331904
gpu_sim_cycle = 245325
gpu_sim_insn = 285753700
gpu_ipc =    1164.7965
gpu_tot_sim_cycle = 245325
gpu_tot_sim_insn = 285753700
gpu_tot_ipc =    1164.7965
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 986355
gpu_stall_icnt2sh    = 588191
gpu_total_sim_rate=376487

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5171679
	L1I_total_cache_misses = 17512
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5315, Miss = 5304, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 123366
	L1D_cache_core[1]: Access = 5589, Miss = 5587, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 124573
	L1D_cache_core[2]: Access = 5014, Miss = 5010, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 124402
	L1D_cache_core[3]: Access = 4877, Miss = 4872, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 124266
	L1D_cache_core[4]: Access = 5258, Miss = 5253, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 122187
	L1D_cache_core[5]: Access = 5102, Miss = 5099, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 125554
	L1D_cache_core[6]: Access = 5354, Miss = 5354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126275
	L1D_cache_core[7]: Access = 5515, Miss = 5507, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 125206
	L1D_cache_core[8]: Access = 5262, Miss = 5246, Miss_rate = 0.997, Pending_hits = 14, Reservation_fails = 127294
	L1D_cache_core[9]: Access = 5299, Miss = 5299, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119725
	L1D_cache_core[10]: Access = 5020, Miss = 5010, Miss_rate = 0.998, Pending_hits = 8, Reservation_fails = 125618
	L1D_cache_core[11]: Access = 5308, Miss = 5296, Miss_rate = 0.998, Pending_hits = 8, Reservation_fails = 121289
	L1D_cache_core[12]: Access = 5083, Miss = 5080, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 122737
	L1D_cache_core[13]: Access = 5312, Miss = 5308, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 123903
	L1D_cache_core[14]: Access = 5646, Miss = 5635, Miss_rate = 0.998, Pending_hits = 9, Reservation_fails = 119524
	L1D_cache_core[15]: Access = 5182, Miss = 5163, Miss_rate = 0.996, Pending_hits = 11, Reservation_fails = 130662
	L1D_cache_core[16]: Access = 5484, Miss = 5479, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 116663
	L1D_cache_core[17]: Access = 5716, Miss = 5711, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 118803
	L1D_cache_core[18]: Access = 4916, Miss = 4912, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 126927
	L1D_cache_core[19]: Access = 5239, Miss = 5230, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 120155
	L1D_cache_core[20]: Access = 5520, Miss = 5515, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 124736
	L1D_cache_core[21]: Access = 5600, Miss = 5573, Miss_rate = 0.995, Pending_hits = 23, Reservation_fails = 125742
	L1D_cache_core[22]: Access = 5356, Miss = 5351, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 120460
	L1D_cache_core[23]: Access = 4929, Miss = 4927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120865
	L1D_cache_core[24]: Access = 5084, Miss = 5083, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 122367
	L1D_cache_core[25]: Access = 5361, Miss = 5353, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 122701
	L1D_cache_core[26]: Access = 5866, Miss = 5864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116158
	L1D_cache_core[27]: Access = 5148, Miss = 5148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131345
	L1D_cache_core[28]: Access = 5100, Miss = 5097, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 121323
	L1D_cache_core[29]: Access = 5200, Miss = 5192, Miss_rate = 0.998, Pending_hits = 3, Reservation_fails = 121218
	L1D_cache_core[30]: Access = 5765, Miss = 5761, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 137822
	L1D_cache_core[31]: Access = 5468, Miss = 5400, Miss_rate = 0.988, Pending_hits = 59, Reservation_fails = 136455
	L1D_cache_core[32]: Access = 5624, Miss = 5620, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 140765
	L1D_cache_core[33]: Access = 5662, Miss = 5662, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 141155
	L1D_cache_core[34]: Access = 5421, Miss = 5403, Miss_rate = 0.997, Pending_hits = 15, Reservation_fails = 152261
	L1D_cache_core[35]: Access = 5614, Miss = 5598, Miss_rate = 0.997, Pending_hits = 14, Reservation_fails = 143393
	L1D_cache_core[36]: Access = 5697, Miss = 5696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 144826
	L1D_cache_core[37]: Access = 5465, Miss = 5461, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 141853
	L1D_cache_core[38]: Access = 5530, Miss = 5526, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 140136
	L1D_cache_core[39]: Access = 5638, Miss = 5638, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137794
	L1D_cache_core[40]: Access = 6597, Miss = 6597, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 149812
	L1D_cache_core[41]: Access = 6292, Miss = 6292, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 155487
	L1D_cache_core[42]: Access = 6522, Miss = 6522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 165631
	L1D_cache_core[43]: Access = 6626, Miss = 6623, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 160118
	L1D_cache_core[44]: Access = 6379, Miss = 6363, Miss_rate = 0.997, Pending_hits = 13, Reservation_fails = 161101
	L1D_cache_core[45]: Access = 6338, Miss = 6338, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 166135
	L1D_cache_core[46]: Access = 6292, Miss = 6292, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 155338
	L1D_cache_core[47]: Access = 6689, Miss = 6680, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 161980
	L1D_cache_core[48]: Access = 6626, Miss = 6626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 149461
	L1D_cache_core[49]: Access = 6476, Miss = 6476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 166118
	L1D_cache_core[50]: Access = 8220, Miss = 8220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 190494
	L1D_cache_core[51]: Access = 8530, Miss = 8530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 176578
	L1D_cache_core[52]: Access = 8096, Miss = 8096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 185447
	L1D_cache_core[53]: Access = 8648, Miss = 8648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 178622
	L1D_cache_core[54]: Access = 8207, Miss = 8207, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 182660
	L1D_cache_core[55]: Access = 8476, Miss = 8476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 178700
	L1D_cache_core[56]: Access = 8092, Miss = 8092, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 190157
	L1D_cache_core[57]: Access = 8378, Miss = 8378, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 185875
	L1D_cache_core[58]: Access = 8242, Miss = 8242, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 188761
	L1D_cache_core[59]: Access = 8421, Miss = 8421, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 179467
	L1D_total_cache_accesses = 362686
	L1D_total_cache_misses = 362342
	L1D_total_cache_miss_rate = 0.9991
	L1D_total_cache_pending_hits = 233
	L1D_total_cache_reservation_fails = 8540446
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 504518
	L1C_total_cache_misses = 1200
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 243743
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7433907
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 503318
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 118599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1106539
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5154167
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17512
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
6575, 8429, 8429, 8429, 8429, 8429, 8429, 6833, 6559, 8413, 8413, 8413, 8413, 8413, 8413, 6817, 6143, 7795, 7795, 7795, 7795, 7685, 7685, 6173, 
gpgpu_n_tot_thrd_icount = 324480096
gpgpu_n_tot_w_icount = 10140003
gpgpu_n_stall_shd_mem = 8667962
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 243743
gpgpu_n_mem_write_global = 118599
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 4732384
gpgpu_n_store_insn = 2599200
gpgpu_n_shmem_insn = 8998160
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15600736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8667962
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13152405	W0_Idle:1399490	W0_Scoreboard:4746794	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:11532	W10:0	W11:0	W12:0	W13:11876	W14:474564	W15:0	W16:20488	W17:0	W18:35168	W19:0	W20:13272	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:36200	W27:0	W28:1609004	W29:0	W30:118336	W31:0	W32:6849529
Warp Occupancy Distribution:
Stall:6648293	W0_Idle:562857	W0_Scoreboard:1930209	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:8968	W10:0	W11:0	W12:0	W13:9944	W14:371014	W15:0	W16:18568	W17:0	W18:27400	W19:0	W20:10479	W21:0	W22:0	W23:0	W24:868426	W25:0	W26:30404	W27:0	W28:1267130	W29:0	W30:91168	W31:0	W32:2874640
Warp Occupancy Distribution:
Stall:6504112	W0_Idle:836633	W0_Scoreboard:2816585	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2564	W10:0	W11:0	W12:0	W13:1932	W14:103550	W15:0	W16:1920	W17:0	W18:7768	W19:0	W20:2793	W21:0	W22:0	W23:0	W24:91916	W25:0	W26:5796	W27:0	W28:341874	W29:0	W30:27168	W31:0	W32:3974889
warp_utilization0: 0.344452
warp_utilization1: 0.378963
warp_utilization2: 0.309941
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1949944 {8:243743,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12950968 {40:19456,72:20480,136:78663,}
traffic_breakdown_coretomem[INST_ACC_R] = 8080 {8:1010,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 33132184 {136:243619,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 948120 {8:118515,}
traffic_breakdown_memtocore[INST_ACC_R] = 137360 {136:1010,}
maxmrqlatency = 1707 
maxdqlatency = 0 
maxmflatency = 3079 
averagemflatency = 693 
averagemflatency_1 = 526 
averagemflatency_2= 823 
averagemrqlatency_1 = 87 
averagemrqlatency_2 = 64 
max_icnt2mem_latency = 2809 
max_icnt2sh_latency = 245324 
mrq_lat_table:94731 	3455 	5489 	11355 	33752 	50451 	58846 	40678 	13620 	2035 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35243 	92574 	170853 	62917 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	41987 	19715 	22072 	41943 	65788 	99417 	64363 	8043 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	76614 	158482 	8566 	17 	0 	0 	0 	0 	0 	1159 	3891 	7233 	14808 	30066 	61358 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	64 	417 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        30        27        46        47        46        60        60        35        39        47        43        39        52        25        37 
dram[1]:        43        52        33        41        26        44        60        60        29        43        45        37        32        40        43        64 
dram[2]:        57        48        28        23        44        44        60        56        52        45        55        28        44        46        40        87 
dram[3]:        40        49        25        34        33        27        60        54        48        35        36        55        41        30        52        68 
dram[4]:        35        45        27        39        41        43        65        56        52        51        37        42        42        39        38        43 
dram[5]:        48        46        34        40        26        32        60        56        34        39        40        40        44        48        60        67 
maximum service time to same row:
dram[0]:      5035      5085      4393      5491      2981      2737      2590      2092      6596      6228      2705      2523      2248      3949      7385      5985 
dram[1]:      4935      4736      4675      4003      2937      3059      1975      2390      7622      6047      2844      2452      3828      3469      7341      6043 
dram[2]:      4995      4691      3680      4199      2807      2876      2481      2385      5892      4198      2608      2755      2588      4182      6004      6229 
dram[3]:      4860      4835      4928      4745      3019      2890      2394      2299      5693      6285      2697      2985      2729      4713      6197      6159 
dram[4]:      5253      4529      4816      5034      2791      2719      2181      2006      4778      6067      2509      2510      2790      2426      6609      5915 
dram[5]:      5000      4418      5354      4875      2863      3050      2290      2174      5952      6176      2828      2958      4185      3140      6305      5897 
average row accesses per activate:
dram[0]:  1.845757  1.830567  1.803452  1.818182  1.846501  1.850198  1.901593  1.923210  1.825613  1.805021  1.855435  1.859909  1.853616  1.865595  1.830537  1.835938 
dram[1]:  1.830489  1.841561  1.741971  1.756786  1.829160  1.834650  1.918625  1.926225  1.785410  1.806122  1.807202  1.837183  1.818687  1.829157  1.785205  1.821649 
dram[2]:  1.831243  1.857803  1.768640  1.814398  1.842340  1.840180  1.914237  1.888514  1.830545  1.822537  1.865985  1.877304  1.869765  1.881533  1.826208  1.831089 
dram[3]:  1.864662  1.843518  1.780099  1.747684  1.820970  1.830915  1.911781  1.886005  1.814895  1.802251  1.854237  1.856653  1.814898  1.803867  1.770652  1.766721 
dram[4]:  1.863531  1.865195  1.791367  1.790349  1.839888  1.817281  1.949942  1.899660  1.833425  1.827400  1.876366  1.857385  1.850142  1.859179  1.830994  1.835746 
dram[5]:  1.845095  1.849943  1.745098  1.802449  1.791257  1.819900  1.863763  1.898756  1.816404  1.809218  1.822545  1.857224  1.813644  1.815419  1.782227  1.808652 
average row locality = 314504/171432 = 1.834570
average row locality_1 = 72118/25428 = 2.836165
average row locality_2 = 242386/146004 = 1.660133
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2184      2179      2201      2189      2203      2203      2209      2202      2231      2231      2208      2210      2219      2212      2233      2227 
dram[1]:      2176      2177      2189      2185      2198      2188      2207      2202      2224      2219      2203      2204      2217      2209      2224      2217 
dram[2]:      2183      2182      2194      2191      2216      2204      2210      2208      2238      2226      2213      2211      2218      2215      2236      2229 
dram[3]:      2177      2179      2191      2188      2203      2196      2205      2206      2222      2222      2213      2197      2219      2207      2226      2220 
dram[4]:      2184      2183      2203      2191      2216      2209      2212      2211      2231      2235      2218      2211      2226      2213      2233      2227 
dram[5]:      2181      2175      2195      2184      2202      2197      2207      2211      2223      2224      2211      2209      2215      2213      2223      2220 
total reads: 211918
bank skew: 2238/2175 = 1.03
chip skew: 35403/35239 = 1.00
number of total write accesses:
dram[0]:      1035      1019      1038      1031      1069      1071      1134      1129      1119      1148      1053      1058      1010      1036      1043      1063 
dram[1]:      1042      1031      1011      1051      1091      1064      1141      1140      1129      1144      1059      1057      1053      1003      1034      1031 
dram[2]:      1030      1032      1032      1035      1091      1066      1138      1146      1154      1122      1073      1054      1041      1025      1053      1035 
dram[3]:      1047      1052      1047      1019      1062      1085      1154      1136      1141      1141      1069      1056       997      1058      1032      1029 
dram[4]:      1025      1027      1034      1037      1061      1093      1138      1140      1115      1153      1045      1073      1023      1048      1032      1070 
dram[5]:      1035      1057      1009      1055      1076      1077      1134      1146      1121      1152      1055      1070      1055      1013      1027      1041 
total reads: 102626
bank skew: 1154/997 = 1.16
chip skew: 17127/17056 = 1.00
average mf latency per bank:
dram[0]:        818       825       767       836       757       807       773       830       771       803       787       811       796       838       789       827
dram[1]:        818       743       807       765       777       768       768       757       764       732       783       764       798       770       817       795
dram[2]:        845       786       842       752       816       750       860       756       814       765       819       775       847       781       834       766
dram[3]:        756       807       770       814       749       789       727       792       732       787       747       804       757       814       763       825
dram[4]:        850       861       819       879       795       832       804       863       821       859       834       859       852       876       840       869
dram[5]:        823       765       807       764       777       771       795       747       791       759       820       767       798       767       815       807
maximum mf latency per bank:
dram[0]:       2240      2428      2147      2478      2124      2416      2197      2208      2668      2377      2468      2635      2363      2371      2113      2497
dram[1]:       2483      2678      2181      2175      2213      2115      1965      2101      2151      2180      2350      2236      1975      2594      2439      2491
dram[2]:       2302      2597      2294      2249      2222      2073      2579      2339      2546      2836      2880      2372      2494      2691      2537      2613
dram[3]:       2650      2307      2683      2368      2133      2247      2204      2447      2121      2010      2521      2156      2474      2086      2681      2325
dram[4]:       2828      2298      2585      2347      2378      2469      2531      2670      3079      2702      2393      2637      2664      2688      2391      2285
dram[5]:       2394      2437      2212      2789      1968      2118      1941      2048      2308      2330      2318      2101      2185      2061      2268      2602
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=323828 n_nop=164893 n_act=28371 n_pre=28357 n_req=49931 n_req_1=12071 n_req_2=37860 n_req_3=0 n_rd=70662 n_write=31545 bw_util=0.6008 bw_util_1=0.1333 bw_util_2=0.4675 bw_util_3=0 blp=8.112054 blp_1= 1.939061 blp_2= 6.423277 blp_3= -nan
 n_activity=320056 dram_eff=0.6079 dram_eff_1=0.1349 dram_eff_2=0.473 dram_eff_3=0
bk0: 4368a 176781i bk1: 4358a 175558i bk2: 4400a 167154i bk3: 4378a 165205i bk4: 4406a 162508i bk5: 4402a 156814i bk6: 4418a 152490i bk7: 4404a 148549i bk8: 4462a 168621i bk9: 4462a 162175i bk10: 4414a 168476i bk11: 4416a 163974i bk12: 4438a 162793i bk13: 4424a 158168i bk14: 4460a 154113i bk15: 4452a 150148i 
bw_dist = 0.133	0.468	0.000	0.388	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7077
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=323828 n_nop=164430 n_act=28709 n_pre=28694 n_req=49864 n_req_1=12122 n_req_2=37742 n_req_3=0 n_rd=70466 n_write=31529 bw_util=0.5996 bw_util_1=0.1335 bw_util_2=0.4661 bw_util_3=0 blp=8.135044 blp_1= 1.969540 blp_2= 6.377529 blp_3= -nan
 n_activity=319635 dram_eff=0.6075 dram_eff_1=0.1352 dram_eff_2=0.4722 dram_eff_3=0
bk0: 4352a 176977i bk1: 4354a 174694i bk2: 4378a 165228i bk3: 4370a 163949i bk4: 4392a 160238i bk5: 4373a 158678i bk6: 4414a 155016i bk7: 4404a 146986i bk8: 4447a 168108i bk9: 4438a 162965i bk10: 4404a 166814i bk11: 4408a 164043i bk12: 4434a 158867i bk13: 4418a 160541i bk14: 4446a 154607i bk15: 4434a 150988i 
bw_dist = 0.133	0.466	0.000	0.387	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7161
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=323828 n_nop=164628 n_act=28418 n_pre=28402 n_req=50043 n_req_1=12111 n_req_2=37932 n_req_3=0 n_rd=70724 n_write=31656 bw_util=0.602 bw_util_1=0.1336 bw_util_2=0.4684 bw_util_3=0 blp=8.116624 blp_1= 1.948262 blp_2= 6.419661 blp_3= -nan
 n_activity=319861 dram_eff=0.6094 dram_eff_1=0.1352 dram_eff_2=0.4742 dram_eff_3=0
bk0: 4362a 177107i bk1: 4362a 173430i bk2: 4386a 168399i bk3: 4382a 165406i bk4: 4432a 161058i bk5: 4408a 156918i bk6: 4420a 154079i bk7: 4416a 149261i bk8: 4474a 166199i bk9: 4452a 164098i bk10: 4426a 166634i bk11: 4412a 165397i bk12: 4436a 164042i bk13: 4430a 157243i bk14: 4472a 155177i bk15: 4454a 148011i 
bw_dist = 0.134	0.468	0.000	0.386	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.723
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=323828 n_nop=164204 n_act=28747 n_pre=28732 n_req=49925 n_req_1=12117 n_req_2=37808 n_req_3=0 n_rd=70534 n_write=31611 bw_util=0.6003 bw_util_1=0.1334 bw_util_2=0.4669 bw_util_3=0 blp=8.117671 blp_1= 1.969336 blp_2= 6.378870 blp_3= -nan
 n_activity=319800 dram_eff=0.6079 dram_eff_1=0.1351 dram_eff_2=0.4728 dram_eff_3=0
bk0: 4354a 178586i bk1: 4354a 174526i bk2: 4382a 166740i bk3: 4376a 162428i bk4: 4406a 162065i bk5: 4392a 156081i bk6: 4410a 151663i bk7: 4412a 146539i bk8: 4444a 167633i bk9: 4444a 161839i bk10: 4424a 168608i bk11: 4392a 167028i bk12: 4438a 165706i bk13: 4414a 157423i bk14: 4452a 157003i bk15: 4440a 148184i 
bw_dist = 0.133	0.467	0.000	0.387	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7182
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=323828 n_nop=164608 n_act=28403 n_pre=28387 n_req=50054 n_req_1=12086 n_req_2=37968 n_req_3=0 n_rd=70776 n_write=31654 bw_util=0.6022 bw_util_1=0.1334 bw_util_2=0.4688 bw_util_3=0 blp=8.148132 blp_1= 1.938607 blp_2= 6.441528 blp_3= -nan
 n_activity=320101 dram_eff=0.6092 dram_eff_1=0.135 dram_eff_2=0.4742 dram_eff_3=0
bk0: 4368a 179402i bk1: 4364a 176515i bk2: 4404a 169034i bk3: 4380a 163104i bk4: 4428a 159380i bk5: 4416a 156544i bk6: 4424a 153485i bk7: 4422a 146066i bk8: 4462a 164499i bk9: 4470a 163259i bk10: 4436a 166805i bk11: 4418a 163517i bk12: 4450a 158772i bk13: 4424a 158424i bk14: 4456a 151670i bk15: 4454a 149823i 
bw_dist = 0.133	0.469	0.000	0.386	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9016
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=323828 n_nop=164089 n_act=28778 n_pre=28763 n_req=49953 n_req_1=12118 n_req_2=37835 n_req_3=0 n_rd=70562 n_write=31636 bw_util=0.6008 bw_util_1=0.1336 bw_util_2=0.4672 bw_util_3=0 blp=8.156516 blp_1= 1.935918 blp_2= 6.424142 blp_3= -nan
 n_activity=319901 dram_eff=0.6082 dram_eff_1=0.1352 dram_eff_2=0.4729 dram_eff_3=0
bk0: 4362a 179376i bk1: 4344a 174057i bk2: 4390a 165576i bk3: 4368a 164464i bk4: 4404a 159732i bk5: 4394a 156235i bk6: 4410a 149902i bk7: 4422a 144029i bk8: 4446a 166006i bk9: 4448a 163536i bk10: 4420a 170028i bk11: 4416a 162945i bk12: 4430a 159788i bk13: 4426a 157802i bk14: 4444a 155735i bk15: 4438a 150663i 
bw_dist = 0.134	0.467	0.000	0.387	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7778

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29293, Miss = 17694, Miss_rate = 0.604, Pending_hits = 2111, Reservation_fails = 10084
L2_cache_bank[1]: Access = 30704, Miss = 17661, Miss_rate = 0.575, Pending_hits = 2337, Reservation_fails = 13118
L2_cache_bank[2]: Access = 30790, Miss = 17641, Miss_rate = 0.573, Pending_hits = 2317, Reservation_fails = 7336
L2_cache_bank[3]: Access = 30492, Miss = 17609, Miss_rate = 0.577, Pending_hits = 2491, Reservation_fails = 11111
L2_cache_bank[4]: Access = 30465, Miss = 17712, Miss_rate = 0.581, Pending_hits = 2416, Reservation_fails = 9375
L2_cache_bank[5]: Access = 29223, Miss = 17671, Miss_rate = 0.605, Pending_hits = 2179, Reservation_fails = 10241
L2_cache_bank[6]: Access = 30254, Miss = 17663, Miss_rate = 0.584, Pending_hits = 2448, Reservation_fails = 8090
L2_cache_bank[7]: Access = 30734, Miss = 17619, Miss_rate = 0.573, Pending_hits = 2429, Reservation_fails = 7557
L2_cache_bank[8]: Access = 29586, Miss = 17726, Miss_rate = 0.599, Pending_hits = 2144, Reservation_fails = 16168
L2_cache_bank[9]: Access = 30390, Miss = 17687, Miss_rate = 0.582, Pending_hits = 2333, Reservation_fails = 13313
L2_cache_bank[10]: Access = 31174, Miss = 17662, Miss_rate = 0.567, Pending_hits = 2361, Reservation_fails = 9824
L2_cache_bank[11]: Access = 30221, Miss = 17637, Miss_rate = 0.584, Pending_hits = 2492, Reservation_fails = 9720
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29293, Miss = 17694 (0.604), PendingHit = 2111 (0.0721)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30704, Miss = 17661 (0.575), PendingHit = 2337 (0.0761)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30790, Miss = 17641 (0.573), PendingHit = 2317 (0.0753)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30492, Miss = 17609 (0.577), PendingHit = 2491 (0.0817)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30465, Miss = 17712 (0.581), PendingHit = 2416 (0.0793)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29223, Miss = 17671 (0.605), PendingHit = 2179 (0.0746)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30254, Miss = 17663 (0.584), PendingHit = 2448 (0.0809)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30734, Miss = 17619 (0.573), PendingHit = 2429 (0.079)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29586, Miss = 17726 (0.599), PendingHit = 2144 (0.0725)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30390, Miss = 17687 (0.582), PendingHit = 2333 (0.0768)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31174, Miss = 17662 (0.567), PendingHit = 2361 (0.0757)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30221, Miss = 17637 (0.584), PendingHit = 2492 (0.0825)
L2 Cache Total Miss Rate = 0.583
Stream 1: L2 Cache Miss Rate = 0.243
Stream 2: L2 Cache Miss Rate = 0.848
Stream 1: Accesses  = 158938
Stream 1: Misses  = 38559
Stream 2: Accesses  = 204388
Stream 2: Misses  = 173423
Stream 1+2: Accesses  = 363326
Stream 1+2: Misses  = 211982
Total Accesses  = 363326
MPKI-CORES
CORE_L2MPKI_0	0.254
CORE_L2MPKI_1	0.243
CORE_L2MPKI_2	0.262
CORE_L2MPKI_3	0.277
CORE_L2MPKI_4	0.287
CORE_L2MPKI_5	0.292
CORE_L2MPKI_6	0.198
CORE_L2MPKI_7	0.229
CORE_L2MPKI_8	0.204
CORE_L2MPKI_9	0.300
CORE_L2MPKI_10	0.252
CORE_L2MPKI_11	0.308
CORE_L2MPKI_12	0.232
CORE_L2MPKI_13	0.263
CORE_L2MPKI_14	0.278
CORE_L2MPKI_15	0.275
CORE_L2MPKI_16	0.255
CORE_L2MPKI_17	0.278
CORE_L2MPKI_18	0.219
CORE_L2MPKI_19	0.256
CORE_L2MPKI_20	0.262
CORE_L2MPKI_21	0.282
CORE_L2MPKI_22	0.257
CORE_L2MPKI_23	0.265
CORE_L2MPKI_24	0.282
CORE_L2MPKI_25	0.245
CORE_L2MPKI_26	0.270
CORE_L2MPKI_27	0.289
CORE_L2MPKI_28	0.261
CORE_L2MPKI_29	0.293
CORE_L2MPKI_30	0.749
CORE_L2MPKI_31	0.752
CORE_L2MPKI_32	0.822
CORE_L2MPKI_33	0.801
CORE_L2MPKI_34	0.787
CORE_L2MPKI_35	0.806
CORE_L2MPKI_36	0.774
CORE_L2MPKI_37	0.826
CORE_L2MPKI_38	0.781
CORE_L2MPKI_39	0.798
CORE_L2MPKI_40	1.286
CORE_L2MPKI_41	1.267
CORE_L2MPKI_42	1.265
CORE_L2MPKI_43	1.314
CORE_L2MPKI_44	1.307
CORE_L2MPKI_45	1.305
CORE_L2MPKI_46	1.249
CORE_L2MPKI_47	1.315
CORE_L2MPKI_48	1.290
CORE_L2MPKI_49	1.272
CORE_L2MPKI_50	1.598
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.598
CORE_L2MPKI_55	1.595
CORE_L2MPKI_56	1.597
CORE_L2MPKI_57	1.598
CORE_L2MPKI_58	1.598
CORE_L2MPKI_59	1.597
Avg_MPKI_Stream1= 0.262
Avg_MPKI_Stream2= 1.224
MISSES-CORES
CORE_MISSES_0	1249
CORE_MISSES_1	1188
CORE_MISSES_2	1270
CORE_MISSES_3	1363
CORE_MISSES_4	1420
CORE_MISSES_5	1414
CORE_MISSES_6	952
CORE_MISSES_7	1075
CORE_MISSES_8	952
CORE_MISSES_9	1483
CORE_MISSES_10	1184
CORE_MISSES_11	1556
CORE_MISSES_12	1154
CORE_MISSES_13	1258
CORE_MISSES_14	1408
CORE_MISSES_15	1284
CORE_MISSES_16	1284
CORE_MISSES_17	1392
CORE_MISSES_18	1035
CORE_MISSES_19	1287
CORE_MISSES_20	1288
CORE_MISSES_21	1389
CORE_MISSES_22	1281
CORE_MISSES_23	1303
CORE_MISSES_24	1413
CORE_MISSES_25	1187
CORE_MISSES_26	1412
CORE_MISSES_27	1354
CORE_MISSES_28	1294
CORE_MISSES_29	1430
CORE_MISSES_30	3288
CORE_MISSES_31	3293
CORE_MISSES_32	3506
CORE_MISSES_33	3461
CORE_MISSES_34	3306
CORE_MISSES_35	3501
CORE_MISSES_36	3337
CORE_MISSES_37	3575
CORE_MISSES_38	3289
CORE_MISSES_39	3460
CORE_MISSES_40	5694
CORE_MISSES_41	5634
CORE_MISSES_42	5584
CORE_MISSES_43	5639
CORE_MISSES_44	5653
CORE_MISSES_45	5593
CORE_MISSES_46	5536
CORE_MISSES_47	5613
CORE_MISSES_48	5629
CORE_MISSES_49	5608
CORE_MISSES_50	8215
CORE_MISSES_51	8516
CORE_MISSES_52	8086
CORE_MISSES_53	8634
CORE_MISSES_54	8204
CORE_MISSES_55	8457
CORE_MISSES_56	8089
CORE_MISSES_57	8368
CORE_MISSES_58	8235
CORE_MISSES_59	8420
L2_MISSES = 211982
L2_total_cache_accesses = 363326
L2_total_cache_misses = 211982
L2_total_cache_miss_rate = 0.5834
L2_total_cache_pending_hits = 28058
L2_total_cache_reservation_fails = 125937
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91730
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 72390
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30684
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6524
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 81354
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 44761
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 816
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 53
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8686
L2_cache_data_port_util = 0.160
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1341840
icnt_total_pkts_simt_to_mem=738480
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     968.6235
gpu_ipc_2 =     317.5381
gpu_tot_sim_cycle_stream_1 = 403096
gpu_tot_sim_cycle_stream_2 = 403609
gpu_sim_insn_1 = 390448264
gpu_sim_insn_2 = 128161248
gpu_sim_cycle = 403610
gpu_sim_insn = 518609512
gpu_ipc =    1284.9272
gpu_tot_sim_cycle = 403610
gpu_tot_sim_insn = 518609512
gpu_tot_ipc =    1284.9272
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1548950
gpu_stall_icnt2sh    = 1333960
gpu_total_sim_rate=382737

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9498236
	L1I_total_cache_misses = 25401
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9311, Miss = 9300, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 190116
	L1D_cache_core[1]: Access = 9570, Miss = 9548, Miss_rate = 0.998, Pending_hits = 14, Reservation_fails = 191848
	L1D_cache_core[2]: Access = 9080, Miss = 9074, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 194254
	L1D_cache_core[3]: Access = 8684, Miss = 8645, Miss_rate = 0.996, Pending_hits = 28, Reservation_fails = 194105
	L1D_cache_core[4]: Access = 9260, Miss = 9250, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 192305
	L1D_cache_core[5]: Access = 9139, Miss = 9119, Miss_rate = 0.998, Pending_hits = 15, Reservation_fails = 193490
	L1D_cache_core[6]: Access = 9346, Miss = 9342, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 195302
	L1D_cache_core[7]: Access = 9474, Miss = 9466, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 198502
	L1D_cache_core[8]: Access = 9194, Miss = 9178, Miss_rate = 0.998, Pending_hits = 14, Reservation_fails = 199226
	L1D_cache_core[9]: Access = 9243, Miss = 9239, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 189191
	L1D_cache_core[10]: Access = 8936, Miss = 8924, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 196584
	L1D_cache_core[11]: Access = 9172, Miss = 9160, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 190426
	L1D_cache_core[12]: Access = 9122, Miss = 9117, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 194446
	L1D_cache_core[13]: Access = 9286, Miss = 9278, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 193215
	L1D_cache_core[14]: Access = 9487, Miss = 9476, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 188344
	L1D_cache_core[15]: Access = 9299, Miss = 9264, Miss_rate = 0.996, Pending_hits = 23, Reservation_fails = 199675
	L1D_cache_core[16]: Access = 9439, Miss = 9434, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 186937
	L1D_cache_core[17]: Access = 9532, Miss = 9527, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 187687
	L1D_cache_core[18]: Access = 8542, Miss = 8538, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 196731
	L1D_cache_core[19]: Access = 9465, Miss = 9448, Miss_rate = 0.998, Pending_hits = 10, Reservation_fails = 193313
	L1D_cache_core[20]: Access = 9315, Miss = 9308, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 194323
	L1D_cache_core[21]: Access = 9335, Miss = 9308, Miss_rate = 0.997, Pending_hits = 23, Reservation_fails = 195269
	L1D_cache_core[22]: Access = 9272, Miss = 9259, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 188511
	L1D_cache_core[23]: Access = 8795, Miss = 8784, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 190794
	L1D_cache_core[24]: Access = 8855, Miss = 8850, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 195475
	L1D_cache_core[25]: Access = 9383, Miss = 9375, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 192561
	L1D_cache_core[26]: Access = 10006, Miss = 9997, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 186438
	L1D_cache_core[27]: Access = 9158, Miss = 9154, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 200607
	L1D_cache_core[28]: Access = 9250, Miss = 9235, Miss_rate = 0.998, Pending_hits = 9, Reservation_fails = 190649
	L1D_cache_core[29]: Access = 9172, Miss = 9160, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 187854
	L1D_cache_core[30]: Access = 10078, Miss = 10068, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 208619
	L1D_cache_core[31]: Access = 9474, Miss = 9393, Miss_rate = 0.991, Pending_hits = 68, Reservation_fails = 204288
	L1D_cache_core[32]: Access = 9908, Miss = 9893, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 214707
	L1D_cache_core[33]: Access = 9763, Miss = 9755, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 206809
	L1D_cache_core[34]: Access = 9416, Miss = 9373, Miss_rate = 0.995, Pending_hits = 32, Reservation_fails = 227218
	L1D_cache_core[35]: Access = 9689, Miss = 9666, Miss_rate = 0.998, Pending_hits = 21, Reservation_fails = 217905
	L1D_cache_core[36]: Access = 9710, Miss = 9699, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 212107
	L1D_cache_core[37]: Access = 9409, Miss = 9403, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 211997
	L1D_cache_core[38]: Access = 9569, Miss = 9546, Miss_rate = 0.998, Pending_hits = 19, Reservation_fails = 209048
	L1D_cache_core[39]: Access = 9518, Miss = 9511, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 205095
	L1D_cache_core[40]: Access = 10884, Miss = 10867, Miss_rate = 0.998, Pending_hits = 15, Reservation_fails = 218973
	L1D_cache_core[41]: Access = 10177, Miss = 10177, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 224034
	L1D_cache_core[42]: Access = 10764, Miss = 10754, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 236331
	L1D_cache_core[43]: Access = 10699, Miss = 10684, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 230183
	L1D_cache_core[44]: Access = 10455, Miss = 10422, Miss_rate = 0.997, Pending_hits = 28, Reservation_fails = 230217
	L1D_cache_core[45]: Access = 10559, Miss = 10553, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 240115
	L1D_cache_core[46]: Access = 10287, Miss = 10275, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 226442
	L1D_cache_core[47]: Access = 10783, Miss = 10765, Miss_rate = 0.998, Pending_hits = 15, Reservation_fails = 230353
	L1D_cache_core[48]: Access = 10676, Miss = 10664, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 215793
	L1D_cache_core[49]: Access = 10612, Miss = 10603, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 235261
	L1D_cache_core[50]: Access = 15970, Miss = 15970, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 264556
	L1D_cache_core[51]: Access = 16468, Miss = 16468, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 250266
	L1D_cache_core[52]: Access = 15813, Miss = 15813, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 259301
	L1D_cache_core[53]: Access = 16519, Miss = 16519, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 252398
	L1D_cache_core[54]: Access = 16011, Miss = 16011, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 256395
	L1D_cache_core[55]: Access = 16193, Miss = 16193, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 253244
	L1D_cache_core[56]: Access = 15908, Miss = 15908, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 267952
	L1D_cache_core[57]: Access = 16105, Miss = 16105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 260030
	L1D_cache_core[58]: Access = 16089, Miss = 16089, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 266463
	L1D_cache_core[59]: Access = 16136, Miss = 16136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 254616
	L1D_total_cache_accesses = 640764
	L1D_total_cache_misses = 640040
	L1D_total_cache_miss_rate = 0.9989
	L1D_total_cache_pending_hits = 512
	L1D_total_cache_reservation_fails = 12778894
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 1004428
	L1C_total_cache_misses = 1200
	L1C_total_cache_miss_rate = 0.0012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 436525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11272507
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1003228
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 203515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1506387
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9472835
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25401
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
11704, 14896, 14896, 14896, 14896, 14722, 14722, 12110, 11371, 14477, 14477, 14477, 14477, 14477, 14477, 11873, 11268, 14038, 14038, 14038, 14038, 13754, 13754, 11226, 
gpgpu_n_tot_thrd_icount = 596029856
gpgpu_n_tot_w_icount = 18625933
gpgpu_n_stall_shd_mem = 13033926
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 436525
gpgpu_n_mem_write_global = 203513
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 7835168
gpgpu_n_store_insn = 4120416
gpgpu_n_shmem_insn = 17996320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31054016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13033926
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20104258	W0_Idle:1873663	W0_Scoreboard:7829053	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:23064	W10:0	W11:0	W12:0	W13:23752	W14:949128	W15:0	W16:40976	W17:0	W18:70336	W19:0	W20:26544	W21:0	W22:0	W23:0	W24:1920684	W25:0	W26:72400	W27:0	W28:3218008	W29:0	W30:236672	W31:0	W32:12044662
Warp Occupancy Distribution:
Stall:10421917	W0_Idle:910846	W0_Scoreboard:3187674	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:15976	W10:0	W11:0	W12:0	W13:18532	W14:649664	W15:0	W16:31856	W17:0	W18:48920	W19:0	W20:18606	W21:0	W22:0	W23:0	W24:1430502	W25:0	W26:56740	W27:0	W28:2216952	W29:0	W30:161472	W31:0	W32:5046943
Warp Occupancy Distribution:
Stall:9682341	W0_Idle:962817	W0_Scoreboard:4641379	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:7088	W10:0	W11:0	W12:0	W13:5220	W14:299464	W15:0	W16:9120	W17:0	W18:21416	W19:0	W20:7938	W21:0	W22:0	W23:0	W24:490182	W25:0	W26:15660	W27:0	W28:1001056	W29:0	W30:75200	W31:0	W32:6997719
warp_utilization0: 0.384576
warp_utilization1: 0.400393
warp_utilization2: 0.368758
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3492200 {8:436525,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21320776 {40:38912,72:40960,136:123641,}
traffic_breakdown_coretomem[INST_ACC_R] = 11760 {8:1470,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59352168 {136:436413,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1627496 {8:203437,}
traffic_breakdown_memtocore[INST_ACC_R] = 199920 {136:1470,}
maxmrqlatency = 1707 
maxdqlatency = 0 
maxmflatency = 3079 
averagemflatency = 611 
averagemflatency_1 = 491 
averagemflatency_2= 702 
averagemrqlatency_1 = 82 
averagemrqlatency_2 = 62 
max_icnt2mem_latency = 2809 
max_icnt2sh_latency = 403607 
mrq_lat_table:158422 	5948 	9535 	18713 	56075 	81876 	92645 	65345 	21186 	3479 	200 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	74773 	207776 	286153 	70579 	628 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	93262 	45670 	49275 	88790 	129997 	150753 	75459 	8276 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	106778 	310013 	19633 	48 	0 	0 	0 	0 	0 	1159 	3891 	7233 	14808 	30066 	67635 	78645 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	257 	541 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        53        34        51        58        57        46        60        60        49        41        47        58        51        52        45        44 
dram[1]:        47        52        49        51        44        53        60        60        40        46        45        49        46        40        43        64 
dram[2]:        57        48        47        53        50        57        60        56        52        53        55        42        51        46        42        87 
dram[3]:        56        49        48        43        47        41        60        54        48        54        56        55        41        50        52        68 
dram[4]:        46        45        78        55        42        43        65        56        53        51        43        50        50        47        61        49 
dram[5]:        48        56        42        67        37        52        60        56        40        42        50        40        46        48        60        67 
maximum service time to same row:
dram[0]:      5035      5085      4393      5491      2981      2737      2590      2092      6596      6228      2705      2523      2248      3949      7385      5985 
dram[1]:      4935      4736      4675      4003      2937      3059      1975      2390      7622      6047      2844      2452      3828      3469      7341      6043 
dram[2]:      4995      4691      3680      4199      2807      2876      2481      2385      5892      4198      2608      2755      2588      4182      6004      6229 
dram[3]:      4860      4835      4928      4745      3019      2890      2394      2299      5693      6285      2697      2985      2729      4713      6197      6159 
dram[4]:      5253      4529      4816      5034      2791      2719      2181      2006      4778      6067      2509      2510      2790      2426      6609      5915 
dram[5]:      5000      4418      5354      4875      2863      3050      2290      2174      5952      6176      2828      2958      4185      3140      6305      5897 
average row accesses per activate:
dram[0]:  1.920173  1.905857  1.900283  1.925180  1.947769  1.964508  1.962963  1.962072  1.894812  1.890067  1.903688  1.942805  1.935042  1.925287  1.898748  1.915376 
dram[1]:  1.889126  1.896220  1.865614  1.867315  1.920827  1.914316  1.950577  1.962209  1.858188  1.861888  1.873721  1.908637  1.889706  1.905782  1.856540  1.883671 
dram[2]:  1.892017  1.926838  1.909220  1.929086  1.945409  1.935925  1.947996  1.945683  1.892454  1.885897  1.937410  1.936520  1.912331  1.929780  1.907268  1.898816 
dram[3]:  1.912545  1.905647  1.891787  1.864770  1.913959  1.928597  1.936718  1.943104  1.865526  1.876448  1.903020  1.922660  1.876674  1.889905  1.857193  1.845614 
dram[4]:  1.914091  1.908306  1.878075  1.890614  1.932423  1.909188  1.987899  1.938445  1.883729  1.892882  1.918139  1.930350  1.924481  1.919742  1.907194  1.892679 
dram[5]:  1.883333  1.903306  1.848379  1.894200  1.901235  1.889869  1.920894  1.935507  1.874473  1.847323  1.896907  1.916816  1.887837  1.879098  1.868719  1.863332 
average row locality = 513424/269377 = 1.905968
average row locality_1 = 131274/44417 = 2.955490
average row locality_2 = 382150/224960 = 1.698746
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3527      3522      3519      3507      3506      3514      3552      3552      3526      3524      3538      3535      3561      3558      3524      3522 
dram[1]:      3526      3519      3517      3509      3507      3505      3554      3552      3526      3518      3533      3538      3560      3560      3525      3519 
dram[2]:      3529      3520      3513      3512      3514      3514      3551      3551      3534      3521      3540      3539      3558      3559      3527      3520 
dram[3]:      3526      3523      3517      3511      3509      3513      3550      3551      3527      3522      3543      3535      3557      3553      3526      3515 
dram[4]:      3534      3523      3518      3513      3516      3517      3562      3550      3528      3530      3543      3540      3568      3551      3529      3519 
dram[5]:      3529      3523      3518      3515      3515      3506      3562      3551      3527      3527      3538      3544      3563      3553      3525      3521 
total reads: 338993
bank skew: 3568/3505 = 1.02
chip skew: 56541/56468 = 1.00
number of total write accesses:
dram[0]:      1813      1782      1855      1845      1864      1857      1854      1828      1806      1823      1780      1798      1801      1802      1783      1798 
dram[1]:      1790      1798      1800      1867      1879      1857      1853      1848      1807      1807      1780      1810      1837      1780      1758      1776 
dram[2]:      1780      1800      1850      1847      1867      1864      1843      1858      1833      1802      1815      1769      1808      1800      1800      1772 
dram[3]:      1810      1812      1850      1798      1854      1891      1867      1845      1814      1825      1815      1785      1769      1820      1780      1745 
dram[4]:      1791      1784      1827      1845      1860      1871      1859      1835      1786      1842      1776      1809      1809      1807      1774      1807 
dram[5]:      1782      1831      1785      1874      1875      1848      1853      1851      1805      1821      1798      1802      1823      1778      1756      1769 
total reads: 174457
bank skew: 1891/1745 = 1.08
chip skew: 29108/29047 = 1.00
average mf latency per bank:
dram[0]:        783       749       756       762       751       749       775       775       770       750       769       759       780       767       774       769
dram[1]:        761       745       748       765       731       751       741       767       741       751       743       759       751       755       765       766
dram[2]:        752       753       760       730       752       729       793       753       750       750       753       749       770       752       770       749
dram[3]:        751       748       763       754       750       737       759       755       748       745       748       752       756       756       758       768
dram[4]:        805       772       793       781       772       757       793       789       805       777       797       769       804       780       804       787
dram[5]:        765       751       747       757       728       753       761       767       763       765       771       750       751       746       765       781
maximum mf latency per bank:
dram[0]:       2240      2428      2177      2478      2124      2416      2197      2253      2668      2377      2468      2635      2363      2371      2113      2497
dram[1]:       2483      2678      2181      2175      2213      2115      1965      2101      2151      2396      2350      2236      1975      2594      2439      2491
dram[2]:       2302      2597      2294      2249      2222      2073      2579      2339      2546      2836      2880      2372      2494      2691      2537      2613
dram[3]:       2650      2307      2683      2368      2162      2247      2204      2447      2121      2010      2521      2156      2474      2086      2681      2325
dram[4]:       2828      2298      2585      2347      2378      2469      2531      2670      3079      2702      2393      2637      2664      2688      2391      2285
dram[5]:       2394      2437      2212      2789      1968      2118      1941      2048      2308      2330      2318      2101      2185      2061      2268      2602
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532764 n_nop=278151 n_act=44466 n_pre=44451 n_req=80631 n_req_1=24636 n_req_2=55995 n_req_3=0 n_rd=112968 n_write=52728 bw_util=0.5849 bw_util_1=0.1645 bw_util_2=0.4204 bw_util_3=0 blp=7.611056 blp_1= 2.100304 blp_2= 5.654699 blp_3= -nan
 n_activity=528276 dram_eff=0.5899 dram_eff_1=0.1659 dram_eff_2=0.4239 dram_eff_3=0
bk0: 7054a 298191i bk1: 7044a 298143i bk2: 7038a 285397i bk3: 7014a 282588i bk4: 7012a 280839i bk5: 7026a 276647i bk6: 7104a 270321i bk7: 7104a 265154i bk8: 7052a 296550i bk9: 7048a 288552i bk10: 7074a 290636i bk11: 7070a 286344i bk12: 7122a 280944i bk13: 7116a 275383i bk14: 7048a 272404i bk15: 7042a 267677i 
bw_dist = 0.165	0.420	0.000	0.407	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4012
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532764 n_nop=276943 n_act=45154 n_pre=45140 n_req=80534 n_req_1=24539 n_req_2=55995 n_req_3=0 n_rd=112924 n_write=52603 bw_util=0.584 bw_util_1=0.1637 bw_util_2=0.4203 bw_util_3=0 blp=7.666807 blp_1= 2.127441 blp_2= 5.659643 blp_3= -nan
 n_activity=527945 dram_eff=0.5893 dram_eff_1=0.1651 dram_eff_2=0.4242 dram_eff_3=0
bk0: 7052a 298963i bk1: 7038a 293188i bk2: 7034a 285546i bk3: 7018a 281471i bk4: 7014a 278035i bk5: 7010a 273487i bk6: 7106a 270456i bk7: 7102a 260685i bk8: 7050a 295672i bk9: 7036a 288965i bk10: 7064a 290297i bk11: 7076a 284071i bk12: 7120a 276722i bk13: 7120a 275614i bk14: 7046a 270368i bk15: 7038a 265674i 
bw_dist = 0.164	0.420	0.000	0.407	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3908
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532764 n_nop=277842 n_act=44570 n_pre=44556 n_req=80647 n_req_1=24616 n_req_2=56031 n_req_3=0 n_rd=113000 n_write=52796 bw_util=0.5851 bw_util_1=0.1645 bw_util_2=0.4207 bw_util_3=0 blp=7.623538 blp_1= 2.105572 blp_2= 5.652545 blp_3= -nan
 n_activity=527967 dram_eff=0.5905 dram_eff_1=0.166 dram_eff_2=0.4245 dram_eff_3=0
bk0: 7056a 300990i bk1: 7040a 292665i bk2: 7026a 288060i bk3: 7024a 282194i bk4: 7028a 281928i bk5: 7028a 273911i bk6: 7102a 269987i bk7: 7102a 265895i bk8: 7068a 294594i bk9: 7040a 290994i bk10: 7080a 288838i bk11: 7078a 287951i bk12: 7116a 281672i bk13: 7118a 275581i bk14: 7054a 272366i bk15: 7040a 263156i 
bw_dist = 0.164	0.421	0.000	0.406	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3071
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532764 n_nop=276917 n_act=45129 n_pre=45114 n_req=80561 n_req_1=24539 n_req_2=56022 n_req_3=0 n_rd=112944 n_write=52660 bw_util=0.5842 bw_util_1=0.1636 bw_util_2=0.4205 bw_util_3=0 blp=7.666788 blp_1= 2.141347 blp_2= 5.653982 blp_3= -nan
 n_activity=528007 dram_eff=0.5894 dram_eff_1=0.1651 dram_eff_2=0.4243 dram_eff_3=0
bk0: 7052a 299525i bk1: 7042a 293296i bk2: 7034a 284779i bk3: 7022a 278229i bk4: 7016a 281740i bk5: 7022a 271220i bk6: 7100a 267346i bk7: 7102a 259753i bk8: 7054a 292935i bk9: 7044a 289118i bk10: 7084a 288660i bk11: 7070a 287593i bk12: 7114a 281994i bk13: 7106a 275037i bk14: 7052a 272691i bk15: 7030a 263583i 
bw_dist = 0.164	0.421	0.000	0.407	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3513
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532764 n_nop=277441 n_act=44731 n_pre=44715 n_req=80623 n_req_1=24538 n_req_2=56085 n_req_3=0 n_rd=113072 n_write=52805 bw_util=0.5852 bw_util_1=0.1641 bw_util_2=0.421 bw_util_3=0 blp=7.664952 blp_1= 2.116953 blp_2= 5.688595 blp_3= -nan
 n_activity=528290 dram_eff=0.5901 dram_eff_1=0.1655 dram_eff_2=0.4246 dram_eff_3=0
bk0: 7068a 301956i bk1: 7046a 296102i bk2: 7036a 285792i bk3: 7026a 279878i bk4: 7032a 278090i bk5: 7028a 274683i bk6: 7124a 269923i bk7: 7100a 259293i bk8: 7056a 292413i bk9: 7060a 288887i bk10: 7086a 290298i bk11: 7080a 284480i bk12: 7136a 276733i bk13: 7102a 275304i bk14: 7054a 267839i bk15: 7038a 265400i 
bw_dist = 0.164	0.421	0.000	0.406	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3795
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532764 n_nop=276416 n_act=45318 n_pre=45305 n_req=80569 n_req_1=24490 n_req_2=56079 n_req_3=0 n_rd=113026 n_write=52699 bw_util=0.5846 bw_util_1=0.1636 bw_util_2=0.421 bw_util_3=0 blp=7.694368 blp_1= 2.116787 blp_2= 5.679122 blp_3= -nan
 n_activity=528288 dram_eff=0.5896 dram_eff_1=0.165 dram_eff_2=0.4246 dram_eff_3=0
bk0: 7058a 299996i bk1: 7046a 292709i bk2: 7034a 284071i bk3: 7028a 279127i bk4: 7030a 276015i bk5: 7012a 272621i bk6: 7124a 264325i bk7: 7102a 259466i bk8: 7052a 292654i bk9: 7054a 291039i bk10: 7076a 292225i bk11: 7086a 280920i bk12: 7126a 278130i bk13: 7106a 273810i bk14: 7050a 271984i bk15: 7042a 262770i 
bw_dist = 0.164	0.421	0.000	0.407	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.339

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52593, Miss = 28259, Miss_rate = 0.537, Pending_hits = 5343, Reservation_fails = 12186
L2_cache_bank[1]: Access = 52813, Miss = 28234, Miss_rate = 0.535, Pending_hits = 5400, Reservation_fails = 15279
L2_cache_bank[2]: Access = 53962, Miss = 28254, Miss_rate = 0.524, Pending_hits = 5510, Reservation_fails = 8608
L2_cache_bank[3]: Access = 54186, Miss = 28229, Miss_rate = 0.521, Pending_hits = 5614, Reservation_fails = 11954
L2_cache_bank[4]: Access = 52907, Miss = 28269, Miss_rate = 0.534, Pending_hits = 5371, Reservation_fails = 11089
L2_cache_bank[5]: Access = 52475, Miss = 28239, Miss_rate = 0.538, Pending_hits = 5254, Reservation_fails = 11906
L2_cache_bank[6]: Access = 54319, Miss = 28264, Miss_rate = 0.520, Pending_hits = 5553, Reservation_fails = 10283
L2_cache_bank[7]: Access = 53860, Miss = 28233, Miss_rate = 0.524, Pending_hits = 5690, Reservation_fails = 9478
L2_cache_bank[8]: Access = 53241, Miss = 28299, Miss_rate = 0.532, Pending_hits = 5162, Reservation_fails = 18478
L2_cache_bank[9]: Access = 52480, Miss = 28250, Miss_rate = 0.538, Pending_hits = 5347, Reservation_fails = 14882
L2_cache_bank[10]: Access = 54693, Miss = 28287, Miss_rate = 0.517, Pending_hits = 5442, Reservation_fails = 11418
L2_cache_bank[11]: Access = 53965, Miss = 28249, Miss_rate = 0.523, Pending_hits = 5508, Reservation_fails = 11484
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52593, Miss = 28259 (0.537), PendingHit = 5343 (0.102)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52813, Miss = 28234 (0.535), PendingHit = 5400 (0.102)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53962, Miss = 28254 (0.524), PendingHit = 5510 (0.102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54186, Miss = 28229 (0.521), PendingHit = 5614 (0.104)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52907, Miss = 28269 (0.534), PendingHit = 5371 (0.102)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52475, Miss = 28239 (0.538), PendingHit = 5254 (0.1)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54319, Miss = 28264 (0.52), PendingHit = 5553 (0.102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53860, Miss = 28233 (0.524), PendingHit = 5690 (0.106)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53241, Miss = 28299 (0.532), PendingHit = 5162 (0.097)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52480, Miss = 28250 (0.538), PendingHit = 5347 (0.102)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54693, Miss = 28287 (0.517), PendingHit = 5442 (0.0995)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53965, Miss = 28249 (0.523), PendingHit = 5508 (0.102)
L2 Cache Total Miss Rate = 0.529
Stream 1: L2 Cache Miss Rate = 0.241
Stream 2: L2 Cache Miss Rate = 0.748
Stream 1: Accesses  = 277687
Stream 1: Misses  = 66978
Stream 2: Accesses  = 363807
Stream 2: Misses  = 272088
Stream 1+2: Accesses  = 641494
Stream 1+2: Misses  = 339066
Total Accesses  = 641494
MPKI-CORES
CORE_L2MPKI_0	0.266
CORE_L2MPKI_1	0.270
CORE_L2MPKI_2	0.260
CORE_L2MPKI_3	0.269
CORE_L2MPKI_4	0.258
CORE_L2MPKI_5	0.291
CORE_L2MPKI_6	0.223
CORE_L2MPKI_7	0.224
CORE_L2MPKI_8	0.233
CORE_L2MPKI_9	0.298
CORE_L2MPKI_10	0.229
CORE_L2MPKI_11	0.300
CORE_L2MPKI_12	0.224
CORE_L2MPKI_13	0.265
CORE_L2MPKI_14	0.278
CORE_L2MPKI_15	0.282
CORE_L2MPKI_16	0.250
CORE_L2MPKI_17	0.266
CORE_L2MPKI_18	0.248
CORE_L2MPKI_19	0.261
CORE_L2MPKI_20	0.266
CORE_L2MPKI_21	0.279
CORE_L2MPKI_22	0.279
CORE_L2MPKI_23	0.253
CORE_L2MPKI_24	0.259
CORE_L2MPKI_25	0.256
CORE_L2MPKI_26	0.254
CORE_L2MPKI_27	0.285
CORE_L2MPKI_28	0.250
CORE_L2MPKI_29	0.274
CORE_L2MPKI_30	0.539
CORE_L2MPKI_31	0.533
CORE_L2MPKI_32	0.567
CORE_L2MPKI_33	0.587
CORE_L2MPKI_34	0.523
CORE_L2MPKI_35	0.567
CORE_L2MPKI_36	0.534
CORE_L2MPKI_37	0.592
CORE_L2MPKI_38	0.537
CORE_L2MPKI_39	0.549
CORE_L2MPKI_40	0.827
CORE_L2MPKI_41	0.825
CORE_L2MPKI_42	0.801
CORE_L2MPKI_43	0.829
CORE_L2MPKI_44	0.807
CORE_L2MPKI_45	0.821
CORE_L2MPKI_46	0.793
CORE_L2MPKI_47	0.842
CORE_L2MPKI_48	0.805
CORE_L2MPKI_49	0.818
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.598
CORE_L2MPKI_53	1.597
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.595
CORE_L2MPKI_56	1.597
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 0.262
Avg_MPKI_Stream2= 0.989
MISSES-CORES
CORE_MISSES_0	2310
CORE_MISSES_1	2328
CORE_MISSES_2	2211
CORE_MISSES_3	2297
CORE_MISSES_4	2215
CORE_MISSES_5	2485
CORE_MISSES_6	1893
CORE_MISSES_7	1832
CORE_MISSES_8	1922
CORE_MISSES_9	2564
CORE_MISSES_10	1891
CORE_MISSES_11	2602
CORE_MISSES_12	1907
CORE_MISSES_13	2237
CORE_MISSES_14	2415
CORE_MISSES_15	2354
CORE_MISSES_16	2177
CORE_MISSES_17	2287
CORE_MISSES_18	2073
CORE_MISSES_19	2241
CORE_MISSES_20	2263
CORE_MISSES_21	2391
CORE_MISSES_22	2439
CORE_MISSES_23	2153
CORE_MISSES_24	2210
CORE_MISSES_25	2168
CORE_MISSES_26	2246
CORE_MISSES_27	2369
CORE_MISSES_28	2145
CORE_MISSES_29	2353
CORE_MISSES_30	4357
CORE_MISSES_31	4374
CORE_MISSES_32	4500
CORE_MISSES_33	4816
CORE_MISSES_34	4082
CORE_MISSES_35	4521
CORE_MISSES_36	4347
CORE_MISSES_37	4770
CORE_MISSES_38	4305
CORE_MISSES_39	4489
CORE_MISSES_40	6774
CORE_MISSES_41	6825
CORE_MISSES_42	6517
CORE_MISSES_43	6662
CORE_MISSES_44	6477
CORE_MISSES_45	6566
CORE_MISSES_46	6479
CORE_MISSES_47	6754
CORE_MISSES_48	6615
CORE_MISSES_49	6722
CORE_MISSES_50	15964
CORE_MISSES_51	16460
CORE_MISSES_52	15809
CORE_MISSES_53	16515
CORE_MISSES_54	16005
CORE_MISSES_55	16181
CORE_MISSES_56	15899
CORE_MISSES_57	16099
CORE_MISSES_58	16079
CORE_MISSES_59	16125
L2_MISSES = 339066
L2_total_cache_accesses = 641494
L2_total_cache_misses = 339066
L2_total_cache_miss_rate = 0.5286
L2_total_cache_pending_hits = 65194
L2_total_cache_reservation_fails = 147045
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 177077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 210103
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 84273
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15698
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128894
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 51719
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1218
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 184
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 68
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10953
L2_cache_data_port_util = 0.187
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2393032
icnt_total_pkts_simt_to_mem=1256964
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     968.6235
gpu_ipc_2 =     317.5381
gpu_tot_sim_cycle_stream_1 = 403096
gpu_tot_sim_cycle_stream_2 = 403609
gpu_sim_insn_1 = 390448264
gpu_sim_insn_2 = 128161248
gpu_sim_cycle = 403610
gpu_sim_insn = 518609512
gpu_ipc =    1284.9272
gpu_tot_sim_cycle = 403610
gpu_tot_sim_insn = 518609512
gpu_tot_ipc =    1284.9272
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1548950
gpu_stall_icnt2sh    = 1333960
gpu_total_sim_rate=382737

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9498236
	L1I_total_cache_misses = 25401
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9311, Miss = 9300, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 190116
	L1D_cache_core[1]: Access = 9570, Miss = 9548, Miss_rate = 0.998, Pending_hits = 14, Reservation_fails = 191848
	L1D_cache_core[2]: Access = 9080, Miss = 9074, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 194254
	L1D_cache_core[3]: Access = 8684, Miss = 8645, Miss_rate = 0.996, Pending_hits = 28, Reservation_fails = 194105
	L1D_cache_core[4]: Access = 9260, Miss = 9250, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 192305
	L1D_cache_core[5]: Access = 9139, Miss = 9119, Miss_rate = 0.998, Pending_hits = 15, Reservation_fails = 193490
	L1D_cache_core[6]: Access = 9346, Miss = 9342, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 195302
	L1D_cache_core[7]: Access = 9474, Miss = 9466, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 198502
	L1D_cache_core[8]: Access = 9194, Miss = 9178, Miss_rate = 0.998, Pending_hits = 14, Reservation_fails = 199226
	L1D_cache_core[9]: Access = 9243, Miss = 9239, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 189191
	L1D_cache_core[10]: Access = 8936, Miss = 8924, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 196584
	L1D_cache_core[11]: Access = 9172, Miss = 9160, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 190426
	L1D_cache_core[12]: Access = 9122, Miss = 9117, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 194446
	L1D_cache_core[13]: Access = 9286, Miss = 9278, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 193215
	L1D_cache_core[14]: Access = 9487, Miss = 9476, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 188344
	L1D_cache_core[15]: Access = 9299, Miss = 9264, Miss_rate = 0.996, Pending_hits = 23, Reservation_fails = 199675
	L1D_cache_core[16]: Access = 9439, Miss = 9434, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 186937
	L1D_cache_core[17]: Access = 9532, Miss = 9527, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 187687
	L1D_cache_core[18]: Access = 8542, Miss = 8538, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 196731
	L1D_cache_core[19]: Access = 9465, Miss = 9448, Miss_rate = 0.998, Pending_hits = 10, Reservation_fails = 193313
	L1D_cache_core[20]: Access = 9315, Miss = 9308, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 194323
	L1D_cache_core[21]: Access = 9335, Miss = 9308, Miss_rate = 0.997, Pending_hits = 23, Reservation_fails = 195269
	L1D_cache_core[22]: Access = 9272, Miss = 9259, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 188511
	L1D_cache_core[23]: Access = 8795, Miss = 8784, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 190794
	L1D_cache_core[24]: Access = 8855, Miss = 8850, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 195475
	L1D_cache_core[25]: Access = 9383, Miss = 9375, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 192561
	L1D_cache_core[26]: Access = 10006, Miss = 9997, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 186438
	L1D_cache_core[27]: Access = 9158, Miss = 9154, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 200607
	L1D_cache_core[28]: Access = 9250, Miss = 9235, Miss_rate = 0.998, Pending_hits = 9, Reservation_fails = 190649
	L1D_cache_core[29]: Access = 9172, Miss = 9160, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 187854
	L1D_cache_core[30]: Access = 10078, Miss = 10068, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 208619
	L1D_cache_core[31]: Access = 9474, Miss = 9393, Miss_rate = 0.991, Pending_hits = 68, Reservation_fails = 204288
	L1D_cache_core[32]: Access = 9908, Miss = 9893, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 214707
	L1D_cache_core[33]: Access = 9763, Miss = 9755, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 206809
	L1D_cache_core[34]: Access = 9416, Miss = 9373, Miss_rate = 0.995, Pending_hits = 32, Reservation_fails = 227218
	L1D_cache_core[35]: Access = 9689, Miss = 9666, Miss_rate = 0.998, Pending_hits = 21, Reservation_fails = 217905
	L1D_cache_core[36]: Access = 9710, Miss = 9699, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 212107
	L1D_cache_core[37]: Access = 9409, Miss = 9403, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 211997
	L1D_cache_core[38]: Access = 9569, Miss = 9546, Miss_rate = 0.998, Pending_hits = 19, Reservation_fails = 209048
	L1D_cache_core[39]: Access = 9518, Miss = 9511, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 205095
	L1D_cache_core[40]: Access = 10884, Miss = 10867, Miss_rate = 0.998, Pending_hits = 15, Reservation_fails = 218973
	L1D_cache_core[41]: Access = 10177, Miss = 10177, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 224034
	L1D_cache_core[42]: Access = 10764, Miss = 10754, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 236331
	L1D_cache_core[43]: Access = 10699, Miss = 10684, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 230183
	L1D_cache_core[44]: Access = 10455, Miss = 10422, Miss_rate = 0.997, Pending_hits = 28, Reservation_fails = 230217
	L1D_cache_core[45]: Access = 10559, Miss = 10553, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 240115
	L1D_cache_core[46]: Access = 10287, Miss = 10275, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 226442
	L1D_cache_core[47]: Access = 10783, Miss = 10765, Miss_rate = 0.998, Pending_hits = 15, Reservation_fails = 230353
	L1D_cache_core[48]: Access = 10676, Miss = 10664, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 215793
	L1D_cache_core[49]: Access = 10612, Miss = 10603, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 235261
	L1D_cache_core[50]: Access = 15970, Miss = 15970, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 264556
	L1D_cache_core[51]: Access = 16468, Miss = 16468, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 250266
	L1D_cache_core[52]: Access = 15813, Miss = 15813, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 259301
	L1D_cache_core[53]: Access = 16519, Miss = 16519, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 252398
	L1D_cache_core[54]: Access = 16011, Miss = 16011, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 256395
	L1D_cache_core[55]: Access = 16193, Miss = 16193, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 253244
	L1D_cache_core[56]: Access = 15908, Miss = 15908, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 267952
	L1D_cache_core[57]: Access = 16105, Miss = 16105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 260030
	L1D_cache_core[58]: Access = 16089, Miss = 16089, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 266463
	L1D_cache_core[59]: Access = 16136, Miss = 16136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 254616
	L1D_total_cache_accesses = 640764
	L1D_total_cache_misses = 640040
	L1D_total_cache_miss_rate = 0.9989
	L1D_total_cache_pending_hits = 512
	L1D_total_cache_reservation_fails = 12778894
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 1004428
	L1C_total_cache_misses = 1200
	L1C_total_cache_miss_rate = 0.0012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 436525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11272507
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1003228
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 203515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1506387
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9472835
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25401
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
11704, 14896, 14896, 14896, 14896, 14722, 14722, 12110, 11371, 14477, 14477, 14477, 14477, 14477, 14477, 11873, 11268, 14038, 14038, 14038, 14038, 13754, 13754, 11226, 
gpgpu_n_tot_thrd_icount = 596029856
gpgpu_n_tot_w_icount = 18625933
gpgpu_n_stall_shd_mem = 13033926
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 436525
gpgpu_n_mem_write_global = 203513
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 7835168
gpgpu_n_store_insn = 4120416
gpgpu_n_shmem_insn = 17996320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31054016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13033926
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20104258	W0_Idle:1873663	W0_Scoreboard:7829053	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:23064	W10:0	W11:0	W12:0	W13:23752	W14:949128	W15:0	W16:40976	W17:0	W18:70336	W19:0	W20:26544	W21:0	W22:0	W23:0	W24:1920684	W25:0	W26:72400	W27:0	W28:3218008	W29:0	W30:236672	W31:0	W32:12044662
Warp Occupancy Distribution:
Stall:10421917	W0_Idle:910846	W0_Scoreboard:3187674	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:15976	W10:0	W11:0	W12:0	W13:18532	W14:649664	W15:0	W16:31856	W17:0	W18:48920	W19:0	W20:18606	W21:0	W22:0	W23:0	W24:1430502	W25:0	W26:56740	W27:0	W28:2216952	W29:0	W30:161472	W31:0	W32:5046943
Warp Occupancy Distribution:
Stall:9682341	W0_Idle:962817	W0_Scoreboard:4641379	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:7088	W10:0	W11:0	W12:0	W13:5220	W14:299464	W15:0	W16:9120	W17:0	W18:21416	W19:0	W20:7938	W21:0	W22:0	W23:0	W24:490182	W25:0	W26:15660	W27:0	W28:1001056	W29:0	W30:75200	W31:0	W32:6997719
warp_utilization0: 0.384576
warp_utilization1: 0.400393
warp_utilization2: 0.368758
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3492200 {8:436525,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21320776 {40:38912,72:40960,136:123641,}
traffic_breakdown_coretomem[INST_ACC_R] = 11760 {8:1470,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59352168 {136:436413,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1627496 {8:203437,}
traffic_breakdown_memtocore[INST_ACC_R] = 199920 {136:1470,}
maxmrqlatency = 1707 
maxdqlatency = 0 
maxmflatency = 3079 
averagemflatency = 611 
averagemflatency_1 = 491 
averagemflatency_2= 702 
averagemrqlatency_1 = 82 
averagemrqlatency_2 = 62 
max_icnt2mem_latency = 2809 
max_icnt2sh_latency = 403607 
mrq_lat_table:158422 	5948 	9535 	18713 	56075 	81876 	92645 	65345 	21186 	3479 	200 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	74773 	207776 	286153 	70579 	628 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	93262 	45670 	49275 	88790 	129997 	150753 	75459 	8276 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	106778 	310013 	19633 	48 	0 	0 	0 	0 	0 	1159 	3891 	7233 	14808 	30066 	67635 	78645 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	257 	541 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        53        34        51        58        57        46        60        60        49        41        47        58        51        52        45        44 
dram[1]:        47        52        49        51        44        53        60        60        40        46        45        49        46        40        43        64 
dram[2]:        57        48        47        53        50        57        60        56        52        53        55        42        51        46        42        87 
dram[3]:        56        49        48        43        47        41        60        54        48        54        56        55        41        50        52        68 
dram[4]:        46        45        78        55        42        43        65        56        53        51        43        50        50        47        61        49 
dram[5]:        48        56        42        67        37        52        60        56        40        42        50        40        46        48        60        67 
maximum service time to same row:
dram[0]:      5035      5085      4393      5491      2981      2737      2590      2092      6596      6228      2705      2523      2248      3949      7385      5985 
dram[1]:      4935      4736      4675      4003      2937      3059      1975      2390      7622      6047      2844      2452      3828      3469      7341      6043 
dram[2]:      4995      4691      3680      4199      2807      2876      2481      2385      5892      4198      2608      2755      2588      4182      6004      6229 
dram[3]:      4860      4835      4928      4745      3019      2890      2394      2299      5693      6285      2697      2985      2729      4713      6197      6159 
dram[4]:      5253      4529      4816      5034      2791      2719      2181      2006      4778      6067      2509      2510      2790      2426      6609      5915 
dram[5]:      5000      4418      5354      4875      2863      3050      2290      2174      5952      6176      2828      2958      4185      3140      6305      5897 
average row accesses per activate:
dram[0]:  1.920173  1.905857  1.900283  1.925180  1.947769  1.964508  1.962963  1.962072  1.894812  1.890067  1.903688  1.942805  1.935042  1.925287  1.898748  1.915376 
dram[1]:  1.889126  1.896220  1.865614  1.867315  1.920827  1.914316  1.950577  1.962209  1.858188  1.861888  1.873721  1.908637  1.889706  1.905782  1.856540  1.883671 
dram[2]:  1.892017  1.926838  1.909220  1.929086  1.945409  1.935925  1.947996  1.945683  1.892454  1.885897  1.937410  1.936520  1.912331  1.929780  1.907268  1.898816 
dram[3]:  1.912545  1.905647  1.891787  1.864770  1.913959  1.928597  1.936718  1.943104  1.865526  1.876448  1.903020  1.922660  1.876674  1.889905  1.857193  1.845614 
dram[4]:  1.914091  1.908306  1.878075  1.890614  1.932423  1.909188  1.987899  1.938445  1.883729  1.892882  1.918139  1.930350  1.924481  1.919742  1.907194  1.892679 
dram[5]:  1.883333  1.903306  1.848379  1.894200  1.901235  1.889869  1.920894  1.935507  1.874473  1.847323  1.896907  1.916816  1.887837  1.879098  1.868719  1.863332 
average row locality = 513424/269377 = 1.905968
average row locality_1 = 131274/44417 = 2.955490
average row locality_2 = 382150/224960 = 1.698746
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3527      3522      3519      3507      3506      3514      3552      3552      3526      3524      3538      3535      3561      3558      3524      3522 
dram[1]:      3526      3519      3517      3509      3507      3505      3554      3552      3526      3518      3533      3538      3560      3560      3525      3519 
dram[2]:      3529      3520      3513      3512      3514      3514      3551      3551      3534      3521      3540      3539      3558      3559      3527      3520 
dram[3]:      3526      3523      3517      3511      3509      3513      3550      3551      3527      3522      3543      3535      3557      3553      3526      3515 
dram[4]:      3534      3523      3518      3513      3516      3517      3562      3550      3528      3530      3543      3540      3568      3551      3529      3519 
dram[5]:      3529      3523      3518      3515      3515      3506      3562      3551      3527      3527      3538      3544      3563      3553      3525      3521 
total reads: 338993
bank skew: 3568/3505 = 1.02
chip skew: 56541/56468 = 1.00
number of total write accesses:
dram[0]:      1813      1782      1855      1845      1864      1857      1854      1828      1806      1823      1780      1798      1801      1802      1783      1798 
dram[1]:      1790      1798      1800      1867      1879      1857      1853      1848      1807      1807      1780      1810      1837      1780      1758      1776 
dram[2]:      1780      1800      1850      1847      1867      1864      1843      1858      1833      1802      1815      1769      1808      1800      1800      1772 
dram[3]:      1810      1812      1850      1798      1854      1891      1867      1845      1814      1825      1815      1785      1769      1820      1780      1745 
dram[4]:      1791      1784      1827      1845      1860      1871      1859      1835      1786      1842      1776      1809      1809      1807      1774      1807 
dram[5]:      1782      1831      1785      1874      1875      1848      1853      1851      1805      1821      1798      1802      1823      1778      1756      1769 
total reads: 174457
bank skew: 1891/1745 = 1.08
chip skew: 29108/29047 = 1.00
average mf latency per bank:
dram[0]:        783       749       756       762       751       749       775       775       770       750       769       759       780       767       774       769
dram[1]:        761       745       748       765       731       751       741       767       741       751       743       759       751       755       765       766
dram[2]:        752       753       760       730       752       729       793       753       750       750       753       749       770       752       770       749
dram[3]:        751       748       763       754       750       737       759       755       748       745       748       752       756       756       758       768
dram[4]:        805       772       793       781       772       757       793       789       805       777       797       769       804       780       804       787
dram[5]:        765       751       747       757       728       753       761       767       763       765       771       750       751       746       765       781
maximum mf latency per bank:
dram[0]:       2240      2428      2177      2478      2124      2416      2197      2253      2668      2377      2468      2635      2363      2371      2113      2497
dram[1]:       2483      2678      2181      2175      2213      2115      1965      2101      2151      2396      2350      2236      1975      2594      2439      2491
dram[2]:       2302      2597      2294      2249      2222      2073      2579      2339      2546      2836      2880      2372      2494      2691      2537      2613
dram[3]:       2650      2307      2683      2368      2162      2247      2204      2447      2121      2010      2521      2156      2474      2086      2681      2325
dram[4]:       2828      2298      2585      2347      2378      2469      2531      2670      3079      2702      2393      2637      2664      2688      2391      2285
dram[5]:       2394      2437      2212      2789      1968      2118      1941      2048      2308      2330      2318      2101      2185      2061      2268      2602
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532764 n_nop=278151 n_act=44466 n_pre=44451 n_req=80631 n_req_1=24636 n_req_2=55995 n_req_3=0 n_rd=112968 n_write=52728 bw_util=0.5849 bw_util_1=0.1645 bw_util_2=0.4204 bw_util_3=0 blp=7.611056 blp_1= 2.100304 blp_2= 5.654699 blp_3= -nan
 n_activity=528276 dram_eff=0.5899 dram_eff_1=0.1659 dram_eff_2=0.4239 dram_eff_3=0
bk0: 7054a 298191i bk1: 7044a 298143i bk2: 7038a 285397i bk3: 7014a 282588i bk4: 7012a 280839i bk5: 7026a 276647i bk6: 7104a 270321i bk7: 7104a 265154i bk8: 7052a 296550i bk9: 7048a 288552i bk10: 7074a 290636i bk11: 7070a 286344i bk12: 7122a 280944i bk13: 7116a 275383i bk14: 7048a 272404i bk15: 7042a 267677i 
bw_dist = 0.165	0.420	0.000	0.407	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4012
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532764 n_nop=276943 n_act=45154 n_pre=45140 n_req=80534 n_req_1=24539 n_req_2=55995 n_req_3=0 n_rd=112924 n_write=52603 bw_util=0.584 bw_util_1=0.1637 bw_util_2=0.4203 bw_util_3=0 blp=7.666807 blp_1= 2.127441 blp_2= 5.659643 blp_3= -nan
 n_activity=527945 dram_eff=0.5893 dram_eff_1=0.1651 dram_eff_2=0.4242 dram_eff_3=0
bk0: 7052a 298963i bk1: 7038a 293188i bk2: 7034a 285546i bk3: 7018a 281471i bk4: 7014a 278035i bk5: 7010a 273487i bk6: 7106a 270456i bk7: 7102a 260685i bk8: 7050a 295672i bk9: 7036a 288965i bk10: 7064a 290297i bk11: 7076a 284071i bk12: 7120a 276722i bk13: 7120a 275614i bk14: 7046a 270368i bk15: 7038a 265674i 
bw_dist = 0.164	0.420	0.000	0.407	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3908
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532764 n_nop=277842 n_act=44570 n_pre=44556 n_req=80647 n_req_1=24616 n_req_2=56031 n_req_3=0 n_rd=113000 n_write=52796 bw_util=0.5851 bw_util_1=0.1645 bw_util_2=0.4207 bw_util_3=0 blp=7.623538 blp_1= 2.105572 blp_2= 5.652545 blp_3= -nan
 n_activity=527967 dram_eff=0.5905 dram_eff_1=0.166 dram_eff_2=0.4245 dram_eff_3=0
bk0: 7056a 300990i bk1: 7040a 292665i bk2: 7026a 288060i bk3: 7024a 282194i bk4: 7028a 281928i bk5: 7028a 273911i bk6: 7102a 269987i bk7: 7102a 265895i bk8: 7068a 294594i bk9: 7040a 290994i bk10: 7080a 288838i bk11: 7078a 287951i bk12: 7116a 281672i bk13: 7118a 275581i bk14: 7054a 272366i bk15: 7040a 263156i 
bw_dist = 0.164	0.421	0.000	0.406	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3071
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532764 n_nop=276917 n_act=45129 n_pre=45114 n_req=80561 n_req_1=24539 n_req_2=56022 n_req_3=0 n_rd=112944 n_write=52660 bw_util=0.5842 bw_util_1=0.1636 bw_util_2=0.4205 bw_util_3=0 blp=7.666788 blp_1= 2.141347 blp_2= 5.653982 blp_3= -nan
 n_activity=528007 dram_eff=0.5894 dram_eff_1=0.1651 dram_eff_2=0.4243 dram_eff_3=0
bk0: 7052a 299525i bk1: 7042a 293296i bk2: 7034a 284779i bk3: 7022a 278229i bk4: 7016a 281740i bk5: 7022a 271220i bk6: 7100a 267346i bk7: 7102a 259753i bk8: 7054a 292935i bk9: 7044a 289118i bk10: 7084a 288660i bk11: 7070a 287593i bk12: 7114a 281994i bk13: 7106a 275037i bk14: 7052a 272691i bk15: 7030a 263583i 
bw_dist = 0.164	0.421	0.000	0.407	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3513
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532764 n_nop=277441 n_act=44731 n_pre=44715 n_req=80623 n_req_1=24538 n_req_2=56085 n_req_3=0 n_rd=113072 n_write=52805 bw_util=0.5852 bw_util_1=0.1641 bw_util_2=0.421 bw_util_3=0 blp=7.664952 blp_1= 2.116953 blp_2= 5.688595 blp_3= -nan
 n_activity=528290 dram_eff=0.5901 dram_eff_1=0.1655 dram_eff_2=0.4246 dram_eff_3=0
bk0: 7068a 301956i bk1: 7046a 296102i bk2: 7036a 285792i bk3: 7026a 279878i bk4: 7032a 278090i bk5: 7028a 274683i bk6: 7124a 269923i bk7: 7100a 259293i bk8: 7056a 292413i bk9: 7060a 288887i bk10: 7086a 290298i bk11: 7080a 284480i bk12: 7136a 276733i bk13: 7102a 275304i bk14: 7054a 267839i bk15: 7038a 265400i 
bw_dist = 0.164	0.421	0.000	0.406	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3795
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532764 n_nop=276416 n_act=45318 n_pre=45305 n_req=80569 n_req_1=24490 n_req_2=56079 n_req_3=0 n_rd=113026 n_write=52699 bw_util=0.5846 bw_util_1=0.1636 bw_util_2=0.421 bw_util_3=0 blp=7.694368 blp_1= 2.116787 blp_2= 5.679122 blp_3= -nan
 n_activity=528288 dram_eff=0.5896 dram_eff_1=0.165 dram_eff_2=0.4246 dram_eff_3=0
bk0: 7058a 299996i bk1: 7046a 292709i bk2: 7034a 284071i bk3: 7028a 279127i bk4: 7030a 276015i bk5: 7012a 272621i bk6: 7124a 264325i bk7: 7102a 259466i bk8: 7052a 292654i bk9: 7054a 291039i bk10: 7076a 292225i bk11: 7086a 280920i bk12: 7126a 278130i bk13: 7106a 273810i bk14: 7050a 271984i bk15: 7042a 262770i 
bw_dist = 0.164	0.421	0.000	0.407	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.339

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52593, Miss = 28259, Miss_rate = 0.537, Pending_hits = 5343, Reservation_fails = 12186
L2_cache_bank[1]: Access = 52813, Miss = 28234, Miss_rate = 0.535, Pending_hits = 5400, Reservation_fails = 15279
L2_cache_bank[2]: Access = 53962, Miss = 28254, Miss_rate = 0.524, Pending_hits = 5510, Reservation_fails = 8608
L2_cache_bank[3]: Access = 54186, Miss = 28229, Miss_rate = 0.521, Pending_hits = 5614, Reservation_fails = 11954
L2_cache_bank[4]: Access = 52907, Miss = 28269, Miss_rate = 0.534, Pending_hits = 5371, Reservation_fails = 11089
L2_cache_bank[5]: Access = 52475, Miss = 28239, Miss_rate = 0.538, Pending_hits = 5254, Reservation_fails = 11906
L2_cache_bank[6]: Access = 54319, Miss = 28264, Miss_rate = 0.520, Pending_hits = 5553, Reservation_fails = 10283
L2_cache_bank[7]: Access = 53860, Miss = 28233, Miss_rate = 0.524, Pending_hits = 5690, Reservation_fails = 9478
L2_cache_bank[8]: Access = 53241, Miss = 28299, Miss_rate = 0.532, Pending_hits = 5162, Reservation_fails = 18478
L2_cache_bank[9]: Access = 52480, Miss = 28250, Miss_rate = 0.538, Pending_hits = 5347, Reservation_fails = 14882
L2_cache_bank[10]: Access = 54693, Miss = 28287, Miss_rate = 0.517, Pending_hits = 5442, Reservation_fails = 11418
L2_cache_bank[11]: Access = 53965, Miss = 28249, Miss_rate = 0.523, Pending_hits = 5508, Reservation_fails = 11484
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52593, Miss = 28259 (0.537), PendingHit = 5343 (0.102)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52813, Miss = 28234 (0.535), PendingHit = 5400 (0.102)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53962, Miss = 28254 (0.524), PendingHit = 5510 (0.102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54186, Miss = 28229 (0.521), PendingHit = 5614 (0.104)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52907, Miss = 28269 (0.534), PendingHit = 5371 (0.102)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52475, Miss = 28239 (0.538), PendingHit = 5254 (0.1)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54319, Miss = 28264 (0.52), PendingHit = 5553 (0.102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53860, Miss = 28233 (0.524), PendingHit = 5690 (0.106)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53241, Miss = 28299 (0.532), PendingHit = 5162 (0.097)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52480, Miss = 28250 (0.538), PendingHit = 5347 (0.102)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54693, Miss = 28287 (0.517), PendingHit = 5442 (0.0995)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53965, Miss = 28249 (0.523), PendingHit = 5508 (0.102)
L2 Cache Total Miss Rate = 0.529
Stream 1: L2 Cache Miss Rate = 0.241
Stream 2: L2 Cache Miss Rate = 0.748
Stream 1: Accesses  = 277687
Stream 1: Misses  = 66978
Stream 2: Accesses  = 363807
Stream 2: Misses  = 272088
Stream 1+2: Accesses  = 641494
Stream 1+2: Misses  = 339066
Total Accesses  = 641494
MPKI-CORES
CORE_L2MPKI_0	0.266
CORE_L2MPKI_1	0.270
CORE_L2MPKI_2	0.260
CORE_L2MPKI_3	0.269
CORE_L2MPKI_4	0.258
CORE_L2MPKI_5	0.291
CORE_L2MPKI_6	0.223
CORE_L2MPKI_7	0.224
CORE_L2MPKI_8	0.233
CORE_L2MPKI_9	0.298
CORE_L2MPKI_10	0.229
CORE_L2MPKI_11	0.300
CORE_L2MPKI_12	0.224
CORE_L2MPKI_13	0.265
CORE_L2MPKI_14	0.278
CORE_L2MPKI_15	0.282
CORE_L2MPKI_16	0.250
CORE_L2MPKI_17	0.266
CORE_L2MPKI_18	0.248
CORE_L2MPKI_19	0.261
CORE_L2MPKI_20	0.266
CORE_L2MPKI_21	0.279
CORE_L2MPKI_22	0.279
CORE_L2MPKI_23	0.253
CORE_L2MPKI_24	0.259
CORE_L2MPKI_25	0.256
CORE_L2MPKI_26	0.254
CORE_L2MPKI_27	0.285
CORE_L2MPKI_28	0.250
CORE_L2MPKI_29	0.274
CORE_L2MPKI_30	0.539
CORE_L2MPKI_31	0.533
CORE_L2MPKI_32	0.567
CORE_L2MPKI_33	0.587
CORE_L2MPKI_34	0.523
CORE_L2MPKI_35	0.567
CORE_L2MPKI_36	0.534
CORE_L2MPKI_37	0.592
CORE_L2MPKI_38	0.537
CORE_L2MPKI_39	0.549
CORE_L2MPKI_40	0.827
CORE_L2MPKI_41	0.825
CORE_L2MPKI_42	0.801
CORE_L2MPKI_43	0.829
CORE_L2MPKI_44	0.807
CORE_L2MPKI_45	0.821
CORE_L2MPKI_46	0.793
CORE_L2MPKI_47	0.842
CORE_L2MPKI_48	0.805
CORE_L2MPKI_49	0.818
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.598
CORE_L2MPKI_53	1.597
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.595
CORE_L2MPKI_56	1.597
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 0.262
Avg_MPKI_Stream2= 0.989
MISSES-CORES
CORE_MISSES_0	2310
CORE_MISSES_1	2328
CORE_MISSES_2	2211
CORE_MISSES_3	2297
CORE_MISSES_4	2215
CORE_MISSES_5	2485
CORE_MISSES_6	1893
CORE_MISSES_7	1832
CORE_MISSES_8	1922
CORE_MISSES_9	2564
CORE_MISSES_10	1891
CORE_MISSES_11	2602
CORE_MISSES_12	1907
CORE_MISSES_13	2237
CORE_MISSES_14	2415
CORE_MISSES_15	2354
CORE_MISSES_16	2177
CORE_MISSES_17	2287
CORE_MISSES_18	2073
CORE_MISSES_19	2241
CORE_MISSES_20	2263
CORE_MISSES_21	2391
CORE_MISSES_22	2439
CORE_MISSES_23	2153
CORE_MISSES_24	2210
CORE_MISSES_25	2168
CORE_MISSES_26	2246
CORE_MISSES_27	2369
CORE_MISSES_28	2145
CORE_MISSES_29	2353
CORE_MISSES_30	4357
CORE_MISSES_31	4374
CORE_MISSES_32	4500
CORE_MISSES_33	4816
CORE_MISSES_34	4082
CORE_MISSES_35	4521
CORE_MISSES_36	4347
CORE_MISSES_37	4770
CORE_MISSES_38	4305
CORE_MISSES_39	4489
CORE_MISSES_40	6774
CORE_MISSES_41	6825
CORE_MISSES_42	6517
CORE_MISSES_43	6662
CORE_MISSES_44	6477
CORE_MISSES_45	6566
CORE_MISSES_46	6479
CORE_MISSES_47	6754
CORE_MISSES_48	6615
CORE_MISSES_49	6722
CORE_MISSES_50	15964
CORE_MISSES_51	16460
CORE_MISSES_52	15809
CORE_MISSES_53	16515
CORE_MISSES_54	16005
CORE_MISSES_55	16181
CORE_MISSES_56	15899
CORE_MISSES_57	16099
CORE_MISSES_58	16079
CORE_MISSES_59	16125
L2_MISSES = 339066
L2_total_cache_accesses = 641494
L2_total_cache_misses = 339066
L2_total_cache_miss_rate = 0.5286
L2_total_cache_pending_hits = 65194
L2_total_cache_reservation_fails = 147045
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 177077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 210103
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 84273
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15698
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128894
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 51719
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1218
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 184
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 68
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10953
L2_cache_data_port_util = 0.187
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2393032
icnt_total_pkts_simt_to_mem=1256964
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =    1030.3427
gpu_ipc_2 =     310.4562
gpu_tot_sim_cycle_stream_1 = 557557
gpu_tot_sim_cycle_stream_2 = 558371
gpu_sim_insn_1 = 574474732
gpu_sim_insn_2 = 173349728
gpu_sim_cycle = 558372
gpu_sim_insn = 747824460
gpu_ipc =    1339.2943
gpu_tot_sim_cycle = 558372
gpu_tot_sim_insn = 747824460
gpu_tot_ipc =    1339.2943
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2058303
gpu_stall_icnt2sh    = 2084689
gpu_total_sim_rate=391121

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13766921
	L1I_total_cache_misses = 33150
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 13171, Miss = 13160, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 255710
	L1D_cache_core[1]: Access = 13290, Miss = 13246, Miss_rate = 0.997, Pending_hits = 34, Reservation_fails = 259313
	L1D_cache_core[2]: Access = 13027, Miss = 13021, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 255778
	L1D_cache_core[3]: Access = 12637, Miss = 12590, Miss_rate = 0.996, Pending_hits = 36, Reservation_fails = 261392
	L1D_cache_core[4]: Access = 13356, Miss = 13346, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 259989
	L1D_cache_core[5]: Access = 13052, Miss = 13026, Miss_rate = 0.998, Pending_hits = 20, Reservation_fails = 260049
	L1D_cache_core[6]: Access = 13302, Miss = 13297, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 264459
	L1D_cache_core[7]: Access = 13691, Miss = 13681, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 264476
	L1D_cache_core[8]: Access = 13164, Miss = 13144, Miss_rate = 0.998, Pending_hits = 17, Reservation_fails = 266332
	L1D_cache_core[9]: Access = 13181, Miss = 13177, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 256688
	L1D_cache_core[10]: Access = 12876, Miss = 12860, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 260479
	L1D_cache_core[11]: Access = 12718, Miss = 12699, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 256519
	L1D_cache_core[12]: Access = 13028, Miss = 13020, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 261039
	L1D_cache_core[13]: Access = 13338, Miss = 13326, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 262681
	L1D_cache_core[14]: Access = 13643, Miss = 13623, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 254071
	L1D_cache_core[15]: Access = 13217, Miss = 13165, Miss_rate = 0.996, Pending_hits = 36, Reservation_fails = 262795
	L1D_cache_core[16]: Access = 13731, Miss = 13722, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 252031
	L1D_cache_core[17]: Access = 13442, Miss = 13433, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 250457
	L1D_cache_core[18]: Access = 12577, Miss = 12567, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 264088
	L1D_cache_core[19]: Access = 13615, Miss = 13586, Miss_rate = 0.998, Pending_hits = 21, Reservation_fails = 260071
	L1D_cache_core[20]: Access = 13209, Miss = 13193, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 258397
	L1D_cache_core[21]: Access = 13384, Miss = 13353, Miss_rate = 0.998, Pending_hits = 27, Reservation_fails = 262508
	L1D_cache_core[22]: Access = 13059, Miss = 13041, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 251551
	L1D_cache_core[23]: Access = 12791, Miss = 12780, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 257772
	L1D_cache_core[24]: Access = 12746, Miss = 12741, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 256414
	L1D_cache_core[25]: Access = 13033, Miss = 13025, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 258898
	L1D_cache_core[26]: Access = 14035, Miss = 14014, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 253915
	L1D_cache_core[27]: Access = 12987, Miss = 12979, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 268191
	L1D_cache_core[28]: Access = 13104, Miss = 13080, Miss_rate = 0.998, Pending_hits = 13, Reservation_fails = 255389
	L1D_cache_core[29]: Access = 13124, Miss = 13112, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 254163
	L1D_cache_core[30]: Access = 13981, Miss = 13961, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 273776
	L1D_cache_core[31]: Access = 13563, Miss = 13474, Miss_rate = 0.993, Pending_hits = 76, Reservation_fails = 272520
	L1D_cache_core[32]: Access = 14118, Miss = 14089, Miss_rate = 0.998, Pending_hits = 25, Reservation_fails = 283584
	L1D_cache_core[33]: Access = 13899, Miss = 13891, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 271897
	L1D_cache_core[34]: Access = 13380, Miss = 13320, Miss_rate = 0.996, Pending_hits = 48, Reservation_fails = 293270
	L1D_cache_core[35]: Access = 13723, Miss = 13685, Miss_rate = 0.997, Pending_hits = 32, Reservation_fails = 286098
	L1D_cache_core[36]: Access = 13782, Miss = 13757, Miss_rate = 0.998, Pending_hits = 15, Reservation_fails = 279836
	L1D_cache_core[37]: Access = 13439, Miss = 13427, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 281045
	L1D_cache_core[38]: Access = 14036, Miss = 13999, Miss_rate = 0.997, Pending_hits = 29, Reservation_fails = 275252
	L1D_cache_core[39]: Access = 13544, Miss = 13531, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 269174
	L1D_cache_core[40]: Access = 14914, Miss = 14889, Miss_rate = 0.998, Pending_hits = 23, Reservation_fails = 288134
	L1D_cache_core[41]: Access = 14442, Miss = 14442, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294733
	L1D_cache_core[42]: Access = 14561, Miss = 14542, Miss_rate = 0.999, Pending_hits = 17, Reservation_fails = 303612
	L1D_cache_core[43]: Access = 14579, Miss = 14556, Miss_rate = 0.998, Pending_hits = 21, Reservation_fails = 295871
	L1D_cache_core[44]: Access = 14733, Miss = 14686, Miss_rate = 0.997, Pending_hits = 38, Reservation_fails = 298431
	L1D_cache_core[45]: Access = 14713, Miss = 14707, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 306231
	L1D_cache_core[46]: Access = 14448, Miss = 14424, Miss_rate = 0.998, Pending_hits = 18, Reservation_fails = 294917
	L1D_cache_core[47]: Access = 15010, Miss = 14980, Miss_rate = 0.998, Pending_hits = 27, Reservation_fails = 295116
	L1D_cache_core[48]: Access = 14761, Miss = 14738, Miss_rate = 0.998, Pending_hits = 18, Reservation_fails = 280612
	L1D_cache_core[49]: Access = 14574, Miss = 14559, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 300617
	L1D_cache_core[50]: Access = 22680, Miss = 22680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 318267
	L1D_cache_core[51]: Access = 23951, Miss = 23951, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 306922
	L1D_cache_core[52]: Access = 22700, Miss = 22700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309610
	L1D_cache_core[53]: Access = 23971, Miss = 23971, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 311079
	L1D_cache_core[54]: Access = 23320, Miss = 23320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 310745
	L1D_cache_core[55]: Access = 23340, Miss = 23340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 305597
	L1D_cache_core[56]: Access = 23299, Miss = 23299, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 329702
	L1D_cache_core[57]: Access = 23340, Miss = 23340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 323413
	L1D_cache_core[58]: Access = 23340, Miss = 23340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 320601
	L1D_cache_core[59]: Access = 23320, Miss = 23320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 305500
	L1D_total_cache_accesses = 912989
	L1D_total_cache_misses = 911925
	L1D_total_cache_miss_rate = 0.9988
	L1D_total_cache_pending_hits = 781
	L1D_total_cache_reservation_fails = 16651777
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 1503282
	L1C_total_cache_misses = 1200
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 625669
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14834547
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1502082
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 286256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1817230
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13733771
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 33150
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
16604, 21048, 21048, 21048, 21048, 20874, 20874, 17254, 16269, 20627, 20627, 20627, 20627, 20517, 20517, 16905, 16282, 20084, 20084, 20084, 20084, 19626, 19626, 16166, 
gpgpu_n_tot_thrd_icount = 863935360
gpgpu_n_tot_w_icount = 26997980
gpgpu_n_stall_shd_mem = 17034325
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 625669
gpgpu_n_mem_write_global = 286256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10820256
gpgpu_n_store_insn = 5572096
gpgpu_n_shmem_insn = 26994480
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 46473504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17034325
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26604831	W0_Idle:2342690	W0_Scoreboard:11011114	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:34596	W10:0	W11:0	W12:0	W13:35628	W14:1423692	W15:0	W16:61464	W17:0	W18:105504	W19:0	W20:39816	W21:0	W22:0	W23:0	W24:2881026	W25:0	W26:108600	W27:0	W28:4827012	W29:0	W30:355008	W31:0	W32:17125653
Warp Occupancy Distribution:
Stall:14019756	W0_Idle:1229055	W0_Scoreboard:4405735	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:23120	W10:0	W11:0	W12:0	W13:25588	W14:930904	W15:0	W16:45144	W17:0	W18:70848	W19:0	W20:26901	W21:0	W22:0	W23:0	W24:1989982	W25:0	W26:78340	W27:0	W28:3172526	W29:0	W30:232128	W31:0	W32:7231099
Warp Occupancy Distribution:
Stall:12585075	W0_Idle:1113635	W0_Scoreboard:6605379	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:11476	W10:0	W11:0	W12:0	W13:10040	W14:492788	W15:0	W16:16320	W17:0	W18:34656	W19:0	W20:12915	W21:0	W22:0	W23:0	W24:891044	W25:0	W26:30260	W27:0	W28:1654486	W29:0	W30:122880	W31:0	W32:9894554
warp_utilization0: 0.403216
warp_utilization1: 0.412966
warp_utilization2: 0.393464
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5005352 {8:625669,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29395328 {40:58368,72:61440,136:166448,}
traffic_breakdown_coretomem[INST_ACC_R] = 15360 {8:1920,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 85088536 {136:625651,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2289968 {8:286246,}
traffic_breakdown_memtocore[INST_ACC_R] = 261120 {136:1920,}
maxmrqlatency = 1707 
maxdqlatency = 0 
maxmflatency = 3079 
averagemflatency = 571 
averagemflatency_1 = 471 
averagemflatency_2= 647 
averagemrqlatency_1 = 80 
averagemrqlatency_2 = 61 
max_icnt2mem_latency = 2809 
max_icnt2sh_latency = 558351 
mrq_lat_table:220524 	8552 	13314 	26074 	77620 	112130 	124766 	88036 	27992 	4782 	308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	119939 	328835 	386433 	76107 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	150067 	74419 	79172 	135660 	188606 	193765 	83636 	8503 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	134679 	460005 	30962 	65 	0 	0 	0 	0 	0 	1159 	3891 	7233 	14808 	30066 	67635 	141209 	20245 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	480 	626 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        53        46        51        58        57        62        60        60        49        41        69        58        51        52        57        45 
dram[1]:        47        52        56        51        50        58        62        60        40        63        69        80        47        50        43        64 
dram[2]:        57        48        55        53        50        57        60        61        52        53        55        70        51        46        42        87 
dram[3]:        56        49        50        59        52        51        60        62        48        54        80        73        41        50        52        68 
dram[4]:        53        60        78        55        44        48        65        56        53        51        54        58        50        47        61        49 
dram[5]:        48        56        51        67        47        63        61        56        59        50        72        83        46        48        60        67 
maximum service time to same row:
dram[0]:      5035      5085      4393      5491      3196      3163      2590      2092      6596      6228      2705      2523      2248      3949      7385      5985 
dram[1]:      4935      4736      4675      4003      2937      3059      1975      2390      7622      6047      2844      2452      3828      3469      7341      6043 
dram[2]:      4995      4691      3680      4199      2807      2876      2481      2385      5892      4198      2608      2755      2588      4182      6004      6229 
dram[3]:      4860      4835      4928      4745      3019      2890      2559      2299      5693      6285      2697      2985      2729      4713      6197      6159 
dram[4]:      5253      4529      4816      5034      2791      2719      2181      2006      4778      6067      2509      2510      2790      2426      6609      5915 
dram[5]:      5000      4418      5354      4875      2863      3050      2290      2174      5952      6176      2828      2958      4185      3140      6305      5897 
average row accesses per activate:
dram[0]:  1.962735  1.944578  1.952080  1.984657  1.985538  2.009780  1.994054  2.012627  1.937948  1.934370  1.928837  1.966280  1.972170  1.986953  1.943838  1.957396 
dram[1]:  1.922671  1.934478  1.915511  1.932517  1.955275  1.956166  1.979630  1.988413  1.886164  1.908214  1.905260  1.923279  1.920481  1.956825  1.883056  1.925720 
dram[2]:  1.932873  1.964056  1.962746  1.984694  1.995152  1.987420  1.980842  1.991890  1.924207  1.938543  1.954023  1.953545  1.956405  1.962883  1.946191  1.932432 
dram[3]:  1.929834  1.944873  1.941207  1.923542  1.947590  1.972244  1.959904  1.984127  1.898547  1.908264  1.920073  1.954168  1.921879  1.931716  1.894696  1.893239 
dram[4]:  1.952394  1.944504  1.939219  1.940897  1.969198  1.958521  2.009526  1.970952  1.921254  1.928309  1.934130  1.966380  1.966380  1.956324  1.944459  1.935467 
dram[5]:  1.920782  1.930147  1.905444  1.940068  1.940501  1.925241  1.970895  1.953846  1.905876  1.886457  1.923320  1.931098  1.929607  1.917545  1.914624  1.897469 
average row locality = 704098/362121 = 1.944372
average row locality_1 = 191432/63364 = 3.021148
average row locality_2 = 512666/298757 = 1.715997
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4785      4785      4785      4773      4779      4784      4804      4806      4804      4806      4801      4802      4810      4807      4802      4804 
dram[1]:      4784      4777      4781      4773      4778      4776      4805      4805      4804      4800      4796      4803      4809      4808      4800      4801 
dram[2]:      4785      4782      4779      4776      4785      4784      4803      4806      4808      4803      4804      4802      4807      4808      4803      4801 
dram[3]:      4782      4780      4781      4775      4776      4781      4803      4804      4801      4804      4803      4797      4807      4803      4801      4801 
dram[4]:      4787      4782      4784      4775      4782      4787      4807      4806      4805      4810      4803      4803      4811      4805      4801      4801 
dram[5]:      4783      4779      4781      4779      4779      4778      4806      4806      4803      4803      4797      4807      4806      4805      4801      4800 
total reads: 460334
bank skew: 4811/4773 = 1.01
chip skew: 76749/76699 = 1.00
number of total write accesses:
dram[0]:      2536      2513      2629      2600      2635      2614      2574      2526      2504      2533      2463      2487      2489      2503      2501      2501 
dram[1]:      2501      2545      2542      2644      2654      2632      2581      2575      2503      2518      2484      2517      2533      2489      2446      2484 
dram[2]:      2500      2540      2597      2615      2623      2641      2538      2562      2529      2515      2506      2473      2508      2490      2503      2492 
dram[3]:      2534      2523      2615      2546      2619      2680      2578      2571      2516      2539      2524      2494      2475      2524      2486      2452 
dram[4]:      2513      2506      2618      2581      2634      2626      2576      2522      2490      2533      2480      2508      2500      2496      2481      2517 
dram[5]:      2491      2571      2534      2634      2657      2613      2575      2560      2527      2524      2502      2509      2513      2474      2465      2473 
total reads: 243767
bank skew: 2680/2446 = 1.10
chip skew: 40676/40581 = 1.00
average mf latency per bank:
dram[0]:        763       711       742       723       734       704       767       740       750       711       745       718       755       731       756       731
dram[1]:        725       744       714       759       699       741       725       765       715       744       718       754       730       751       735       768
dram[2]:        707       731       718       714       702       707       752       748       712       731       715       730       736       733       727       736
dram[3]:        749       719       762       724       750       707       769       735       754       723       750       723       762       726       763       735
dram[4]:        773       720       767       727       749       702       783       744       776       731       768       718       779       737       780       738
dram[5]:        740       752       721       754       707       747       746       777       741       767       744       749       731       755       744       780
maximum mf latency per bank:
dram[0]:       2240      2428      2177      2478      2124      2416      2197      2253      2668      2377      2468      2635      2363      2371      2113      2497
dram[1]:       2483      2678      2181      2232      2213      2115      2160      2101      2151      2396      2350      2236      2165      2594      2439      2491
dram[2]:       2302      2597      2294      2249      2222      2073      2579      2339      2546      2836      2880      2372      2494      2691      2537      2613
dram[3]:       2650      2307      2683      2368      2162      2247      2204      2447      2121      2010      2521      2156      2474      2086      2681      2325
dram[4]:       2828      2298      2585      2347      2378      2469      2531      2670      3079      2702      2393      2637      2664      2688      2391      2285
dram[5]:       2394      2437      2212      2789      1968      2118      2072      2048      2308      2330      2318      2101      2185      2061      2477      2602
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737050 n_nop=391406 n_act=59662 n_pre=59646 n_req=109977 n_req_1=37063 n_req_2=72914 n_req_3=0 n_rd=153474 n_write=72862 bw_util=0.5742 bw_util_1=0.1785 bw_util_2=0.3957 bw_util_3=0 blp=7.363552 blp_1= 2.165536 blp_2= 5.311082 blp_3= -nan
 n_activity=729808 dram_eff=0.5799 dram_eff_1=0.1802 dram_eff_2=0.3996 dram_eff_3=0
bk0: 9570a 422317i bk1: 9570a 419154i bk2: 9570a 406183i bk3: 9546a 401247i bk4: 9558a 398359i bk5: 9568a 392549i bk6: 9608a 390158i bk7: 9612a 381937i bk8: 9608a 421826i bk9: 9612a 410271i bk10: 9602a 416088i bk11: 9604a 409169i bk12: 9620a 403999i bk13: 9614a 393950i bk14: 9604a 389062i bk15: 9608a 382124i 
bw_dist = 0.178	0.396	0.000	0.416	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0248
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737050 n_nop=389206 n_act=60784 n_pre=60768 n_req=109916 n_req_1=37031 n_req_2=72885 n_req_3=0 n_rd=153396 n_write=72896 bw_util=0.5737 bw_util_1=0.1782 bw_util_2=0.3955 bw_util_3=0 blp=7.424161 blp_1= 2.194914 blp_2= 5.327228 blp_3= -nan
 n_activity=730245 dram_eff=0.5791 dram_eff_1=0.1798 dram_eff_2=0.3992 dram_eff_3=0
bk0: 9568a 423124i bk1: 9552a 414437i bk2: 9562a 404535i bk3: 9546a 398954i bk4: 9556a 394874i bk5: 9552a 388181i bk6: 9610a 387537i bk7: 9608a 374225i bk8: 9608a 419368i bk9: 9600a 412257i bk10: 9592a 413036i bk11: 9606a 404412i bk12: 9618a 396473i bk13: 9616a 394008i bk14: 9600a 386762i bk15: 9602a 379198i 
bw_dist = 0.178	0.396	0.000	0.417	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0361
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737050 n_nop=390933 n_act=59871 n_pre=59855 n_req=109995 n_req_1=37077 n_req_2=72918 n_req_3=0 n_rd=153472 n_write=72919 bw_util=0.5743 bw_util_1=0.1786 bw_util_2=0.3957 bw_util_3=0 blp=7.383652 blp_1= 2.179794 blp_2= 5.332154 blp_3= -nan
 n_activity=729465 dram_eff=0.5803 dram_eff_1=0.1804 dram_eff_2=0.3998 dram_eff_3=0
bk0: 9570a 424491i bk1: 9564a 413931i bk2: 9558a 406227i bk3: 9552a 401218i bk4: 9570a 399783i bk5: 9568a 389051i bk6: 9606a 387947i bk7: 9612a 384193i bk8: 9616a 420086i bk9: 9606a 414102i bk10: 9608a 411539i bk11: 9604a 408597i bk12: 9614a 402968i bk13: 9616a 395907i bk14: 9606a 388766i bk15: 9602a 376323i 
bw_dist = 0.179	0.396	0.000	0.415	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9351
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737050 n_nop=389255 n_act=60733 n_pre=60717 n_req=109959 n_req_1=37072 n_req_2=72887 n_req_3=0 n_rd=153398 n_write=72947 bw_util=0.5739 bw_util_1=0.1784 bw_util_2=0.3956 bw_util_3=0 blp=7.418438 blp_1= 2.205404 blp_2= 5.324755 blp_3= -nan
 n_activity=729759 dram_eff=0.5797 dram_eff_1=0.1802 dram_eff_2=0.3995 dram_eff_3=0
bk0: 9564a 422151i bk1: 9560a 414605i bk2: 9562a 404826i bk3: 9550a 398213i bk4: 9552a 397374i bk5: 9562a 386386i bk6: 9606a 385922i bk7: 9608a 376556i bk8: 9602a 417132i bk9: 9608a 411758i bk10: 9606a 412354i bk11: 9594a 408465i bk12: 9614a 402292i bk13: 9606a 394778i bk14: 9602a 387242i bk15: 9602a 377108i 
bw_dist = 0.178	0.396	0.000	0.416	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0026
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737050 n_nop=390487 n_act=60100 n_pre=60085 n_req=109918 n_req_1=37000 n_req_2=72918 n_req_3=0 n_rd=153496 n_write=72882 bw_util=0.5741 bw_util_1=0.1783 bw_util_2=0.3957 bw_util_3=0 blp=7.417549 blp_1= 2.189859 blp_2= 5.344731 blp_3= -nan
 n_activity=729706 dram_eff=0.5798 dram_eff_1=0.1801 dram_eff_2=0.3997 dram_eff_3=0
bk0: 9574a 427366i bk1: 9564a 419000i bk2: 9568a 403007i bk3: 9550a 398810i bk4: 9564a 395101i bk5: 9574a 392671i bk6: 9614a 387080i bk7: 9612a 374560i bk8: 9610a 416944i bk9: 9620a 409759i bk10: 9604a 413105i bk11: 9606a 406779i bk12: 9622a 397373i bk13: 9610a 395827i bk14: 9602a 384387i bk15: 9602a 378896i 
bw_dist = 0.178	0.396	0.000	0.416	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9694
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737050 n_nop=388777 n_act=60971 n_pre=60955 n_req=109919 n_req_1=37026 n_req_2=72893 n_req_3=0 n_rd=153424 n_write=72923 bw_util=0.574 bw_util_1=0.1784 bw_util_2=0.3956 bw_util_3=0 blp=7.445660 blp_1= 2.194364 blp_2= 5.336318 blp_3= -nan
 n_activity=730286 dram_eff=0.5793 dram_eff_1=0.18 dram_eff_2=0.3993 dram_eff_3=0
bk0: 9566a 424660i bk1: 9558a 413972i bk2: 9562a 405125i bk3: 9558a 396722i bk4: 9558a 392489i bk5: 9556a 386821i bk6: 9612a 381778i bk7: 9612a 374713i bk8: 9606a 415788i bk9: 9606a 412615i bk10: 9594a 414137i bk11: 9612a 402447i bk12: 9612a 399790i bk13: 9610a 391129i bk14: 9602a 387874i bk15: 9600a 375732i 
bw_dist = 0.178	0.396	0.000	0.417	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0156

========= L2 cache stats =========
L2_cache_bank[0]: Access = 75450, Miss = 38370, Miss_rate = 0.509, Pending_hits = 8397, Reservation_fails = 13787
L2_cache_bank[1]: Access = 74488, Miss = 38367, Miss_rate = 0.515, Pending_hits = 8299, Reservation_fails = 16543
L2_cache_bank[2]: Access = 76631, Miss = 38359, Miss_rate = 0.501, Pending_hits = 8507, Reservation_fails = 9669
L2_cache_bank[3]: Access = 77380, Miss = 38346, Miss_rate = 0.496, Pending_hits = 8804, Reservation_fails = 13167
L2_cache_bank[4]: Access = 74905, Miss = 38374, Miss_rate = 0.512, Pending_hits = 8241, Reservation_fails = 11987
L2_cache_bank[5]: Access = 75287, Miss = 38362, Miss_rate = 0.510, Pending_hits = 8328, Reservation_fails = 13041
L2_cache_bank[6]: Access = 77870, Miss = 38355, Miss_rate = 0.493, Pending_hits = 8730, Reservation_fails = 12589
L2_cache_bank[7]: Access = 76490, Miss = 38349, Miss_rate = 0.501, Pending_hits = 8833, Reservation_fails = 10692
L2_cache_bank[8]: Access = 76410, Miss = 38380, Miss_rate = 0.502, Pending_hits = 8157, Reservation_fails = 19595
L2_cache_bank[9]: Access = 74126, Miss = 38369, Miss_rate = 0.518, Pending_hits = 8242, Reservation_fails = 16120
L2_cache_bank[10]: Access = 77660, Miss = 38358, Miss_rate = 0.494, Pending_hits = 8540, Reservation_fails = 12854
L2_cache_bank[11]: Access = 77198, Miss = 38359, Miss_rate = 0.497, Pending_hits = 8757, Reservation_fails = 13587
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 75450, Miss = 38370 (0.509), PendingHit = 8397 (0.111)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 74488, Miss = 38367 (0.515), PendingHit = 8299 (0.111)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 76631, Miss = 38359 (0.501), PendingHit = 8507 (0.111)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 77380, Miss = 38346 (0.496), PendingHit = 8804 (0.114)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 74905, Miss = 38374 (0.512), PendingHit = 8241 (0.11)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 75287, Miss = 38362 (0.51), PendingHit = 8328 (0.111)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 77870, Miss = 38355 (0.493), PendingHit = 8730 (0.112)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 76490, Miss = 38349 (0.501), PendingHit = 8833 (0.115)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 76410, Miss = 38380 (0.502), PendingHit = 8157 (0.107)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 74126, Miss = 38369 (0.518), PendingHit = 8242 (0.111)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 77660, Miss = 38358 (0.494), PendingHit = 8540 (0.11)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 77198, Miss = 38359 (0.497), PendingHit = 8757 (0.113)
L2 Cache Total Miss Rate = 0.504
Stream 1: L2 Cache Miss Rate = 0.243
Stream 2: L2 Cache Miss Rate = 0.704
Stream 1: Accesses  = 396387
Stream 1: Misses  = 96216
Stream 2: Accesses  = 517508
Stream 2: Misses  = 364132
Stream 1+2: Accesses  = 913895
Stream 1+2: Misses  = 460348
Total Accesses  = 913895
MPKI-CORES
CORE_L2MPKI_0	0.268
CORE_L2MPKI_1	0.272
CORE_L2MPKI_2	0.267
CORE_L2MPKI_3	0.283
CORE_L2MPKI_4	0.250
CORE_L2MPKI_5	0.285
CORE_L2MPKI_6	0.219
CORE_L2MPKI_7	0.237
CORE_L2MPKI_8	0.233
CORE_L2MPKI_9	0.297
CORE_L2MPKI_10	0.243
CORE_L2MPKI_11	0.281
CORE_L2MPKI_12	0.236
CORE_L2MPKI_13	0.258
CORE_L2MPKI_14	0.255
CORE_L2MPKI_15	0.284
CORE_L2MPKI_16	0.271
CORE_L2MPKI_17	0.273
CORE_L2MPKI_18	0.262
CORE_L2MPKI_19	0.259
CORE_L2MPKI_20	0.267
CORE_L2MPKI_21	0.270
CORE_L2MPKI_22	0.286
CORE_L2MPKI_23	0.261
CORE_L2MPKI_24	0.277
CORE_L2MPKI_25	0.267
CORE_L2MPKI_26	0.261
CORE_L2MPKI_27	0.272
CORE_L2MPKI_28	0.240
CORE_L2MPKI_29	0.270
CORE_L2MPKI_30	0.447
CORE_L2MPKI_31	0.444
CORE_L2MPKI_32	0.465
CORE_L2MPKI_33	0.493
CORE_L2MPKI_34	0.439
CORE_L2MPKI_35	0.470
CORE_L2MPKI_36	0.451
CORE_L2MPKI_37	0.495
CORE_L2MPKI_38	0.455
CORE_L2MPKI_39	0.462
CORE_L2MPKI_40	0.644
CORE_L2MPKI_41	0.665
CORE_L2MPKI_42	0.625
CORE_L2MPKI_43	0.643
CORE_L2MPKI_44	0.638
CORE_L2MPKI_45	0.645
CORE_L2MPKI_46	0.614
CORE_L2MPKI_47	0.659
CORE_L2MPKI_48	0.649
CORE_L2MPKI_49	0.653
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 0.263
Avg_MPKI_Stream2= 0.901
MISSES-CORES
CORE_MISSES_0	3311
CORE_MISSES_1	3315
CORE_MISSES_2	3286
CORE_MISSES_3	3451
CORE_MISSES_4	3046
CORE_MISSES_5	3468
CORE_MISSES_6	2636
CORE_MISSES_7	2800
CORE_MISSES_8	2748
CORE_MISSES_9	3622
CORE_MISSES_10	2907
CORE_MISSES_11	3478
CORE_MISSES_12	2850
CORE_MISSES_13	3065
CORE_MISSES_14	3133
CORE_MISSES_15	3390
CORE_MISSES_16	3370
CORE_MISSES_17	3342
CORE_MISSES_18	3136
CORE_MISSES_19	3180
CORE_MISSES_20	3265
CORE_MISSES_21	3283
CORE_MISSES_22	3579
CORE_MISSES_23	3163
CORE_MISSES_24	3412
CORE_MISSES_25	3229
CORE_MISSES_26	3255
CORE_MISSES_27	3263
CORE_MISSES_28	2933
CORE_MISSES_29	3300
CORE_MISSES_30	5289
CORE_MISSES_31	5296
CORE_MISSES_32	5401
CORE_MISSES_33	5901
CORE_MISSES_34	5042
CORE_MISSES_35	5461
CORE_MISSES_36	5385
CORE_MISSES_37	5850
CORE_MISSES_38	5335
CORE_MISSES_39	5542
CORE_MISSES_40	7630
CORE_MISSES_41	7911
CORE_MISSES_42	7417
CORE_MISSES_43	7598
CORE_MISSES_44	7493
CORE_MISSES_45	7632
CORE_MISSES_46	7323
CORE_MISSES_47	7765
CORE_MISSES_48	7775
CORE_MISSES_49	7835
CORE_MISSES_50	22680
CORE_MISSES_51	23951
CORE_MISSES_52	22700
CORE_MISSES_53	23968
CORE_MISSES_54	23320
CORE_MISSES_55	23340
CORE_MISSES_56	23292
CORE_MISSES_57	23340
CORE_MISSES_58	23340
CORE_MISSES_59	23320
L2_MISSES = 460348
L2_total_cache_accesses = 913895
L2_total_cache_misses = 460348
L2_total_cache_miss_rate = 0.5037
L2_total_cache_pending_hits = 101835
L2_total_cache_reservation_fails = 163631
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263145
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 76549
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 285966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 92614
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 86899
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 174298
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57592
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1612
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 225
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 83
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13325
L2_cache_data_port_util = 0.201
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3424281
icnt_total_pkts_simt_to_mem=1760945
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =    1030.3427
gpu_ipc_2 =     310.4562
gpu_tot_sim_cycle_stream_1 = 557557
gpu_tot_sim_cycle_stream_2 = 558371
gpu_sim_insn_1 = 574474732
gpu_sim_insn_2 = 173349728
gpu_sim_cycle = 558372
gpu_sim_insn = 747824460
gpu_ipc =    1339.2943
gpu_tot_sim_cycle = 558372
gpu_tot_sim_insn = 747824460
gpu_tot_ipc =    1339.2943
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2058303
gpu_stall_icnt2sh    = 2084689
gpu_total_sim_rate=391121

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13766921
	L1I_total_cache_misses = 33150
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 13171, Miss = 13160, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 255710
	L1D_cache_core[1]: Access = 13290, Miss = 13246, Miss_rate = 0.997, Pending_hits = 34, Reservation_fails = 259313
	L1D_cache_core[2]: Access = 13027, Miss = 13021, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 255778
	L1D_cache_core[3]: Access = 12637, Miss = 12590, Miss_rate = 0.996, Pending_hits = 36, Reservation_fails = 261392
	L1D_cache_core[4]: Access = 13356, Miss = 13346, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 259989
	L1D_cache_core[5]: Access = 13052, Miss = 13026, Miss_rate = 0.998, Pending_hits = 20, Reservation_fails = 260049
	L1D_cache_core[6]: Access = 13302, Miss = 13297, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 264459
	L1D_cache_core[7]: Access = 13691, Miss = 13681, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 264476
	L1D_cache_core[8]: Access = 13164, Miss = 13144, Miss_rate = 0.998, Pending_hits = 17, Reservation_fails = 266332
	L1D_cache_core[9]: Access = 13181, Miss = 13177, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 256688
	L1D_cache_core[10]: Access = 12876, Miss = 12860, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 260479
	L1D_cache_core[11]: Access = 12718, Miss = 12699, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 256519
	L1D_cache_core[12]: Access = 13028, Miss = 13020, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 261039
	L1D_cache_core[13]: Access = 13338, Miss = 13326, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 262681
	L1D_cache_core[14]: Access = 13643, Miss = 13623, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 254071
	L1D_cache_core[15]: Access = 13217, Miss = 13165, Miss_rate = 0.996, Pending_hits = 36, Reservation_fails = 262795
	L1D_cache_core[16]: Access = 13731, Miss = 13722, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 252031
	L1D_cache_core[17]: Access = 13442, Miss = 13433, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 250457
	L1D_cache_core[18]: Access = 12577, Miss = 12567, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 264088
	L1D_cache_core[19]: Access = 13615, Miss = 13586, Miss_rate = 0.998, Pending_hits = 21, Reservation_fails = 260071
	L1D_cache_core[20]: Access = 13209, Miss = 13193, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 258397
	L1D_cache_core[21]: Access = 13384, Miss = 13353, Miss_rate = 0.998, Pending_hits = 27, Reservation_fails = 262508
	L1D_cache_core[22]: Access = 13059, Miss = 13041, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 251551
	L1D_cache_core[23]: Access = 12791, Miss = 12780, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 257772
	L1D_cache_core[24]: Access = 12746, Miss = 12741, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 256414
	L1D_cache_core[25]: Access = 13033, Miss = 13025, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 258898
	L1D_cache_core[26]: Access = 14035, Miss = 14014, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 253915
	L1D_cache_core[27]: Access = 12987, Miss = 12979, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 268191
	L1D_cache_core[28]: Access = 13104, Miss = 13080, Miss_rate = 0.998, Pending_hits = 13, Reservation_fails = 255389
	L1D_cache_core[29]: Access = 13124, Miss = 13112, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 254163
	L1D_cache_core[30]: Access = 13981, Miss = 13961, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 273776
	L1D_cache_core[31]: Access = 13563, Miss = 13474, Miss_rate = 0.993, Pending_hits = 76, Reservation_fails = 272520
	L1D_cache_core[32]: Access = 14118, Miss = 14089, Miss_rate = 0.998, Pending_hits = 25, Reservation_fails = 283584
	L1D_cache_core[33]: Access = 13899, Miss = 13891, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 271897
	L1D_cache_core[34]: Access = 13380, Miss = 13320, Miss_rate = 0.996, Pending_hits = 48, Reservation_fails = 293270
	L1D_cache_core[35]: Access = 13723, Miss = 13685, Miss_rate = 0.997, Pending_hits = 32, Reservation_fails = 286098
	L1D_cache_core[36]: Access = 13782, Miss = 13757, Miss_rate = 0.998, Pending_hits = 15, Reservation_fails = 279836
	L1D_cache_core[37]: Access = 13439, Miss = 13427, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 281045
	L1D_cache_core[38]: Access = 14036, Miss = 13999, Miss_rate = 0.997, Pending_hits = 29, Reservation_fails = 275252
	L1D_cache_core[39]: Access = 13544, Miss = 13531, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 269174
	L1D_cache_core[40]: Access = 14914, Miss = 14889, Miss_rate = 0.998, Pending_hits = 23, Reservation_fails = 288134
	L1D_cache_core[41]: Access = 14442, Miss = 14442, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294733
	L1D_cache_core[42]: Access = 14561, Miss = 14542, Miss_rate = 0.999, Pending_hits = 17, Reservation_fails = 303612
	L1D_cache_core[43]: Access = 14579, Miss = 14556, Miss_rate = 0.998, Pending_hits = 21, Reservation_fails = 295871
	L1D_cache_core[44]: Access = 14733, Miss = 14686, Miss_rate = 0.997, Pending_hits = 38, Reservation_fails = 298431
	L1D_cache_core[45]: Access = 14713, Miss = 14707, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 306231
	L1D_cache_core[46]: Access = 14448, Miss = 14424, Miss_rate = 0.998, Pending_hits = 18, Reservation_fails = 294917
	L1D_cache_core[47]: Access = 15010, Miss = 14980, Miss_rate = 0.998, Pending_hits = 27, Reservation_fails = 295116
	L1D_cache_core[48]: Access = 14761, Miss = 14738, Miss_rate = 0.998, Pending_hits = 18, Reservation_fails = 280612
	L1D_cache_core[49]: Access = 14574, Miss = 14559, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 300617
	L1D_cache_core[50]: Access = 22680, Miss = 22680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 318267
	L1D_cache_core[51]: Access = 23951, Miss = 23951, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 306922
	L1D_cache_core[52]: Access = 22700, Miss = 22700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309610
	L1D_cache_core[53]: Access = 23971, Miss = 23971, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 311079
	L1D_cache_core[54]: Access = 23320, Miss = 23320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 310745
	L1D_cache_core[55]: Access = 23340, Miss = 23340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 305597
	L1D_cache_core[56]: Access = 23299, Miss = 23299, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 329702
	L1D_cache_core[57]: Access = 23340, Miss = 23340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 323413
	L1D_cache_core[58]: Access = 23340, Miss = 23340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 320601
	L1D_cache_core[59]: Access = 23320, Miss = 23320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 305500
	L1D_total_cache_accesses = 912989
	L1D_total_cache_misses = 911925
	L1D_total_cache_miss_rate = 0.9988
	L1D_total_cache_pending_hits = 781
	L1D_total_cache_reservation_fails = 16651777
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 1503282
	L1C_total_cache_misses = 1200
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 625669
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14834547
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1502082
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 286256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1817230
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13733771
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 33150
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
16604, 21048, 21048, 21048, 21048, 20874, 20874, 17254, 16269, 20627, 20627, 20627, 20627, 20517, 20517, 16905, 16282, 20084, 20084, 20084, 20084, 19626, 19626, 16166, 
gpgpu_n_tot_thrd_icount = 863935360
gpgpu_n_tot_w_icount = 26997980
gpgpu_n_stall_shd_mem = 17034325
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 625669
gpgpu_n_mem_write_global = 286256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10820256
gpgpu_n_store_insn = 5572096
gpgpu_n_shmem_insn = 26994480
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 46473504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17034325
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26604831	W0_Idle:2342690	W0_Scoreboard:11011114	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:34596	W10:0	W11:0	W12:0	W13:35628	W14:1423692	W15:0	W16:61464	W17:0	W18:105504	W19:0	W20:39816	W21:0	W22:0	W23:0	W24:2881026	W25:0	W26:108600	W27:0	W28:4827012	W29:0	W30:355008	W31:0	W32:17125653
Warp Occupancy Distribution:
Stall:14019756	W0_Idle:1229055	W0_Scoreboard:4405735	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:23120	W10:0	W11:0	W12:0	W13:25588	W14:930904	W15:0	W16:45144	W17:0	W18:70848	W19:0	W20:26901	W21:0	W22:0	W23:0	W24:1989982	W25:0	W26:78340	W27:0	W28:3172526	W29:0	W30:232128	W31:0	W32:7231099
Warp Occupancy Distribution:
Stall:12585075	W0_Idle:1113635	W0_Scoreboard:6605379	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:11476	W10:0	W11:0	W12:0	W13:10040	W14:492788	W15:0	W16:16320	W17:0	W18:34656	W19:0	W20:12915	W21:0	W22:0	W23:0	W24:891044	W25:0	W26:30260	W27:0	W28:1654486	W29:0	W30:122880	W31:0	W32:9894554
warp_utilization0: 0.403216
warp_utilization1: 0.412966
warp_utilization2: 0.393464
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5005352 {8:625669,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29395328 {40:58368,72:61440,136:166448,}
traffic_breakdown_coretomem[INST_ACC_R] = 15360 {8:1920,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 85088536 {136:625651,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2289968 {8:286246,}
traffic_breakdown_memtocore[INST_ACC_R] = 261120 {136:1920,}
maxmrqlatency = 1707 
maxdqlatency = 0 
maxmflatency = 3079 
averagemflatency = 571 
averagemflatency_1 = 471 
averagemflatency_2= 647 
averagemrqlatency_1 = 80 
averagemrqlatency_2 = 61 
max_icnt2mem_latency = 2809 
max_icnt2sh_latency = 558351 
mrq_lat_table:220524 	8552 	13314 	26074 	77620 	112130 	124766 	88036 	27992 	4782 	308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	119939 	328835 	386433 	76107 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	150067 	74419 	79172 	135660 	188606 	193765 	83636 	8503 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	134679 	460005 	30962 	65 	0 	0 	0 	0 	0 	1159 	3891 	7233 	14808 	30066 	67635 	141209 	20245 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	480 	626 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        53        46        51        58        57        62        60        60        49        41        69        58        51        52        57        45 
dram[1]:        47        52        56        51        50        58        62        60        40        63        69        80        47        50        43        64 
dram[2]:        57        48        55        53        50        57        60        61        52        53        55        70        51        46        42        87 
dram[3]:        56        49        50        59        52        51        60        62        48        54        80        73        41        50        52        68 
dram[4]:        53        60        78        55        44        48        65        56        53        51        54        58        50        47        61        49 
dram[5]:        48        56        51        67        47        63        61        56        59        50        72        83        46        48        60        67 
maximum service time to same row:
dram[0]:      5035      5085      4393      5491      3196      3163      2590      2092      6596      6228      2705      2523      2248      3949      7385      5985 
dram[1]:      4935      4736      4675      4003      2937      3059      1975      2390      7622      6047      2844      2452      3828      3469      7341      6043 
dram[2]:      4995      4691      3680      4199      2807      2876      2481      2385      5892      4198      2608      2755      2588      4182      6004      6229 
dram[3]:      4860      4835      4928      4745      3019      2890      2559      2299      5693      6285      2697      2985      2729      4713      6197      6159 
dram[4]:      5253      4529      4816      5034      2791      2719      2181      2006      4778      6067      2509      2510      2790      2426      6609      5915 
dram[5]:      5000      4418      5354      4875      2863      3050      2290      2174      5952      6176      2828      2958      4185      3140      6305      5897 
average row accesses per activate:
dram[0]:  1.962735  1.944578  1.952080  1.984657  1.985538  2.009780  1.994054  2.012627  1.937948  1.934370  1.928837  1.966280  1.972170  1.986953  1.943838  1.957396 
dram[1]:  1.922671  1.934478  1.915511  1.932517  1.955275  1.956166  1.979630  1.988413  1.886164  1.908214  1.905260  1.923279  1.920481  1.956825  1.883056  1.925720 
dram[2]:  1.932873  1.964056  1.962746  1.984694  1.995152  1.987420  1.980842  1.991890  1.924207  1.938543  1.954023  1.953545  1.956405  1.962883  1.946191  1.932432 
dram[3]:  1.929834  1.944873  1.941207  1.923542  1.947590  1.972244  1.959904  1.984127  1.898547  1.908264  1.920073  1.954168  1.921879  1.931716  1.894696  1.893239 
dram[4]:  1.952394  1.944504  1.939219  1.940897  1.969198  1.958521  2.009526  1.970952  1.921254  1.928309  1.934130  1.966380  1.966380  1.956324  1.944459  1.935467 
dram[5]:  1.920782  1.930147  1.905444  1.940068  1.940501  1.925241  1.970895  1.953846  1.905876  1.886457  1.923320  1.931098  1.929607  1.917545  1.914624  1.897469 
average row locality = 704098/362121 = 1.944372
average row locality_1 = 191432/63364 = 3.021148
average row locality_2 = 512666/298757 = 1.715997
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4785      4785      4785      4773      4779      4784      4804      4806      4804      4806      4801      4802      4810      4807      4802      4804 
dram[1]:      4784      4777      4781      4773      4778      4776      4805      4805      4804      4800      4796      4803      4809      4808      4800      4801 
dram[2]:      4785      4782      4779      4776      4785      4784      4803      4806      4808      4803      4804      4802      4807      4808      4803      4801 
dram[3]:      4782      4780      4781      4775      4776      4781      4803      4804      4801      4804      4803      4797      4807      4803      4801      4801 
dram[4]:      4787      4782      4784      4775      4782      4787      4807      4806      4805      4810      4803      4803      4811      4805      4801      4801 
dram[5]:      4783      4779      4781      4779      4779      4778      4806      4806      4803      4803      4797      4807      4806      4805      4801      4800 
total reads: 460334
bank skew: 4811/4773 = 1.01
chip skew: 76749/76699 = 1.00
number of total write accesses:
dram[0]:      2536      2513      2629      2600      2635      2614      2574      2526      2504      2533      2463      2487      2489      2503      2501      2501 
dram[1]:      2501      2545      2542      2644      2654      2632      2581      2575      2503      2518      2484      2517      2533      2489      2446      2484 
dram[2]:      2500      2540      2597      2615      2623      2641      2538      2562      2529      2515      2506      2473      2508      2490      2503      2492 
dram[3]:      2534      2523      2615      2546      2619      2680      2578      2571      2516      2539      2524      2494      2475      2524      2486      2452 
dram[4]:      2513      2506      2618      2581      2634      2626      2576      2522      2490      2533      2480      2508      2500      2496      2481      2517 
dram[5]:      2491      2571      2534      2634      2657      2613      2575      2560      2527      2524      2502      2509      2513      2474      2465      2473 
total reads: 243767
bank skew: 2680/2446 = 1.10
chip skew: 40676/40581 = 1.00
average mf latency per bank:
dram[0]:        763       711       742       723       734       704       767       740       750       711       745       718       755       731       756       731
dram[1]:        725       744       714       759       699       741       725       765       715       744       718       754       730       751       735       768
dram[2]:        707       731       718       714       702       707       752       748       712       731       715       730       736       733       727       736
dram[3]:        749       719       762       724       750       707       769       735       754       723       750       723       762       726       763       735
dram[4]:        773       720       767       727       749       702       783       744       776       731       768       718       779       737       780       738
dram[5]:        740       752       721       754       707       747       746       777       741       767       744       749       731       755       744       780
maximum mf latency per bank:
dram[0]:       2240      2428      2177      2478      2124      2416      2197      2253      2668      2377      2468      2635      2363      2371      2113      2497
dram[1]:       2483      2678      2181      2232      2213      2115      2160      2101      2151      2396      2350      2236      2165      2594      2439      2491
dram[2]:       2302      2597      2294      2249      2222      2073      2579      2339      2546      2836      2880      2372      2494      2691      2537      2613
dram[3]:       2650      2307      2683      2368      2162      2247      2204      2447      2121      2010      2521      2156      2474      2086      2681      2325
dram[4]:       2828      2298      2585      2347      2378      2469      2531      2670      3079      2702      2393      2637      2664      2688      2391      2285
dram[5]:       2394      2437      2212      2789      1968      2118      2072      2048      2308      2330      2318      2101      2185      2061      2477      2602
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737050 n_nop=391406 n_act=59662 n_pre=59646 n_req=109977 n_req_1=37063 n_req_2=72914 n_req_3=0 n_rd=153474 n_write=72862 bw_util=0.5742 bw_util_1=0.1785 bw_util_2=0.3957 bw_util_3=0 blp=7.363552 blp_1= 2.165536 blp_2= 5.311082 blp_3= -nan
 n_activity=729808 dram_eff=0.5799 dram_eff_1=0.1802 dram_eff_2=0.3996 dram_eff_3=0
bk0: 9570a 422317i bk1: 9570a 419154i bk2: 9570a 406183i bk3: 9546a 401247i bk4: 9558a 398359i bk5: 9568a 392549i bk6: 9608a 390158i bk7: 9612a 381937i bk8: 9608a 421826i bk9: 9612a 410271i bk10: 9602a 416088i bk11: 9604a 409169i bk12: 9620a 403999i bk13: 9614a 393950i bk14: 9604a 389062i bk15: 9608a 382124i 
bw_dist = 0.178	0.396	0.000	0.416	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0248
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737050 n_nop=389206 n_act=60784 n_pre=60768 n_req=109916 n_req_1=37031 n_req_2=72885 n_req_3=0 n_rd=153396 n_write=72896 bw_util=0.5737 bw_util_1=0.1782 bw_util_2=0.3955 bw_util_3=0 blp=7.424161 blp_1= 2.194914 blp_2= 5.327228 blp_3= -nan
 n_activity=730245 dram_eff=0.5791 dram_eff_1=0.1798 dram_eff_2=0.3992 dram_eff_3=0
bk0: 9568a 423124i bk1: 9552a 414437i bk2: 9562a 404535i bk3: 9546a 398954i bk4: 9556a 394874i bk5: 9552a 388181i bk6: 9610a 387537i bk7: 9608a 374225i bk8: 9608a 419368i bk9: 9600a 412257i bk10: 9592a 413036i bk11: 9606a 404412i bk12: 9618a 396473i bk13: 9616a 394008i bk14: 9600a 386762i bk15: 9602a 379198i 
bw_dist = 0.178	0.396	0.000	0.417	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0361
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737050 n_nop=390933 n_act=59871 n_pre=59855 n_req=109995 n_req_1=37077 n_req_2=72918 n_req_3=0 n_rd=153472 n_write=72919 bw_util=0.5743 bw_util_1=0.1786 bw_util_2=0.3957 bw_util_3=0 blp=7.383652 blp_1= 2.179794 blp_2= 5.332154 blp_3= -nan
 n_activity=729465 dram_eff=0.5803 dram_eff_1=0.1804 dram_eff_2=0.3998 dram_eff_3=0
bk0: 9570a 424491i bk1: 9564a 413931i bk2: 9558a 406227i bk3: 9552a 401218i bk4: 9570a 399783i bk5: 9568a 389051i bk6: 9606a 387947i bk7: 9612a 384193i bk8: 9616a 420086i bk9: 9606a 414102i bk10: 9608a 411539i bk11: 9604a 408597i bk12: 9614a 402968i bk13: 9616a 395907i bk14: 9606a 388766i bk15: 9602a 376323i 
bw_dist = 0.179	0.396	0.000	0.415	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9351
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737050 n_nop=389255 n_act=60733 n_pre=60717 n_req=109959 n_req_1=37072 n_req_2=72887 n_req_3=0 n_rd=153398 n_write=72947 bw_util=0.5739 bw_util_1=0.1784 bw_util_2=0.3956 bw_util_3=0 blp=7.418438 blp_1= 2.205404 blp_2= 5.324755 blp_3= -nan
 n_activity=729759 dram_eff=0.5797 dram_eff_1=0.1802 dram_eff_2=0.3995 dram_eff_3=0
bk0: 9564a 422151i bk1: 9560a 414605i bk2: 9562a 404826i bk3: 9550a 398213i bk4: 9552a 397374i bk5: 9562a 386386i bk6: 9606a 385922i bk7: 9608a 376556i bk8: 9602a 417132i bk9: 9608a 411758i bk10: 9606a 412354i bk11: 9594a 408465i bk12: 9614a 402292i bk13: 9606a 394778i bk14: 9602a 387242i bk15: 9602a 377108i 
bw_dist = 0.178	0.396	0.000	0.416	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0026
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737050 n_nop=390487 n_act=60100 n_pre=60085 n_req=109918 n_req_1=37000 n_req_2=72918 n_req_3=0 n_rd=153496 n_write=72882 bw_util=0.5741 bw_util_1=0.1783 bw_util_2=0.3957 bw_util_3=0 blp=7.417549 blp_1= 2.189859 blp_2= 5.344731 blp_3= -nan
 n_activity=729706 dram_eff=0.5798 dram_eff_1=0.1801 dram_eff_2=0.3997 dram_eff_3=0
bk0: 9574a 427366i bk1: 9564a 419000i bk2: 9568a 403007i bk3: 9550a 398810i bk4: 9564a 395101i bk5: 9574a 392671i bk6: 9614a 387080i bk7: 9612a 374560i bk8: 9610a 416944i bk9: 9620a 409759i bk10: 9604a 413105i bk11: 9606a 406779i bk12: 9622a 397373i bk13: 9610a 395827i bk14: 9602a 384387i bk15: 9602a 378896i 
bw_dist = 0.178	0.396	0.000	0.416	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9694
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737050 n_nop=388777 n_act=60971 n_pre=60955 n_req=109919 n_req_1=37026 n_req_2=72893 n_req_3=0 n_rd=153424 n_write=72923 bw_util=0.574 bw_util_1=0.1784 bw_util_2=0.3956 bw_util_3=0 blp=7.445660 blp_1= 2.194364 blp_2= 5.336318 blp_3= -nan
 n_activity=730286 dram_eff=0.5793 dram_eff_1=0.18 dram_eff_2=0.3993 dram_eff_3=0
bk0: 9566a 424660i bk1: 9558a 413972i bk2: 9562a 405125i bk3: 9558a 396722i bk4: 9558a 392489i bk5: 9556a 386821i bk6: 9612a 381778i bk7: 9612a 374713i bk8: 9606a 415788i bk9: 9606a 412615i bk10: 9594a 414137i bk11: 9612a 402447i bk12: 9612a 399790i bk13: 9610a 391129i bk14: 9602a 387874i bk15: 9600a 375732i 
bw_dist = 0.178	0.396	0.000	0.417	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0156

========= L2 cache stats =========
L2_cache_bank[0]: Access = 75450, Miss = 38370, Miss_rate = 0.509, Pending_hits = 8397, Reservation_fails = 13787
L2_cache_bank[1]: Access = 74488, Miss = 38367, Miss_rate = 0.515, Pending_hits = 8299, Reservation_fails = 16543
L2_cache_bank[2]: Access = 76631, Miss = 38359, Miss_rate = 0.501, Pending_hits = 8507, Reservation_fails = 9669
L2_cache_bank[3]: Access = 77380, Miss = 38346, Miss_rate = 0.496, Pending_hits = 8804, Reservation_fails = 13167
L2_cache_bank[4]: Access = 74905, Miss = 38374, Miss_rate = 0.512, Pending_hits = 8241, Reservation_fails = 11987
L2_cache_bank[5]: Access = 75287, Miss = 38362, Miss_rate = 0.510, Pending_hits = 8328, Reservation_fails = 13041
L2_cache_bank[6]: Access = 77870, Miss = 38355, Miss_rate = 0.493, Pending_hits = 8730, Reservation_fails = 12589
L2_cache_bank[7]: Access = 76490, Miss = 38349, Miss_rate = 0.501, Pending_hits = 8833, Reservation_fails = 10692
L2_cache_bank[8]: Access = 76410, Miss = 38380, Miss_rate = 0.502, Pending_hits = 8157, Reservation_fails = 19595
L2_cache_bank[9]: Access = 74126, Miss = 38369, Miss_rate = 0.518, Pending_hits = 8242, Reservation_fails = 16120
L2_cache_bank[10]: Access = 77660, Miss = 38358, Miss_rate = 0.494, Pending_hits = 8540, Reservation_fails = 12854
L2_cache_bank[11]: Access = 77198, Miss = 38359, Miss_rate = 0.497, Pending_hits = 8757, Reservation_fails = 13587
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 75450, Miss = 38370 (0.509), PendingHit = 8397 (0.111)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 74488, Miss = 38367 (0.515), PendingHit = 8299 (0.111)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 76631, Miss = 38359 (0.501), PendingHit = 8507 (0.111)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 77380, Miss = 38346 (0.496), PendingHit = 8804 (0.114)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 74905, Miss = 38374 (0.512), PendingHit = 8241 (0.11)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 75287, Miss = 38362 (0.51), PendingHit = 8328 (0.111)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 77870, Miss = 38355 (0.493), PendingHit = 8730 (0.112)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 76490, Miss = 38349 (0.501), PendingHit = 8833 (0.115)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 76410, Miss = 38380 (0.502), PendingHit = 8157 (0.107)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 74126, Miss = 38369 (0.518), PendingHit = 8242 (0.111)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 77660, Miss = 38358 (0.494), PendingHit = 8540 (0.11)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 77198, Miss = 38359 (0.497), PendingHit = 8757 (0.113)
L2 Cache Total Miss Rate = 0.504
Stream 1: L2 Cache Miss Rate = 0.243
Stream 2: L2 Cache Miss Rate = 0.704
Stream 1: Accesses  = 396387
Stream 1: Misses  = 96216
Stream 2: Accesses  = 517508
Stream 2: Misses  = 364132
Stream 1+2: Accesses  = 913895
Stream 1+2: Misses  = 460348
Total Accesses  = 913895
MPKI-CORES
CORE_L2MPKI_0	0.268
CORE_L2MPKI_1	0.272
CORE_L2MPKI_2	0.267
CORE_L2MPKI_3	0.283
CORE_L2MPKI_4	0.250
CORE_L2MPKI_5	0.285
CORE_L2MPKI_6	0.219
CORE_L2MPKI_7	0.237
CORE_L2MPKI_8	0.233
CORE_L2MPKI_9	0.297
CORE_L2MPKI_10	0.243
CORE_L2MPKI_11	0.281
CORE_L2MPKI_12	0.236
CORE_L2MPKI_13	0.258
CORE_L2MPKI_14	0.255
CORE_L2MPKI_15	0.284
CORE_L2MPKI_16	0.271
CORE_L2MPKI_17	0.273
CORE_L2MPKI_18	0.262
CORE_L2MPKI_19	0.259
CORE_L2MPKI_20	0.267
CORE_L2MPKI_21	0.270
CORE_L2MPKI_22	0.286
CORE_L2MPKI_23	0.261
CORE_L2MPKI_24	0.277
CORE_L2MPKI_25	0.267
CORE_L2MPKI_26	0.261
CORE_L2MPKI_27	0.272
CORE_L2MPKI_28	0.240
CORE_L2MPKI_29	0.270
CORE_L2MPKI_30	0.447
CORE_L2MPKI_31	0.444
CORE_L2MPKI_32	0.465
CORE_L2MPKI_33	0.493
CORE_L2MPKI_34	0.439
CORE_L2MPKI_35	0.470
CORE_L2MPKI_36	0.451
CORE_L2MPKI_37	0.495
CORE_L2MPKI_38	0.455
CORE_L2MPKI_39	0.462
CORE_L2MPKI_40	0.644
CORE_L2MPKI_41	0.665
CORE_L2MPKI_42	0.625
CORE_L2MPKI_43	0.643
CORE_L2MPKI_44	0.638
CORE_L2MPKI_45	0.645
CORE_L2MPKI_46	0.614
CORE_L2MPKI_47	0.659
CORE_L2MPKI_48	0.649
CORE_L2MPKI_49	0.653
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 0.263
Avg_MPKI_Stream2= 0.901
MISSES-CORES
CORE_MISSES_0	3311
CORE_MISSES_1	3315
CORE_MISSES_2	3286
CORE_MISSES_3	3451
CORE_MISSES_4	3046
CORE_MISSES_5	3468
CORE_MISSES_6	2636
CORE_MISSES_7	2800
CORE_MISSES_8	2748
CORE_MISSES_9	3622
CORE_MISSES_10	2907
CORE_MISSES_11	3478
CORE_MISSES_12	2850
CORE_MISSES_13	3065
CORE_MISSES_14	3133
CORE_MISSES_15	3390
CORE_MISSES_16	3370
CORE_MISSES_17	3342
CORE_MISSES_18	3136
CORE_MISSES_19	3180
CORE_MISSES_20	3265
CORE_MISSES_21	3283
CORE_MISSES_22	3579
CORE_MISSES_23	3163
CORE_MISSES_24	3412
CORE_MISSES_25	3229
CORE_MISSES_26	3255
CORE_MISSES_27	3263
CORE_MISSES_28	2933
CORE_MISSES_29	3300
CORE_MISSES_30	5289
CORE_MISSES_31	5296
CORE_MISSES_32	5401
CORE_MISSES_33	5901
CORE_MISSES_34	5042
CORE_MISSES_35	5461
CORE_MISSES_36	5385
CORE_MISSES_37	5850
CORE_MISSES_38	5335
CORE_MISSES_39	5542
CORE_MISSES_40	7630
CORE_MISSES_41	7911
CORE_MISSES_42	7417
CORE_MISSES_43	7598
CORE_MISSES_44	7493
CORE_MISSES_45	7632
CORE_MISSES_46	7323
CORE_MISSES_47	7765
CORE_MISSES_48	7775
CORE_MISSES_49	7835
CORE_MISSES_50	22680
CORE_MISSES_51	23951
CORE_MISSES_52	22700
CORE_MISSES_53	23968
CORE_MISSES_54	23320
CORE_MISSES_55	23340
CORE_MISSES_56	23292
CORE_MISSES_57	23340
CORE_MISSES_58	23340
CORE_MISSES_59	23320
L2_MISSES = 460348
L2_total_cache_accesses = 913895
L2_total_cache_misses = 460348
L2_total_cache_miss_rate = 0.5037
L2_total_cache_pending_hits = 101835
L2_total_cache_reservation_fails = 163631
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263145
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 76549
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 285966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 92614
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 86899
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 174298
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57592
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1612
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 225
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 83
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13325
L2_cache_data_port_util = 0.201
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3424281
icnt_total_pkts_simt_to_mem=1760945
