<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1078pt" height="892pt"
 viewBox="0.00 0.00 1078.00 892.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 888)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-888 1074,-888 1074,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;full_system&#61;false&#10;sim_quantum&#61;0&#10;time_sync_enable&#61;false&#10;time_sync_period&#61;100000000000&#10;time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1039,-8 1039,-8 1045,-8 1051,-14 1051,-20 1051,-20 1051,-864 1051,-864 1051,-870 1045,-876 1039,-876 1039,-876 20,-876 20,-876 14,-876 8,-870 8,-864 8,-864 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="529.5" y="-860.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="529.5" y="-845.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;cache_line_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;eventq_index&#61;0&#10;init_param&#61;0&#10;kernel&#61;&#10;kernel_addr_check&#61;true&#10;load_addr_mask&#61;1099511627775&#10;load_offset&#61;0&#10;mem_mode&#61;timing&#10;mem_ranges&#61;0:2147483647&#10;memories&#61;system.mem_ctrls&#10;mmap_using_noreserve&#61;false&#10;multi_thread&#61;false&#10;num_work_ids&#61;16&#10;numa&#61;false&#10;readfile&#61;&#10;symbolfile&#61;&#10;work_begin_ckpt_count&#61;0&#10;work_begin_cpu_id_exit&#61;&#45;1&#10;work_begin_exit_count&#61;0&#10;work_cpus_ckpt_count&#61;0&#10;work_end_ckpt_count&#61;0&#10;work_end_exit_count&#61;0&#10;work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1031,-16 1031,-16 1037,-16 1043,-22 1043,-28 1043,-28 1043,-818 1043,-818 1043,-824 1037,-830 1031,-830 1031,-830 28,-830 28,-830 22,-830 16,-824 16,-818 16,-818 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="529.5" y="-814.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="529.5" y="-799.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;eventq_index&#61;0&#10;forward_latency&#61;4&#10;frontend_latency&#61;3&#10;numa&#61;false&#10;response_latency&#61;2&#10;snoop_filter&#61;Null&#10;snoop_response_latency&#61;4&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M663,-608C663,-608 787,-608 787,-608 793,-608 799,-614 799,-620 799,-620 799,-687 799,-687 799,-693 793,-699 787,-699 787,-699 663,-699 663,-699 657,-699 651,-693 651,-687 651,-687 651,-620 651,-620 651,-614 657,-608 663,-608"/>
<text text-anchor="middle" x="725" y="-683.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="725" y="-668.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust63" class="cluster"><title>cluster_system_tol2bus</title>
<g id="a_clust63"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;numa&#61;false&#10;response_latency&#61;1&#10;snoop_filter&#61;system.tol2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M699,-155C699,-155 823,-155 823,-155 829,-155 835,-161 835,-167 835,-167 835,-234 835,-234 835,-240 829,-246 823,-246 823,-246 699,-246 699,-246 693,-246 687,-240 687,-234 687,-234 687,-167 687,-167 687,-161 693,-155 699,-155"/>
<text text-anchor="middle" x="761" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="761" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust67" class="cluster"><title>cluster_system_l2</title>
<g id="a_clust67"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;assoc&#61;16&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;forward_snoops&#61;true&#10;hit_latency&#61;20&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;20&#10;numa&#61;false&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;20&#10;sequential_access&#61;false&#10;size&#61;8388608&#10;system&#61;system&#10;tags&#61;system.l2.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M809,-24C809,-24 977,-24 977,-24 983,-24 989,-30 989,-36 989,-36 989,-103 989,-103 989,-109 983,-115 977,-115 977,-115 809,-115 809,-115 803,-115 797,-109 797,-103 797,-103 797,-36 797,-36 797,-30 803,-24 809,-24"/>
<text text-anchor="middle" x="893" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="893" y="-84.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust70" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust70"><a xlink:title="IDD0&#61;0.075000&#10;IDD02&#61;0.000000&#10;IDD2N&#61;0.050000&#10;IDD2N2&#61;0.000000&#10;IDD2P0&#61;0.000000&#10;IDD2P02&#61;0.000000&#10;IDD2P1&#61;0.000000&#10;IDD2P12&#61;0.000000&#10;IDD3N&#61;0.057000&#10;IDD3N2&#61;0.000000&#10;IDD3P0&#61;0.000000&#10;IDD3P02&#61;0.000000&#10;IDD3P1&#61;0.000000&#10;IDD3P12&#61;0.000000&#10;IDD4R&#61;0.187000&#10;IDD4R2&#61;0.000000&#10;IDD4W&#61;0.165000&#10;IDD4W2&#61;0.000000&#10;IDD5&#61;0.220000&#10;IDD52&#61;0.000000&#10;IDD6&#61;0.000000&#10;IDD62&#61;0.000000&#10;VDD&#61;1.500000&#10;VDD2&#61;0.000000&#10;activation_limit&#61;4&#10;addr_mapping&#61;RoRaBaCoCh&#10;bank_groups_per_rank&#61;0&#10;banks_per_rank&#61;8&#10;burst_length&#61;8&#10;channels&#61;1&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;true&#10;device_bus_width&#61;8&#10;device_rowbuffer_size&#61;1024&#10;device_size&#61;536870912&#10;devices_per_rank&#61;8&#10;dll&#61;true&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;max_accesses_per_row&#61;16&#10;mem_sched_policy&#61;frfcfs&#10;min_writes_per_switch&#61;16&#10;null&#61;false&#10;numa&#61;false&#10;page_policy&#61;open_adaptive&#10;range&#61;0:2147483647&#10;ranks_per_channel&#61;2&#10;read_buffer_size&#61;32&#10;static_backend_latency&#61;10000&#10;static_frontend_latency&#61;10000&#10;tBURST&#61;5000&#10;tCCD_L&#61;0&#10;tCK&#61;1250&#10;tCL&#61;13750&#10;tCS&#61;2500&#10;tRAS&#61;35000&#10;tRCD&#61;13750&#10;tREFI&#61;7800000&#10;tRFC&#61;260000&#10;tRP&#61;13750&#10;tRRD&#61;6000&#10;tRRD_L&#61;0&#10;tRTP&#61;7500&#10;tRTW&#61;2500&#10;tWR&#61;15000&#10;tWTR&#61;7500&#10;tXAW&#61;30000&#10;tXP&#61;0&#10;tXPDLL&#61;0&#10;tXS&#61;0&#10;tXSDLL&#61;0&#10;write_buffer_size&#61;64&#10;write_high_thresh_perc&#61;85&#10;write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M36,-417C36,-417 149,-417 149,-417 155,-417 161,-423 161,-429 161,-429 161,-496 161,-496 161,-502 155,-508 149,-508 149,-508 36,-508 36,-508 30,-508 24,-502 24,-496 24,-496 24,-429 24,-429 24,-423 30,-417 36,-417"/>
<text text-anchor="middle" x="92.5" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="92.5" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR3_1600_x64</text>
</a>
</g>
</g>
<g id="clust73" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust73"><a xlink:title="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;0&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;8&#10;dispatchWidth&#61;8&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dtb&#61;system.cpu.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;8&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu.interrupts&#10;isa&#61;system.cpu.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;8&#10;itb&#61;system.cpu.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;1&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;true&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;numa&#61;false&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M181,-278C181,-278 1013,-278 1013,-278 1019,-278 1025,-284 1025,-290 1025,-290 1025,-588 1025,-588 1025,-594 1019,-600 1013,-600 1013,-600 181,-600 181,-600 175,-600 169,-594 169,-588 169,-588 169,-290 169,-290 169,-284 175,-278 181,-278"/>
<text text-anchor="middle" x="597" y="-584.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="597" y="-569.8" font-family="Arial" font-size="14.00" fill="#000000">: DerivO3CPU</text>
</a>
</g>
</g>
<g id="clust120" class="cluster"><title>cluster_system_cpu_dtb</title>
<g id="a_clust120"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M855,-409C855,-409 1005,-409 1005,-409 1011,-409 1017,-415 1017,-421 1017,-421 1017,-542 1017,-542 1017,-548 1011,-554 1005,-554 1005,-554 855,-554 855,-554 849,-554 843,-548 843,-542 843,-542 843,-421 843,-421 843,-415 849,-409 855,-409"/>
<text text-anchor="middle" x="930" y="-538.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="930" y="-523.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust121" class="cluster"><title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust121"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;numa&#61;false&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M863,-417C863,-417 997,-417 997,-417 1003,-417 1009,-423 1009,-429 1009,-429 1009,-496 1009,-496 1009,-502 1003,-508 997,-508 997,-508 863,-508 863,-508 857,-508 851,-502 851,-496 851,-496 851,-429 851,-429 851,-423 857,-417 863,-417"/>
<text text-anchor="middle" x="930" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="930" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust122" class="cluster"><title>cluster_system_cpu_interrupts</title>
<g id="a_clust122"><a xlink:title="clk_domain&#61;system.cpu.apic_clk_domain&#10;eventq_index&#61;0&#10;int_latency&#61;1000&#10;numa&#61;false&#10;pio_addr&#61;2305843009213693952&#10;pio_latency&#61;100000&#10;system&#61;system">
<path fill="#c7a793" stroke="#000000" d="M585,-417C585,-417 823,-417 823,-417 829,-417 835,-423 835,-429 835,-429 835,-496 835,-496 835,-502 829,-508 823,-508 823,-508 585,-508 585,-508 579,-508 573,-502 573,-496 573,-496 573,-429 573,-429 573,-423 579,-417 585,-417"/>
<text text-anchor="middle" x="704" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="704" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust123" class="cluster"><title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust123"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;forward_snoops&#61;false&#10;hit_latency&#61;2&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;numa&#61;false&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tags&#61;system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M592,-286C592,-286 760,-286 760,-286 766,-286 772,-292 772,-298 772,-298 772,-365 772,-365 772,-371 766,-377 760,-377 760,-377 592,-377 592,-377 586,-377 580,-371 580,-365 580,-365 580,-298 580,-298 580,-292 586,-286 592,-286"/>
<text text-anchor="middle" x="676" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="676" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust125" class="cluster"><title>cluster_system_cpu_itb</title>
<g id="a_clust125"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M403,-409C403,-409 553,-409 553,-409 559,-409 565,-415 565,-421 565,-421 565,-542 565,-542 565,-548 559,-554 553,-554 553,-554 403,-554 403,-554 397,-554 391,-548 391,-542 391,-542 391,-421 391,-421 391,-415 397,-409 403,-409"/>
<text text-anchor="middle" x="478" y="-538.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="478" y="-523.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust126" class="cluster"><title>cluster_system_cpu_itb_walker</title>
<g id="a_clust126"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;numa&#61;false&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M411,-417C411,-417 545,-417 545,-417 551,-417 557,-423 557,-429 557,-429 557,-496 557,-496 557,-502 551,-508 545,-508 545,-508 411,-508 411,-508 405,-508 399,-502 399,-496 399,-496 399,-429 399,-429 399,-423 405,-417 411,-417"/>
<text text-anchor="middle" x="478" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="478" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust127" class="cluster"><title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust127"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;forward_snoops&#61;false&#10;hit_latency&#61;2&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;numa&#61;false&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tags&#61;system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M814,-286C814,-286 982,-286 982,-286 988,-286 994,-292 994,-298 994,-298 994,-365 994,-365 994,-371 988,-377 982,-377 982,-377 814,-377 814,-377 808,-377 802,-371 802,-365 802,-365 802,-298 802,-298 802,-292 808,-286 814,-286"/>
<text text-anchor="middle" x="898" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="898" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust129" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust129"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;assoc&#61;4&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;forward_snoops&#61;true&#10;hit_latency&#61;2&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;numa&#61;false&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tags&#61;system.cpu.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M392,-286C392,-286 560,-286 560,-286 566,-286 572,-292 572,-298 572,-298 572,-365 572,-365 572,-371 566,-377 560,-377 560,-377 392,-377 392,-377 386,-377 380,-371 380,-365 380,-365 380,-298 380,-298 380,-292 386,-286 392,-286"/>
<text text-anchor="middle" x="476" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="476" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust131" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust131"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;forward_snoops&#61;true&#10;hit_latency&#61;2&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;numa&#61;false&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tags&#61;system.cpu.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M192,-286C192,-286 360,-286 360,-286 366,-286 372,-292 372,-298 372,-298 372,-365 372,-365 372,-371 366,-377 360,-377 360,-377 192,-377 192,-377 186,-377 180,-371 180,-365 180,-365 180,-298 180,-298 180,-292 186,-286 192,-286"/>
<text text-anchor="middle" x="276" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="276" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M728.5,-747.5C728.5,-747.5 799.5,-747.5 799.5,-747.5 805.5,-747.5 811.5,-753.5 811.5,-759.5 811.5,-759.5 811.5,-771.5 811.5,-771.5 811.5,-777.5 805.5,-783.5 799.5,-783.5 799.5,-783.5 728.5,-783.5 728.5,-783.5 722.5,-783.5 716.5,-777.5 716.5,-771.5 716.5,-771.5 716.5,-759.5 716.5,-759.5 716.5,-753.5 722.5,-747.5 728.5,-747.5"/>
<text text-anchor="middle" x="764" y="-761.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M749,-616.5C749,-616.5 779,-616.5 779,-616.5 785,-616.5 791,-622.5 791,-628.5 791,-628.5 791,-640.5 791,-640.5 791,-646.5 785,-652.5 779,-652.5 779,-652.5 749,-652.5 749,-652.5 743,-652.5 737,-646.5 737,-640.5 737,-640.5 737,-628.5 737,-628.5 737,-622.5 743,-616.5 749,-616.5"/>
<text text-anchor="middle" x="764" y="-630.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M764,-747.37C764,-725.781 764,-688.412 764,-662.852"/>
<polygon fill="black" stroke="black" points="767.5,-662.701 764,-652.701 760.5,-662.701 767.5,-662.701"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M671,-616.5C671,-616.5 707,-616.5 707,-616.5 713,-616.5 719,-622.5 719,-628.5 719,-628.5 719,-640.5 719,-640.5 719,-646.5 713,-652.5 707,-652.5 707,-652.5 671,-652.5 671,-652.5 665,-652.5 659,-646.5 659,-640.5 659,-640.5 659,-628.5 659,-628.5 659,-622.5 665,-616.5 671,-616.5"/>
<text text-anchor="middle" x="689" y="-630.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node8" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M111,-425.5C111,-425.5 141,-425.5 141,-425.5 147,-425.5 153,-431.5 153,-437.5 153,-437.5 153,-449.5 153,-449.5 153,-455.5 147,-461.5 141,-461.5 141,-461.5 111,-461.5 111,-461.5 105,-461.5 99,-455.5 99,-449.5 99,-449.5 99,-437.5 99,-437.5 99,-431.5 105,-425.5 111,-425.5"/>
<text text-anchor="middle" x="126" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge4" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M658.867,-633.608C553.083,-633.713 203,-631.648 165,-600 127.496,-568.765 123.073,-507.358 124.007,-471.77"/>
<polygon fill="black" stroke="black" points="127.511,-471.756 124.439,-461.617 120.517,-471.459 127.511,-471.756"/>
</g>
<!-- system_cpu_interrupts_int_slave -->
<g id="node12" class="node"><title>system_cpu_interrupts_int_slave</title>
<path fill="#9f8575" stroke="#000000" d="M665,-425.5C665,-425.5 713,-425.5 713,-425.5 719,-425.5 725,-431.5 725,-437.5 725,-437.5 725,-449.5 725,-449.5 725,-455.5 719,-461.5 713,-461.5 713,-461.5 665,-461.5 665,-461.5 659,-461.5 653,-455.5 653,-449.5 653,-449.5 653,-437.5 653,-437.5 653,-431.5 659,-425.5 665,-425.5"/>
<text text-anchor="middle" x="689" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">int_slave</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu_interrupts_int_slave -->
<g id="edge3" class="edge"><title>system_membus_master&#45;&gt;system_cpu_interrupts_int_slave</title>
<path fill="none" stroke="black" d="M689,-616.394C689,-583.516 689,-511.261 689,-471.704"/>
<polygon fill="black" stroke="black" points="692.5,-471.703 689,-461.703 685.5,-471.703 692.5,-471.703"/>
</g>
<!-- system_cpu_interrupts_pio -->
<g id="node14" class="node"><title>system_cpu_interrupts_pio</title>
<path fill="#9f8575" stroke="#000000" d="M593,-425.5C593,-425.5 623,-425.5 623,-425.5 629,-425.5 635,-431.5 635,-437.5 635,-437.5 635,-449.5 635,-449.5 635,-455.5 629,-461.5 623,-461.5 623,-461.5 593,-461.5 593,-461.5 587,-461.5 581,-455.5 581,-449.5 581,-449.5 581,-437.5 581,-437.5 581,-431.5 587,-425.5 593,-425.5"/>
<text text-anchor="middle" x="608" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu_interrupts_pio -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_cpu_interrupts_pio</title>
<path fill="none" stroke="black" d="M659.552,-616.293C653.663,-611.664 648.051,-606.195 644,-600 618.246,-560.62 610.818,-505.067 608.736,-472.122"/>
<polygon fill="black" stroke="black" points="612.219,-471.681 608.216,-461.872 605.227,-472.036 612.219,-471.681"/>
</g>
<!-- system_tol2bus_master -->
<g id="node4" class="node"><title>system_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M779,-163.5C779,-163.5 815,-163.5 815,-163.5 821,-163.5 827,-169.5 827,-175.5 827,-175.5 827,-187.5 827,-187.5 827,-193.5 821,-199.5 815,-199.5 815,-199.5 779,-199.5 779,-199.5 773,-199.5 767,-193.5 767,-187.5 767,-187.5 767,-175.5 767,-175.5 767,-169.5 773,-163.5 779,-163.5"/>
<text text-anchor="middle" x="797" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l2_cpu_side -->
<g id="node7" class="node"><title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M816.5,-32.5C816.5,-32.5 867.5,-32.5 867.5,-32.5 873.5,-32.5 879.5,-38.5 879.5,-44.5 879.5,-44.5 879.5,-56.5 879.5,-56.5 879.5,-62.5 873.5,-68.5 867.5,-68.5 867.5,-68.5 816.5,-68.5 816.5,-68.5 810.5,-68.5 804.5,-62.5 804.5,-56.5 804.5,-56.5 804.5,-44.5 804.5,-44.5 804.5,-38.5 810.5,-32.5 816.5,-32.5"/>
<text text-anchor="middle" x="842" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_master&#45;&gt;system_l2_cpu_side -->
<g id="edge5" class="edge"><title>system_tol2bus_master&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M802.976,-163.37C810.574,-141.588 823.775,-103.744 832.696,-78.1702"/>
<polygon fill="black" stroke="black" points="836.011,-79.2959 836,-68.7011 829.401,-76.9902 836.011,-79.2959"/>
</g>
<!-- system_tol2bus_slave -->
<g id="node5" class="node"><title>system_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M707,-163.5C707,-163.5 737,-163.5 737,-163.5 743,-163.5 749,-169.5 749,-175.5 749,-175.5 749,-187.5 749,-187.5 749,-193.5 743,-199.5 737,-199.5 737,-199.5 707,-199.5 707,-199.5 701,-199.5 695,-193.5 695,-187.5 695,-187.5 695,-175.5 695,-175.5 695,-169.5 701,-163.5 707,-163.5"/>
<text text-anchor="middle" x="722" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_l2_mem_side -->
<g id="node6" class="node"><title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M909,-32.5C909,-32.5 969,-32.5 969,-32.5 975,-32.5 981,-38.5 981,-44.5 981,-44.5 981,-56.5 981,-56.5 981,-62.5 975,-68.5 969,-68.5 969,-68.5 909,-68.5 909,-68.5 903,-68.5 897,-62.5 897,-56.5 897,-56.5 897,-44.5 897,-44.5 897,-38.5 903,-32.5 909,-32.5"/>
<text text-anchor="middle" x="939" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side&#45;&gt;system_membus_slave -->
<g id="edge6" class="edge"><title>system_l2_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M949.7,-68.9517C993.934,-143.539 1153.74,-439.059 1013,-600 985.993,-630.884 864.222,-634.468 801.542,-634.197"/>
<polygon fill="black" stroke="black" points="801.314,-630.696 791.287,-634.116 801.259,-637.695 801.314,-630.696"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node9" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M303.5,-425.5C303.5,-425.5 370.5,-425.5 370.5,-425.5 376.5,-425.5 382.5,-431.5 382.5,-437.5 382.5,-437.5 382.5,-449.5 382.5,-449.5 382.5,-455.5 376.5,-461.5 370.5,-461.5 370.5,-461.5 303.5,-461.5 303.5,-461.5 297.5,-461.5 291.5,-455.5 291.5,-449.5 291.5,-449.5 291.5,-437.5 291.5,-437.5 291.5,-431.5 297.5,-425.5 303.5,-425.5"/>
<text text-anchor="middle" x="337" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node21" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M399.5,-294.5C399.5,-294.5 450.5,-294.5 450.5,-294.5 456.5,-294.5 462.5,-300.5 462.5,-306.5 462.5,-306.5 462.5,-318.5 462.5,-318.5 462.5,-324.5 456.5,-330.5 450.5,-330.5 450.5,-330.5 399.5,-330.5 399.5,-330.5 393.5,-330.5 387.5,-324.5 387.5,-318.5 387.5,-318.5 387.5,-306.5 387.5,-306.5 387.5,-300.5 393.5,-294.5 399.5,-294.5"/>
<text text-anchor="middle" x="425" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge7" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M348.686,-425.37C363.742,-403.299 390.048,-364.736 407.497,-339.158"/>
<polygon fill="black" stroke="black" points="410.522,-340.934 413.266,-330.701 404.739,-336.99 410.522,-340.934"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node10" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M189,-425.5C189,-425.5 261,-425.5 261,-425.5 267,-425.5 273,-431.5 273,-437.5 273,-437.5 273,-449.5 273,-449.5 273,-455.5 267,-461.5 261,-461.5 261,-461.5 189,-461.5 189,-461.5 183,-461.5 177,-455.5 177,-449.5 177,-449.5 177,-437.5 177,-437.5 177,-431.5 183,-425.5 189,-425.5"/>
<text text-anchor="middle" x="225" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node23" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M199.5,-294.5C199.5,-294.5 250.5,-294.5 250.5,-294.5 256.5,-294.5 262.5,-300.5 262.5,-306.5 262.5,-306.5 262.5,-318.5 262.5,-318.5 262.5,-324.5 256.5,-330.5 250.5,-330.5 250.5,-330.5 199.5,-330.5 199.5,-330.5 193.5,-330.5 187.5,-324.5 187.5,-318.5 187.5,-318.5 187.5,-306.5 187.5,-306.5 187.5,-300.5 193.5,-294.5 199.5,-294.5"/>
<text text-anchor="middle" x="225" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge8" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M225,-425.37C225,-403.781 225,-366.412 225,-340.852"/>
<polygon fill="black" stroke="black" points="228.5,-340.701 225,-330.701 221.5,-340.701 228.5,-340.701"/>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node11" class="node"><title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M871,-425.5C871,-425.5 901,-425.5 901,-425.5 907,-425.5 913,-431.5 913,-437.5 913,-437.5 913,-449.5 913,-449.5 913,-455.5 907,-461.5 901,-461.5 901,-461.5 871,-461.5 871,-461.5 865,-461.5 859,-455.5 859,-449.5 859,-449.5 859,-437.5 859,-437.5 859,-431.5 865,-425.5 871,-425.5"/>
<text text-anchor="middle" x="886" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node19" class="node"><title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M821.5,-294.5C821.5,-294.5 872.5,-294.5 872.5,-294.5 878.5,-294.5 884.5,-300.5 884.5,-306.5 884.5,-306.5 884.5,-318.5 884.5,-318.5 884.5,-324.5 878.5,-330.5 872.5,-330.5 872.5,-330.5 821.5,-330.5 821.5,-330.5 815.5,-330.5 809.5,-324.5 809.5,-318.5 809.5,-318.5 809.5,-306.5 809.5,-306.5 809.5,-300.5 815.5,-294.5 821.5,-294.5"/>
<text text-anchor="middle" x="847" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge"><title>system_cpu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M880.821,-425.37C874.265,-403.685 862.896,-366.078 855.166,-340.51"/>
<polygon fill="black" stroke="black" points="858.445,-339.26 852.2,-330.701 851.744,-341.286 858.445,-339.26"/>
</g>
<!-- system_cpu_interrupts_int_master -->
<g id="node13" class="node"><title>system_cpu_interrupts_int_master</title>
<path fill="#9f8575" stroke="#000000" d="M755.5,-425.5C755.5,-425.5 814.5,-425.5 814.5,-425.5 820.5,-425.5 826.5,-431.5 826.5,-437.5 826.5,-437.5 826.5,-449.5 826.5,-449.5 826.5,-455.5 820.5,-461.5 814.5,-461.5 814.5,-461.5 755.5,-461.5 755.5,-461.5 749.5,-461.5 743.5,-455.5 743.5,-449.5 743.5,-449.5 743.5,-437.5 743.5,-437.5 743.5,-431.5 749.5,-425.5 755.5,-425.5"/>
<text text-anchor="middle" x="785" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">int_master</text>
</g>
<!-- system_cpu_interrupts_int_master&#45;&gt;system_membus_slave -->
<g id="edge10" class="edge"><title>system_cpu_interrupts_int_master&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M783.089,-461.703C779.427,-494.659 771.398,-566.921 767.01,-606.413"/>
<polygon fill="black" stroke="black" points="763.526,-606.069 765.901,-616.394 770.484,-606.842 763.526,-606.069"/>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node15" class="node"><title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M692,-294.5C692,-294.5 752,-294.5 752,-294.5 758,-294.5 764,-300.5 764,-306.5 764,-306.5 764,-318.5 764,-318.5 764,-324.5 758,-330.5 752,-330.5 752,-330.5 692,-330.5 692,-330.5 686,-330.5 680,-324.5 680,-318.5 680,-318.5 680,-306.5 680,-306.5 680,-300.5 686,-294.5 692,-294.5"/>
<text text-anchor="middle" x="722" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge11" class="edge"><title>system_cpu_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M722,-294.37C722,-272.781 722,-235.412 722,-209.852"/>
<polygon fill="black" stroke="black" points="725.5,-209.701 722,-199.701 718.5,-209.701 725.5,-209.701"/>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node16" class="node"><title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M599.5,-294.5C599.5,-294.5 650.5,-294.5 650.5,-294.5 656.5,-294.5 662.5,-300.5 662.5,-306.5 662.5,-306.5 662.5,-318.5 662.5,-318.5 662.5,-324.5 656.5,-330.5 650.5,-330.5 650.5,-330.5 599.5,-330.5 599.5,-330.5 593.5,-330.5 587.5,-324.5 587.5,-318.5 587.5,-318.5 587.5,-306.5 587.5,-306.5 587.5,-300.5 593.5,-294.5 599.5,-294.5"/>
<text text-anchor="middle" x="625" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node17" class="node"><title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M507,-425.5C507,-425.5 537,-425.5 537,-425.5 543,-425.5 549,-431.5 549,-437.5 549,-437.5 549,-449.5 549,-449.5 549,-455.5 543,-461.5 537,-461.5 537,-461.5 507,-461.5 507,-461.5 501,-461.5 495,-455.5 495,-449.5 495,-449.5 495,-437.5 495,-437.5 495,-431.5 501,-425.5 507,-425.5"/>
<text text-anchor="middle" x="522" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge"><title>system_cpu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M536.365,-425.385C547.334,-412.241 562.766,-393.591 576,-377 585.992,-364.474 596.902,-350.379 605.885,-338.656"/>
<polygon fill="black" stroke="black" points="608.754,-340.666 612.045,-330.596 603.192,-336.416 608.754,-340.666"/>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node18" class="node"><title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M914,-294.5C914,-294.5 974,-294.5 974,-294.5 980,-294.5 986,-300.5 986,-306.5 986,-306.5 986,-318.5 986,-318.5 986,-324.5 980,-330.5 974,-330.5 974,-330.5 914,-330.5 914,-330.5 908,-330.5 902,-324.5 902,-318.5 902,-318.5 902,-306.5 902,-306.5 902,-300.5 908,-294.5 914,-294.5"/>
<text text-anchor="middle" x="944" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge13" class="edge"><title>system_cpu_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M921.61,-294.36C913.035,-288.464 902.923,-282.277 893,-278 836.374,-253.593 807.315,-283.017 758,-246 745.724,-236.785 737.005,-222.075 731.226,-209.132"/>
<polygon fill="black" stroke="black" points="734.394,-207.631 727.369,-199.7 727.914,-210.28 734.394,-207.631"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node20" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M492,-294.5C492,-294.5 552,-294.5 552,-294.5 558,-294.5 564,-300.5 564,-306.5 564,-306.5 564,-318.5 564,-318.5 564,-324.5 558,-330.5 552,-330.5 552,-330.5 492,-330.5 492,-330.5 486,-330.5 480,-324.5 480,-318.5 480,-318.5 480,-306.5 480,-306.5 480,-300.5 486,-294.5 492,-294.5"/>
<text text-anchor="middle" x="522" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge14" class="edge"><title>system_cpu_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M548.558,-294.37C584.122,-271.432 647.303,-230.68 686.799,-205.205"/>
<polygon fill="black" stroke="black" points="688.825,-208.063 695.332,-199.701 685.031,-202.18 688.825,-208.063"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node22" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M292,-294.5C292,-294.5 352,-294.5 352,-294.5 358,-294.5 364,-300.5 364,-306.5 364,-306.5 364,-318.5 364,-318.5 364,-324.5 358,-330.5 352,-330.5 352,-330.5 292,-330.5 292,-330.5 286,-330.5 280,-324.5 280,-318.5 280,-318.5 280,-306.5 280,-306.5 280,-300.5 286,-294.5 292,-294.5"/>
<text text-anchor="middle" x="322" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge15" class="edge"><title>system_cpu_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M346.188,-294.439C355.232,-288.621 365.791,-282.465 376,-278 483.355,-231.048 619.669,-201.547 684.485,-189.192"/>
<polygon fill="black" stroke="black" points="685.445,-192.573 694.627,-187.288 684.153,-185.693 685.445,-192.573"/>
</g>
</g>
</svg>
