{
  "module_name": "intel_vdsc_regs.h",
  "hash_id": "ef1b6ad9b062684e9ea65cf004605a0d6a4332085ca4fc2131e8d573aa088024",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_vdsc_regs.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_VDSC_REGS_H__\n#define __INTEL_VDSC_REGS_H__\n\n#include \"intel_display_reg_defs.h\"\n\n \n#define DSS_CTL1\t\t\t\t_MMIO(0x67400)\n#define  SPLITTER_ENABLE\t\t\t(1 << 31)\n#define  JOINER_ENABLE\t\t\t\t(1 << 30)\n#define  DUAL_LINK_MODE_INTERLEAVE\t\t(1 << 24)\n#define  DUAL_LINK_MODE_FRONTBACK\t\t(0 << 24)\n#define  OVERLAP_PIXELS_MASK\t\t\t(0xf << 16)\n#define  OVERLAP_PIXELS(pixels)\t\t\t((pixels) << 16)\n#define  LEFT_DL_BUF_TARGET_DEPTH_MASK\t\t(0xfff << 0)\n#define  LEFT_DL_BUF_TARGET_DEPTH(pixels)\t((pixels) << 0)\n#define  MAX_DL_BUFFER_TARGET_DEPTH\t\t0x5a0\n\n#define DSS_CTL2\t\t\t\t_MMIO(0x67404)\n#define  LEFT_BRANCH_VDSC_ENABLE\t\t(1 << 31)\n#define  RIGHT_BRANCH_VDSC_ENABLE\t\t(1 << 15)\n#define  RIGHT_DL_BUF_TARGET_DEPTH_MASK\t\t(0xfff << 0)\n#define  RIGHT_DL_BUF_TARGET_DEPTH(pixels)\t((pixels) << 0)\n\n#define _ICL_PIPE_DSS_CTL1_PB\t\t\t0x78200\n#define _ICL_PIPE_DSS_CTL1_PC\t\t\t0x78400\n#define ICL_PIPE_DSS_CTL1(pipe)\t\t\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_PIPE_DSS_CTL1_PB, \\\n\t\t\t\t\t\t\t   _ICL_PIPE_DSS_CTL1_PC)\n#define  BIG_JOINER_ENABLE\t\t\t(1 << 29)\n#define  MASTER_BIG_JOINER_ENABLE\t\t(1 << 28)\n#define  VGA_CENTERING_ENABLE\t\t\t(1 << 27)\n#define  SPLITTER_CONFIGURATION_MASK\t\tREG_GENMASK(26, 25)\n#define  SPLITTER_CONFIGURATION_2_SEGMENT\tREG_FIELD_PREP(SPLITTER_CONFIGURATION_MASK, 0)\n#define  SPLITTER_CONFIGURATION_4_SEGMENT\tREG_FIELD_PREP(SPLITTER_CONFIGURATION_MASK, 1)\n#define  UNCOMPRESSED_JOINER_MASTER\t\t(1 << 21)\n#define  UNCOMPRESSED_JOINER_SLAVE\t\t(1 << 20)\n\n#define _ICL_PIPE_DSS_CTL2_PB\t\t\t0x78204\n#define _ICL_PIPE_DSS_CTL2_PC\t\t\t0x78404\n#define ICL_PIPE_DSS_CTL2(pipe)\t\t\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_PIPE_DSS_CTL2_PB, \\\n\t\t\t\t\t\t\t   _ICL_PIPE_DSS_CTL2_PC)\n\n \n#define _MTL_DSC0_PICTURE_PARAMETER_SET_17_PB\t0x782B4\n#define _MTL_DSC1_PICTURE_PARAMETER_SET_17_PB\t0x783B4\n#define _MTL_DSC0_PICTURE_PARAMETER_SET_17_PC\t0x784B4\n#define _MTL_DSC1_PICTURE_PARAMETER_SET_17_PC\t0x785B4\n#define MTL_DSC0_PICTURE_PARAMETER_SET_17(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _MTL_DSC0_PICTURE_PARAMETER_SET_17_PB, \\\n\t\t\t\t\t\t\t   _MTL_DSC0_PICTURE_PARAMETER_SET_17_PC)\n#define MTL_DSC1_PICTURE_PARAMETER_SET_17(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _MTL_DSC1_PICTURE_PARAMETER_SET_17_PB, \\\n\t\t\t\t\t\t\t   _MTL_DSC1_PICTURE_PARAMETER_SET_17_PC)\n#define DSC_SL_BPG_OFFSET(offset)\t\t((offset) << 27)\n\n#define _MTL_DSC0_PICTURE_PARAMETER_SET_18_PB\t0x782B8\n#define _MTL_DSC1_PICTURE_PARAMETER_SET_18_PB\t0x783B8\n#define _MTL_DSC0_PICTURE_PARAMETER_SET_18_PC\t0x784B8\n#define _MTL_DSC1_PICTURE_PARAMETER_SET_18_PC\t0x785B8\n#define MTL_DSC0_PICTURE_PARAMETER_SET_18(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _MTL_DSC0_PICTURE_PARAMETER_SET_18_PB, \\\n\t\t\t\t\t\t\t   _MTL_DSC0_PICTURE_PARAMETER_SET_18_PC)\n#define MTL_DSC1_PICTURE_PARAMETER_SET_18(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _MTL_DSC1_PICTURE_PARAMETER_SET_18_PB, \\\n\t\t\t\t\t\t\t   _MTL_DSC1_PICTURE_PARAMETER_SET_18_PC)\n#define DSC_NSL_BPG_OFFSET(offset)\t\t((offset) << 16)\n#define DSC_SL_OFFSET_ADJ(offset)\t\t((offset) << 0)\n\n \n#define DSCA_PICTURE_PARAMETER_SET_0\t\t_MMIO(0x6B200)\n#define DSCC_PICTURE_PARAMETER_SET_0\t\t_MMIO(0x6BA00)\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_0_PB\t0x78270\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_0_PB\t0x78370\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_0_PC\t0x78470\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_0_PC\t0x78570\n#define ICL_DSC0_PICTURE_PARAMETER_SET_0(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_0_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_0_PC)\n#define ICL_DSC1_PICTURE_PARAMETER_SET_0(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_0_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_0_PC)\n#define  DSC_NATIVE_422_ENABLE\t\tBIT(23)\n#define  DSC_NATIVE_420_ENABLE\t\tBIT(22)\n#define  DSC_ALT_ICH_SEL\t\t(1 << 20)\n#define  DSC_VBR_ENABLE\t\t\t(1 << 19)\n#define  DSC_422_ENABLE\t\t\t(1 << 18)\n#define  DSC_COLOR_SPACE_CONVERSION\t(1 << 17)\n#define  DSC_BLOCK_PREDICTION\t\t(1 << 16)\n#define  DSC_LINE_BUF_DEPTH_SHIFT\t12\n#define  DSC_BPC_SHIFT\t\t\t8\n#define  DSC_VER_MIN_SHIFT\t\t4\n#define  DSC_VER_MAJ\t\t\t(0x1 << 0)\n\n#define DSCA_PICTURE_PARAMETER_SET_1\t\t_MMIO(0x6B204)\n#define DSCC_PICTURE_PARAMETER_SET_1\t\t_MMIO(0x6BA04)\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_1_PB\t0x78274\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_1_PB\t0x78374\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_1_PC\t0x78474\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_1_PC\t0x78574\n#define ICL_DSC0_PICTURE_PARAMETER_SET_1(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_1_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_1_PC)\n#define ICL_DSC1_PICTURE_PARAMETER_SET_1(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_1_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_1_PC)\n#define  DSC_BPP(bpp)\t\t\t\t((bpp) << 0)\n\n#define DSCA_PICTURE_PARAMETER_SET_2\t\t_MMIO(0x6B208)\n#define DSCC_PICTURE_PARAMETER_SET_2\t\t_MMIO(0x6BA08)\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_2_PB\t0x78278\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_2_PB\t0x78378\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_2_PC\t0x78478\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_2_PC\t0x78578\n#define ICL_DSC0_PICTURE_PARAMETER_SET_2(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_2_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_2_PC)\n#define ICL_DSC1_PICTURE_PARAMETER_SET_2(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t    _ICL_DSC1_PICTURE_PARAMETER_SET_2_PB, \\\n\t\t\t\t\t    _ICL_DSC1_PICTURE_PARAMETER_SET_2_PC)\n#define  DSC_PIC_WIDTH(pic_width)\t((pic_width) << 16)\n#define  DSC_PIC_HEIGHT(pic_height)\t((pic_height) << 0)\n\n#define DSCA_PICTURE_PARAMETER_SET_3\t\t_MMIO(0x6B20C)\n#define DSCC_PICTURE_PARAMETER_SET_3\t\t_MMIO(0x6BA0C)\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_3_PB\t0x7827C\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_3_PB\t0x7837C\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_3_PC\t0x7847C\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_3_PC\t0x7857C\n#define ICL_DSC0_PICTURE_PARAMETER_SET_3(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_3_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_3_PC)\n#define ICL_DSC1_PICTURE_PARAMETER_SET_3(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_3_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_3_PC)\n#define  DSC_SLICE_WIDTH(slice_width)   ((slice_width) << 16)\n#define  DSC_SLICE_HEIGHT(slice_height) ((slice_height) << 0)\n\n#define DSCA_PICTURE_PARAMETER_SET_4\t\t_MMIO(0x6B210)\n#define DSCC_PICTURE_PARAMETER_SET_4\t\t_MMIO(0x6BA10)\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_4_PB\t0x78280\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_4_PB\t0x78380\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_4_PC\t0x78480\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_4_PC\t0x78580\n#define ICL_DSC0_PICTURE_PARAMETER_SET_4(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_4_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_4_PC)\n#define ICL_DSC1_PICTURE_PARAMETER_SET_4(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_4_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_4_PC)\n#define  DSC_INITIAL_DEC_DELAY(dec_delay)       ((dec_delay) << 16)\n#define  DSC_INITIAL_XMIT_DELAY(xmit_delay)     ((xmit_delay) << 0)\n\n#define DSCA_PICTURE_PARAMETER_SET_5\t\t_MMIO(0x6B214)\n#define DSCC_PICTURE_PARAMETER_SET_5\t\t_MMIO(0x6BA14)\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_5_PB\t0x78284\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_5_PB\t0x78384\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_5_PC\t0x78484\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_5_PC\t0x78584\n#define ICL_DSC0_PICTURE_PARAMETER_SET_5(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_5_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_5_PC)\n#define ICL_DSC1_PICTURE_PARAMETER_SET_5(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_5_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_5_PC)\n#define  DSC_SCALE_DEC_INT(scale_dec)\t((scale_dec) << 16)\n#define  DSC_SCALE_INC_INT(scale_inc)\t\t((scale_inc) << 0)\n\n#define DSCA_PICTURE_PARAMETER_SET_6\t\t_MMIO(0x6B218)\n#define DSCC_PICTURE_PARAMETER_SET_6\t\t_MMIO(0x6BA18)\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_6_PB\t0x78288\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_6_PB\t0x78388\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_6_PC\t0x78488\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_6_PC\t0x78588\n#define ICL_DSC0_PICTURE_PARAMETER_SET_6(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_6_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_6_PC)\n#define ICL_DSC1_PICTURE_PARAMETER_SET_6(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_6_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_6_PC)\n#define  DSC_FLATNESS_MAX_QP(max_qp)\t\t((max_qp) << 24)\n#define  DSC_FLATNESS_MIN_QP(min_qp)\t\t((min_qp) << 16)\n#define  DSC_FIRST_LINE_BPG_OFFSET(offset)\t((offset) << 8)\n#define  DSC_INITIAL_SCALE_VALUE(value)\t\t((value) << 0)\n\n#define DSCA_PICTURE_PARAMETER_SET_7\t\t_MMIO(0x6B21C)\n#define DSCC_PICTURE_PARAMETER_SET_7\t\t_MMIO(0x6BA1C)\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_7_PB\t0x7828C\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_7_PB\t0x7838C\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_7_PC\t0x7848C\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_7_PC\t0x7858C\n#define ICL_DSC0_PICTURE_PARAMETER_SET_7(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t    _ICL_DSC0_PICTURE_PARAMETER_SET_7_PB, \\\n\t\t\t\t\t\t\t    _ICL_DSC0_PICTURE_PARAMETER_SET_7_PC)\n#define ICL_DSC1_PICTURE_PARAMETER_SET_7(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t    _ICL_DSC1_PICTURE_PARAMETER_SET_7_PB, \\\n\t\t\t\t\t\t\t    _ICL_DSC1_PICTURE_PARAMETER_SET_7_PC)\n#define  DSC_NFL_BPG_OFFSET(bpg_offset)\t\t((bpg_offset) << 16)\n#define  DSC_SLICE_BPG_OFFSET(bpg_offset)\t((bpg_offset) << 0)\n\n#define DSCA_PICTURE_PARAMETER_SET_8\t\t_MMIO(0x6B220)\n#define DSCC_PICTURE_PARAMETER_SET_8\t\t_MMIO(0x6BA20)\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_8_PB\t0x78290\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_8_PB\t0x78390\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_8_PC\t0x78490\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_8_PC\t0x78590\n#define ICL_DSC0_PICTURE_PARAMETER_SET_8(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_8_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_8_PC)\n#define ICL_DSC1_PICTURE_PARAMETER_SET_8(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_8_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_8_PC)\n#define  DSC_INITIAL_OFFSET(initial_offset)\t\t((initial_offset) << 16)\n#define  DSC_FINAL_OFFSET(final_offset)\t\t\t((final_offset) << 0)\n\n#define DSCA_PICTURE_PARAMETER_SET_9\t\t_MMIO(0x6B224)\n#define DSCC_PICTURE_PARAMETER_SET_9\t\t_MMIO(0x6BA24)\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_9_PB\t0x78294\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_9_PB\t0x78394\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_9_PC\t0x78494\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_9_PC\t0x78594\n#define ICL_DSC0_PICTURE_PARAMETER_SET_9(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_9_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_9_PC)\n#define ICL_DSC1_PICTURE_PARAMETER_SET_9(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_9_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_9_PC)\n#define  DSC_RC_EDGE_FACTOR(rc_edge_fact)\t((rc_edge_fact) << 16)\n#define  DSC_RC_MODEL_SIZE(rc_model_size)\t((rc_model_size) << 0)\n\n#define DSCA_PICTURE_PARAMETER_SET_10\t\t_MMIO(0x6B228)\n#define DSCC_PICTURE_PARAMETER_SET_10\t\t_MMIO(0x6BA28)\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_10_PB\t0x78298\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_10_PB\t0x78398\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_10_PC\t0x78498\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_10_PC\t0x78598\n#define ICL_DSC0_PICTURE_PARAMETER_SET_10(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_10_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_10_PC)\n#define ICL_DSC1_PICTURE_PARAMETER_SET_10(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_10_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_10_PC)\n#define  DSC_RC_TARGET_OFF_LOW(rc_tgt_off_low)\t\t((rc_tgt_off_low) << 20)\n#define  DSC_RC_TARGET_OFF_HIGH(rc_tgt_off_high)\t((rc_tgt_off_high) << 16)\n#define  DSC_RC_QUANT_INC_LIMIT1(lim)\t\t\t((lim) << 8)\n#define  DSC_RC_QUANT_INC_LIMIT0(lim)\t\t\t((lim) << 0)\n\n#define DSCA_PICTURE_PARAMETER_SET_11\t\t_MMIO(0x6B22C)\n#define DSCC_PICTURE_PARAMETER_SET_11\t\t_MMIO(0x6BA2C)\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_11_PB\t0x7829C\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_11_PB\t0x7839C\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_11_PC\t0x7849C\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_11_PC\t0x7859C\n#define ICL_DSC0_PICTURE_PARAMETER_SET_11(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_11_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_11_PC)\n#define ICL_DSC1_PICTURE_PARAMETER_SET_11(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_11_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_11_PC)\n\n#define DSCA_PICTURE_PARAMETER_SET_12\t\t_MMIO(0x6B260)\n#define DSCC_PICTURE_PARAMETER_SET_12\t\t_MMIO(0x6BA60)\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_12_PB\t0x782A0\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_12_PB\t0x783A0\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_12_PC\t0x784A0\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_12_PC\t0x785A0\n#define ICL_DSC0_PICTURE_PARAMETER_SET_12(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_12_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_12_PC)\n#define ICL_DSC1_PICTURE_PARAMETER_SET_12(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_12_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_12_PC)\n\n#define DSCA_PICTURE_PARAMETER_SET_13\t\t_MMIO(0x6B264)\n#define DSCC_PICTURE_PARAMETER_SET_13\t\t_MMIO(0x6BA64)\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_13_PB\t0x782A4\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_13_PB\t0x783A4\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_13_PC\t0x784A4\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_13_PC\t0x785A4\n#define ICL_DSC0_PICTURE_PARAMETER_SET_13(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_13_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_13_PC)\n#define ICL_DSC1_PICTURE_PARAMETER_SET_13(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_13_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_13_PC)\n\n#define DSCA_PICTURE_PARAMETER_SET_14\t\t_MMIO(0x6B268)\n#define DSCC_PICTURE_PARAMETER_SET_14\t\t_MMIO(0x6BA68)\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_14_PB\t0x782A8\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_14_PB\t0x783A8\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_14_PC\t0x784A8\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_14_PC\t0x785A8\n#define ICL_DSC0_PICTURE_PARAMETER_SET_14(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_14_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_14_PC)\n#define ICL_DSC1_PICTURE_PARAMETER_SET_14(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_14_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_14_PC)\n\n#define DSCA_PICTURE_PARAMETER_SET_15\t\t_MMIO(0x6B26C)\n#define DSCC_PICTURE_PARAMETER_SET_15\t\t_MMIO(0x6BA6C)\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_15_PB\t0x782AC\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_15_PB\t0x783AC\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_15_PC\t0x784AC\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_15_PC\t0x785AC\n#define ICL_DSC0_PICTURE_PARAMETER_SET_15(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_15_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_15_PC)\n#define ICL_DSC1_PICTURE_PARAMETER_SET_15(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_15_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_15_PC)\n\n#define DSCA_PICTURE_PARAMETER_SET_16\t\t_MMIO(0x6B270)\n#define DSCC_PICTURE_PARAMETER_SET_16\t\t_MMIO(0x6BA70)\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_16_PB\t0x782B0\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_16_PB\t0x783B0\n#define _ICL_DSC0_PICTURE_PARAMETER_SET_16_PC\t0x784B0\n#define _ICL_DSC1_PICTURE_PARAMETER_SET_16_PC\t0x785B0\n#define ICL_DSC0_PICTURE_PARAMETER_SET_16(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_16_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC0_PICTURE_PARAMETER_SET_16_PC)\n#define ICL_DSC1_PICTURE_PARAMETER_SET_16(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_16_PB, \\\n\t\t\t\t\t\t\t   _ICL_DSC1_PICTURE_PARAMETER_SET_16_PC)\n#define  DSC_SLICE_ROW_PER_FRAME(slice_row_per_frame)\t((slice_row_per_frame) << 20)\n#define  DSC_SLICE_PER_LINE(slice_per_line)\t\t((slice_per_line) << 16)\n#define  DSC_SLICE_CHUNK_SIZE(slice_chunk_size)\t\t((slice_chunk_size) << 0)\n\n \n#define DSCA_RC_BUF_THRESH_0\t\t\t_MMIO(0x6B230)\n#define DSCA_RC_BUF_THRESH_0_UDW\t\t_MMIO(0x6B230 + 4)\n#define DSCC_RC_BUF_THRESH_0\t\t\t_MMIO(0x6BA30)\n#define DSCC_RC_BUF_THRESH_0_UDW\t\t_MMIO(0x6BA30 + 4)\n#define _ICL_DSC0_RC_BUF_THRESH_0_PB\t\t(0x78254)\n#define _ICL_DSC0_RC_BUF_THRESH_0_UDW_PB\t(0x78254 + 4)\n#define _ICL_DSC1_RC_BUF_THRESH_0_PB\t\t(0x78354)\n#define _ICL_DSC1_RC_BUF_THRESH_0_UDW_PB\t(0x78354 + 4)\n#define _ICL_DSC0_RC_BUF_THRESH_0_PC\t\t(0x78454)\n#define _ICL_DSC0_RC_BUF_THRESH_0_UDW_PC\t(0x78454 + 4)\n#define _ICL_DSC1_RC_BUF_THRESH_0_PC\t\t(0x78554)\n#define _ICL_DSC1_RC_BUF_THRESH_0_UDW_PC\t(0x78554 + 4)\n#define ICL_DSC0_RC_BUF_THRESH_0(pipe)\t\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t_ICL_DSC0_RC_BUF_THRESH_0_PB, \\\n\t\t\t\t\t\t_ICL_DSC0_RC_BUF_THRESH_0_PC)\n#define ICL_DSC0_RC_BUF_THRESH_0_UDW(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t_ICL_DSC0_RC_BUF_THRESH_0_UDW_PB, \\\n\t\t\t\t\t\t_ICL_DSC0_RC_BUF_THRESH_0_UDW_PC)\n#define ICL_DSC1_RC_BUF_THRESH_0(pipe)\t\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t_ICL_DSC1_RC_BUF_THRESH_0_PB, \\\n\t\t\t\t\t\t_ICL_DSC1_RC_BUF_THRESH_0_PC)\n#define ICL_DSC1_RC_BUF_THRESH_0_UDW(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t_ICL_DSC1_RC_BUF_THRESH_0_UDW_PB, \\\n\t\t\t\t\t\t_ICL_DSC1_RC_BUF_THRESH_0_UDW_PC)\n\n#define DSCA_RC_BUF_THRESH_1\t\t\t_MMIO(0x6B238)\n#define DSCA_RC_BUF_THRESH_1_UDW\t\t_MMIO(0x6B238 + 4)\n#define DSCC_RC_BUF_THRESH_1\t\t\t_MMIO(0x6BA38)\n#define DSCC_RC_BUF_THRESH_1_UDW\t\t_MMIO(0x6BA38 + 4)\n#define _ICL_DSC0_RC_BUF_THRESH_1_PB\t\t(0x7825C)\n#define _ICL_DSC0_RC_BUF_THRESH_1_UDW_PB\t(0x7825C + 4)\n#define _ICL_DSC1_RC_BUF_THRESH_1_PB\t\t(0x7835C)\n#define _ICL_DSC1_RC_BUF_THRESH_1_UDW_PB\t(0x7835C + 4)\n#define _ICL_DSC0_RC_BUF_THRESH_1_PC\t\t(0x7845C)\n#define _ICL_DSC0_RC_BUF_THRESH_1_UDW_PC\t(0x7845C + 4)\n#define _ICL_DSC1_RC_BUF_THRESH_1_PC\t\t(0x7855C)\n#define _ICL_DSC1_RC_BUF_THRESH_1_UDW_PC\t(0x7855C + 4)\n#define ICL_DSC0_RC_BUF_THRESH_1(pipe)\t\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t_ICL_DSC0_RC_BUF_THRESH_1_PB, \\\n\t\t\t\t\t\t_ICL_DSC0_RC_BUF_THRESH_1_PC)\n#define ICL_DSC0_RC_BUF_THRESH_1_UDW(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t_ICL_DSC0_RC_BUF_THRESH_1_UDW_PB, \\\n\t\t\t\t\t\t_ICL_DSC0_RC_BUF_THRESH_1_UDW_PC)\n#define ICL_DSC1_RC_BUF_THRESH_1(pipe)\t\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t_ICL_DSC1_RC_BUF_THRESH_1_PB, \\\n\t\t\t\t\t\t_ICL_DSC1_RC_BUF_THRESH_1_PC)\n#define ICL_DSC1_RC_BUF_THRESH_1_UDW(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t_ICL_DSC1_RC_BUF_THRESH_1_UDW_PB, \\\n\t\t\t\t\t\t_ICL_DSC1_RC_BUF_THRESH_1_UDW_PC)\n\n \n#define DSCA_RC_RANGE_PARAMETERS_0\t\t_MMIO(0x6B240)\n#define DSCA_RC_RANGE_PARAMETERS_0_UDW\t\t_MMIO(0x6B240 + 4)\n#define DSCC_RC_RANGE_PARAMETERS_0\t\t_MMIO(0x6BA40)\n#define DSCC_RC_RANGE_PARAMETERS_0_UDW\t\t_MMIO(0x6BA40 + 4)\n#define _ICL_DSC0_RC_RANGE_PARAMETERS_0_PB\t(0x78208)\n#define _ICL_DSC0_RC_RANGE_PARAMETERS_0_UDW_PB\t(0x78208 + 4)\n#define _ICL_DSC1_RC_RANGE_PARAMETERS_0_PB\t(0x78308)\n#define _ICL_DSC1_RC_RANGE_PARAMETERS_0_UDW_PB\t(0x78308 + 4)\n#define _ICL_DSC0_RC_RANGE_PARAMETERS_0_PC\t(0x78408)\n#define _ICL_DSC0_RC_RANGE_PARAMETERS_0_UDW_PC\t(0x78408 + 4)\n#define _ICL_DSC1_RC_RANGE_PARAMETERS_0_PC\t(0x78508)\n#define _ICL_DSC1_RC_RANGE_PARAMETERS_0_UDW_PC\t(0x78508 + 4)\n#define ICL_DSC0_RC_RANGE_PARAMETERS_0(pipe)\t\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t_ICL_DSC0_RC_RANGE_PARAMETERS_0_PB, \\\n\t\t\t\t\t\t\t_ICL_DSC0_RC_RANGE_PARAMETERS_0_PC)\n#define ICL_DSC0_RC_RANGE_PARAMETERS_0_UDW(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t_ICL_DSC0_RC_RANGE_PARAMETERS_0_UDW_PB, \\\n\t\t\t\t\t\t\t_ICL_DSC0_RC_RANGE_PARAMETERS_0_UDW_PC)\n#define ICL_DSC1_RC_RANGE_PARAMETERS_0(pipe)\t\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t_ICL_DSC1_RC_RANGE_PARAMETERS_0_PB, \\\n\t\t\t\t\t\t\t_ICL_DSC1_RC_RANGE_PARAMETERS_0_PC)\n#define ICL_DSC1_RC_RANGE_PARAMETERS_0_UDW(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t_ICL_DSC1_RC_RANGE_PARAMETERS_0_UDW_PB, \\\n\t\t\t\t\t\t\t_ICL_DSC1_RC_RANGE_PARAMETERS_0_UDW_PC)\n#define RC_BPG_OFFSET_SHIFT\t\t\t10\n#define RC_MAX_QP_SHIFT\t\t\t\t5\n#define RC_MIN_QP_SHIFT\t\t\t\t0\n\n#define DSCA_RC_RANGE_PARAMETERS_1\t\t_MMIO(0x6B248)\n#define DSCA_RC_RANGE_PARAMETERS_1_UDW\t\t_MMIO(0x6B248 + 4)\n#define DSCC_RC_RANGE_PARAMETERS_1\t\t_MMIO(0x6BA48)\n#define DSCC_RC_RANGE_PARAMETERS_1_UDW\t\t_MMIO(0x6BA48 + 4)\n#define _ICL_DSC0_RC_RANGE_PARAMETERS_1_PB\t(0x78210)\n#define _ICL_DSC0_RC_RANGE_PARAMETERS_1_UDW_PB\t(0x78210 + 4)\n#define _ICL_DSC1_RC_RANGE_PARAMETERS_1_PB\t(0x78310)\n#define _ICL_DSC1_RC_RANGE_PARAMETERS_1_UDW_PB\t(0x78310 + 4)\n#define _ICL_DSC0_RC_RANGE_PARAMETERS_1_PC\t(0x78410)\n#define _ICL_DSC0_RC_RANGE_PARAMETERS_1_UDW_PC\t(0x78410 + 4)\n#define _ICL_DSC1_RC_RANGE_PARAMETERS_1_PC\t(0x78510)\n#define _ICL_DSC1_RC_RANGE_PARAMETERS_1_UDW_PC\t(0x78510 + 4)\n#define ICL_DSC0_RC_RANGE_PARAMETERS_1(pipe)\t\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t_ICL_DSC0_RC_RANGE_PARAMETERS_1_PB, \\\n\t\t\t\t\t\t\t_ICL_DSC0_RC_RANGE_PARAMETERS_1_PC)\n#define ICL_DSC0_RC_RANGE_PARAMETERS_1_UDW(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t_ICL_DSC0_RC_RANGE_PARAMETERS_1_UDW_PB, \\\n\t\t\t\t\t\t\t_ICL_DSC0_RC_RANGE_PARAMETERS_1_UDW_PC)\n#define ICL_DSC1_RC_RANGE_PARAMETERS_1(pipe)\t\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t_ICL_DSC1_RC_RANGE_PARAMETERS_1_PB, \\\n\t\t\t\t\t\t\t_ICL_DSC1_RC_RANGE_PARAMETERS_1_PC)\n#define ICL_DSC1_RC_RANGE_PARAMETERS_1_UDW(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t_ICL_DSC1_RC_RANGE_PARAMETERS_1_UDW_PB, \\\n\t\t\t\t\t\t\t_ICL_DSC1_RC_RANGE_PARAMETERS_1_UDW_PC)\n\n#define DSCA_RC_RANGE_PARAMETERS_2\t\t_MMIO(0x6B250)\n#define DSCA_RC_RANGE_PARAMETERS_2_UDW\t\t_MMIO(0x6B250 + 4)\n#define DSCC_RC_RANGE_PARAMETERS_2\t\t_MMIO(0x6BA50)\n#define DSCC_RC_RANGE_PARAMETERS_2_UDW\t\t_MMIO(0x6BA50 + 4)\n#define _ICL_DSC0_RC_RANGE_PARAMETERS_2_PB\t(0x78218)\n#define _ICL_DSC0_RC_RANGE_PARAMETERS_2_UDW_PB\t(0x78218 + 4)\n#define _ICL_DSC1_RC_RANGE_PARAMETERS_2_PB\t(0x78318)\n#define _ICL_DSC1_RC_RANGE_PARAMETERS_2_UDW_PB\t(0x78318 + 4)\n#define _ICL_DSC0_RC_RANGE_PARAMETERS_2_PC\t(0x78418)\n#define _ICL_DSC0_RC_RANGE_PARAMETERS_2_UDW_PC\t(0x78418 + 4)\n#define _ICL_DSC1_RC_RANGE_PARAMETERS_2_PC\t(0x78518)\n#define _ICL_DSC1_RC_RANGE_PARAMETERS_2_UDW_PC\t(0x78518 + 4)\n#define ICL_DSC0_RC_RANGE_PARAMETERS_2(pipe)\t\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t_ICL_DSC0_RC_RANGE_PARAMETERS_2_PB, \\\n\t\t\t\t\t\t\t_ICL_DSC0_RC_RANGE_PARAMETERS_2_PC)\n#define ICL_DSC0_RC_RANGE_PARAMETERS_2_UDW(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t_ICL_DSC0_RC_RANGE_PARAMETERS_2_UDW_PB, \\\n\t\t\t\t\t\t\t_ICL_DSC0_RC_RANGE_PARAMETERS_2_UDW_PC)\n#define ICL_DSC1_RC_RANGE_PARAMETERS_2(pipe)\t\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t_ICL_DSC1_RC_RANGE_PARAMETERS_2_PB, \\\n\t\t\t\t\t\t\t_ICL_DSC1_RC_RANGE_PARAMETERS_2_PC)\n#define ICL_DSC1_RC_RANGE_PARAMETERS_2_UDW(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t_ICL_DSC1_RC_RANGE_PARAMETERS_2_UDW_PB, \\\n\t\t\t\t\t\t\t_ICL_DSC1_RC_RANGE_PARAMETERS_2_UDW_PC)\n\n#define DSCA_RC_RANGE_PARAMETERS_3\t\t_MMIO(0x6B258)\n#define DSCA_RC_RANGE_PARAMETERS_3_UDW\t\t_MMIO(0x6B258 + 4)\n#define DSCC_RC_RANGE_PARAMETERS_3\t\t_MMIO(0x6BA58)\n#define DSCC_RC_RANGE_PARAMETERS_3_UDW\t\t_MMIO(0x6BA58 + 4)\n#define _ICL_DSC0_RC_RANGE_PARAMETERS_3_PB\t(0x78220)\n#define _ICL_DSC0_RC_RANGE_PARAMETERS_3_UDW_PB\t(0x78220 + 4)\n#define _ICL_DSC1_RC_RANGE_PARAMETERS_3_PB\t(0x78320)\n#define _ICL_DSC1_RC_RANGE_PARAMETERS_3_UDW_PB\t(0x78320 + 4)\n#define _ICL_DSC0_RC_RANGE_PARAMETERS_3_PC\t(0x78420)\n#define _ICL_DSC0_RC_RANGE_PARAMETERS_3_UDW_PC\t(0x78420 + 4)\n#define _ICL_DSC1_RC_RANGE_PARAMETERS_3_PC\t(0x78520)\n#define _ICL_DSC1_RC_RANGE_PARAMETERS_3_UDW_PC\t(0x78520 + 4)\n#define ICL_DSC0_RC_RANGE_PARAMETERS_3(pipe)\t\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t_ICL_DSC0_RC_RANGE_PARAMETERS_3_PB, \\\n\t\t\t\t\t\t\t_ICL_DSC0_RC_RANGE_PARAMETERS_3_PC)\n#define ICL_DSC0_RC_RANGE_PARAMETERS_3_UDW(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t_ICL_DSC0_RC_RANGE_PARAMETERS_3_UDW_PB, \\\n\t\t\t\t\t\t\t_ICL_DSC0_RC_RANGE_PARAMETERS_3_UDW_PC)\n#define ICL_DSC1_RC_RANGE_PARAMETERS_3(pipe)\t\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t_ICL_DSC1_RC_RANGE_PARAMETERS_3_PB, \\\n\t\t\t\t\t\t\t_ICL_DSC1_RC_RANGE_PARAMETERS_3_PC)\n#define ICL_DSC1_RC_RANGE_PARAMETERS_3_UDW(pipe)\t_MMIO_PIPE((pipe) - PIPE_B, \\\n\t\t\t\t\t\t\t_ICL_DSC1_RC_RANGE_PARAMETERS_3_UDW_PB, \\\n\t\t\t\t\t\t\t_ICL_DSC1_RC_RANGE_PARAMETERS_3_UDW_PC)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}