<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.sysbios.family.arm.ducati.Core</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/* 
</span>     2    <span class="comment"> * Copyright (c) 2012, Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> * */</span>
    32    <span class="comment">/*
</span>    33    <span class="comment"> *  ======== Core.xdc ========
</span>    34    <span class="comment"> *  
</span>    35    <span class="comment"> */</span>
    36    
    37    import xdc.runtime.Error;
    38    import ti.sysbios.family.arm.ducati.GateSmp;
    39    
    40    <span class="xdoc">/*!
</span>    41    <span class="xdoc"> *  ======== Core ========
</span>    42    <span class="xdoc"> *  Core Identification Module.
</span>    43    <span class="xdoc"> *
</span>    44    <span class="xdoc"> *  The Core module is used to define which core within a dual core 
</span>    45    <span class="xdoc"> *  "Ducati" subsystem an application is being built for.
</span>    46    <span class="xdoc"> *  
</span>    47    <span class="xdoc"> *  At runtime, a comparison is made between the configured Core.id
</span>    48    <span class="xdoc"> *  and the value of PID0 (at address 0xe00fffe0). If they do not
</span>    49    <span class="xdoc"> *  agree, an Error is raised.
</span>    50    <span class="xdoc"> *
</span>    51    <span class="xdoc"> *  Use of this module has the side effect of configuring default
</span>    52    <span class="xdoc"> *  interrupt vector table placements for Core 0 and Core 1 if
</span>    53    <span class="xdoc"> *  they haven't already been specified by the
</span>    54    <span class="xdoc"> *  {<b>@link</b> ti.sysbios.family.arm.m3.Hwi#vectorTableAddress Hwi.vectorTableAddress} 
</span>    55    <span class="xdoc"> *  config parameter.
</span>    56    <span class="xdoc"> *
</span>    57    <span class="xdoc"> *  Core 0's default vector table placement is at 0x400.
</span>    58    <span class="xdoc"> *
</span>    59    <span class="xdoc"> *  Core 1's default vector table placement is at 0x800.
</span>    60    <span class="xdoc"> */</span>
    61    
    62    @ModuleStartup          <span class="comment">/* to configure static timers */</span>
    63    
    64    <span class=key>module</span> Core <span class=key>inherits</span> ti.sysbios.interfaces.ICore
    65    {
    66        <span class="xdoc">/*! Hwi scheduler lock bits */</span>
    67        <span class=key>const</span> UInt HWI_SCHEDULER_LOCK = 0x0001;
    68    
    69        <span class="xdoc">/*! Swi scheduler lock bits */</span>
    70        <span class=key>const</span> UInt SWI_SCHEDULER_LOCK = 0x0002;
    71    
    72        <span class="xdoc">/*! Task scheduler lock bits */</span>
    73        <span class=key>const</span> UInt TASK_SCHEDULER_LOCK = 0x0004;
    74    
    75        <span class="xdoc">/*!
</span>    76    <span class="xdoc">     *  Error raised if Core.id does not match the contents
</span>    77    <span class="xdoc">     *  of PID0 (at 0xE00FFFE0).
</span>    78    <span class="xdoc">     */</span>
    79        <span class=key>config</span> Error.Id E_mismatchedIds = {
    80            msg: <span class="string">"E_mismatchedIds: Core_Id: %d does not match hardware core Id: %d"</span>
    81        };
    82    
    83        <span class=key>override</span> <span class=key>config</span> UInt numCores = 2;
    84    
    85        <span class="xdoc">/*!
</span>    86    <span class="xdoc">     *  Non SMP Ducati Core ID, default is Core 0
</span>    87    <span class="xdoc">     *
</span>    88    <span class="xdoc">     *  Used for making static decisions based on Core ID
</span>    89    <span class="xdoc">     */</span>
    90        <span class=key>config</span> UInt id = 0;
    91    
    92        <span class="xdoc">/*!
</span>    93    <span class="xdoc">     *  Core 1's interrupt stack size, default is Program.stack.
</span>    94    <span class="xdoc">     */</span>
    95        <span class=key>config</span> SizeT core1HwiStackSize;
    96    
    97        @Macro
    98        <span class=key>override</span> UInt hwiDisable();
    99    
   100        @Macro
   101        <span class=key>override</span> UInt hwiEnable();
   102    
   103        @Macro
   104        <span class=key>override</span> Void hwiRestore(UInt key);
   105    
   106        <span class="xdoc">/*!
</span>   107    <span class="xdoc">     *  ======== syncExits ========
</span>   108    <span class="xdoc">     *  synchronize exits for all cores
</span>   109    <span class="xdoc">     *
</span>   110    <span class="xdoc">     *  If flag set to true, then the first core that exits
</span>   111    <span class="xdoc">     *  (calls BIOS_exit), interrupts the other core and
</span>   112    <span class="xdoc">     *  waits for it to exit.
</span>   113    <span class="xdoc">     */</span>
   114         <span class=key>config</span> Bool syncExits = <span class=key>true</span>;
   115    
   116    <span class=key>internal</span>:
   117    
   118        <span class=key>config</span> GateSmp.Handle gate;
   119    
   120        <span class="comment">/*
</span>   121    <span class="comment">     *  ======== hwiFunc ========
</span>   122    <span class="comment">     *
</span>   123    <span class="comment">     *  Hwi func attached to Core.interruptCore()
</span>   124    <span class="comment">     */</span>
   125        Void hwiFunc(UArg arg);
   126    
   127        <span class="comment">/*
</span>   128    <span class="comment">     *  ======== startCore1 ========
</span>   129    <span class="comment">     *
</span>   130    <span class="comment">     *  Installed as Task.startHookFunc
</span>   131    <span class="comment">     *  Called by Core 0
</span>   132    <span class="comment">     */</span>
   133        Void startCore1();
   134    
   135        <span class="comment">/*
</span>   136    <span class="comment">     *  ======== core1Startup ========
</span>   137    <span class="comment">     *
</span>   138    <span class="comment">     *  Core 1's first function
</span>   139    <span class="comment">     *  begins at the same time 
</span>   140    <span class="comment">     */</span>
   141        Void core1Startup();
   142    
   143        <span class="xdoc">/*!
</span>   144    <span class="xdoc">     *  ======== atexit ========
</span>   145    <span class="xdoc">     *  atexit() func used to signal the other core to halt
</span>   146    <span class="xdoc">     */</span>
   147        Void atexit(Int arg);
   148    
   149        <span class=key>struct</span> Module_State {
   150            volatile Bool    exitFlag;  <span class="comment">/* if true in Core_hwiFunc(), then jump to exit */</span>
   151            Bool             gateEntered[2];
   152            UInt             schedulerInts[2];
   153            Char             core1HwiStack[];
   154        };
   155    }
   156    
   157    <span class="comment">/*
</span>   158    <span class="comment"> *  @(#) ti.sysbios.family.arm.ducati; 2, 0, 0, 0,331; 11-7-2012 12:40:55; /db/vtree/library/trees/avala/avala-r22x/src/ xlibrary
</span>   159    <span class="comment">
</span>   160    <span class="comment"> */</span>
   161    
</pre>
</body></html>
