// Seed: 2782212657
module module_0 ();
  parameter id_1#(!-1, -1'h0 > {~-1{id_1}}, 1'b0) = 1 + -1'b0;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
  reg id_8, \id_9 ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  initial
    if (id_2 | -1) id_1 = id_4;
    else id_8 <= -1;
endmodule
