<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - gaussianF_ip_src_row2_linebuffer.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../gaussianF_ip_src_row2_linebuffer.vhd" target="rtwreport_document_frame" id="linkToText_plain">gaussianF_ip_src_row2_linebuffer.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdl_prj1\hdlsrc\gaussianFilter\gaussianF_ip_src_row2_linebuffer.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2024-06-04 12:57:05</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Module: gaussianF_ip_src_row2_linebuffer</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Source Path: NeighborhoodCreator_3x3/row2_linebuffer</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- Hierarchy Level: 4</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- Model version: 8.37</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- </span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="19">   19   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="20">   20   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="21">   21   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="22">   22   </a>
</span><span><a class="LN" name="23">   23   </a><span class="KW">ENTITY</span> gaussianF_ip_src_row2_linebuffer <span class="KW">IS</span>
</span><span><a class="LN" name="24">   24   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="25">   25   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="26">   26   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="27">   27   </a>        sample_in                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" name="28">   28   </a>        onEndVals_in                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="29">   29   </a>        valid                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="30">   30   </a>        isLastSample                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="31">   31   </a>        sample                            :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" name="32">   32   </a>        onEndVals                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="33">   33   </a>        );
</span><span><a class="LN" name="34">   34   </a><span class="KW">END</span> gaussianF_ip_src_row2_linebuffer;
</span><span><a class="LN" name="35">   35   </a>
</span><span><a class="LN" name="36">   36   </a>
</span><span><a class="LN" name="37">   37   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> gaussianF_ip_src_row2_linebuffer <span class="KW">IS</span>
</span><span><a class="LN" name="38">   38   </a>
</span><span><a class="LN" name="39">   39   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" name="40">   40   </a>  <span class="KW">COMPONENT</span> gaussianF_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" name="41">   41   </a>    <span class="KW">GENERIC</span>( AddrWidth                    : integer;
</span><span><a class="LN" name="42">   42   </a>             DataWidth                    : integer
</span><span><a class="LN" name="43">   43   </a>             );
</span><span><a class="LN" name="44">   44   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="45">   45   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="46">   46   </a>          wr_din                          :   <span class="KW">IN</span>    std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" name="47">   47   </a>          wr_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" name="48">   48   </a>          wr_en                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="49">   49   </a>          rd_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" name="50">   50   </a>          dout                            :   <span class="KW">OUT</span>   std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- generic width</span>
</span><span><a class="LN" name="51">   51   </a>          );
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="53">   53   </a>
</span><span><a class="LN" name="54">   54   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : gaussianF_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" name="56">   56   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.gaussianF_ip_src_SimpleDualPortRAM_generic(rtl);
</span><span><a class="LN" name="57">   57   </a>
</span><span><a class="LN" name="58">   58   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">SIGNAL</span> wrEn_1                           : std_logic;
</span><span><a class="LN" name="60">   60   </a>  <span class="KW">SIGNAL</span> endValsLoad_1                    : std_logic;
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">SIGNAL</span> endValsCount_loadValue_1         : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="62">   62   </a>  <span class="KW">SIGNAL</span> onEndVals_1                      : std_logic;
</span><span><a class="LN" name="63">   63   </a>  <span class="KW">SIGNAL</span> endValsCount_1                   : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="64">   64   </a>  <span class="KW">SIGNAL</span> rdEn_1                           : std_logic;
</span><span><a class="LN" name="65">   65   </a>  <span class="KW">SIGNAL</span> enb_2                            : std_logic;
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">SIGNAL</span> wrAddr_1                         : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="67">   67   </a>  <span class="KW">SIGNAL</span> rdAddrLoad_1                     : std_logic;
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">SIGNAL</span> wrAddrIsMax_1                    : std_logic;
</span><span><a class="LN" name="69">   69   </a>  <span class="KW">SIGNAL</span> one_1                            : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="70">   70   </a>  <span class="KW">SIGNAL</span> wrAddrPlusOne_1                  : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">SIGNAL</span> zero_1                           : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">SIGNAL</span> wrAddrIncr_1                     : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">SIGNAL</span> wrAddrNext_1                     : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">SIGNAL</span> rdAddr_1                         : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="75">   75   </a>  <span class="KW">SIGNAL</span> ram                              : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">SIGNAL</span> sample_1                         : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="77">   77   </a>  <span class="KW">SIGNAL</span> sample_hold_1                    : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="78">   78   </a>
</span><span><a class="LN" name="79">   79   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="80">   80   </a>  u_ram_generic : gaussianF_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" name="81">   81   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 10,
</span><span><a class="LN" name="82">   82   </a>                 DataWidth =&gt; 32
</span><span><a class="LN" name="83">   83   </a>                 )
</span><span><a class="LN" name="84">   84   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="85">   85   </a>              enb =&gt; enb,
</span><span><a class="LN" name="86">   86   </a>              wr_din =&gt; sample_in,
</span><span><a class="LN" name="87">   87   </a>              wr_addr =&gt; std_logic_vector(wrAddr_1),
</span><span><a class="LN" name="88">   88   </a>              wr_en =&gt; wrEn_1,
</span><span><a class="LN" name="89">   89   </a>              rd_addr =&gt; std_logic_vector(rdAddr_1),
</span><span><a class="LN" name="90">   90   </a>              dout =&gt; ram
</span><span><a class="LN" name="91">   91   </a>              );
</span><span><a class="LN" name="92">   92   </a>
</span><span><a class="LN" name="93">   93   </a>  wrEn_1 &lt;= valid <span class="KW">OR</span> onEndVals_in;
</span><span><a class="LN" name="94">   94   </a>
</span><span><a class="LN" name="95">   95   </a>  endValsLoad_1 &lt;= onEndVals_in <span class="KW">OR</span> isLastSample;
</span><span><a class="LN" name="96">   96   </a>
</span><span><a class="LN" name="97">   97   </a>  endValsCount_loadValue_1 &lt;= to_unsigned(16#001#, 10);
</span><span><a class="LN" name="98">   98   </a>
</span><span><a class="LN" name="99">   99   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" name="100">  100   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" name="101">  101   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" name="102">  102   </a>  <span class="CT">--  count to value  = 750</span>
</span><span><a class="LN" name="103">  103   </a>  endValsCount_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="104">  104   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="105">  105   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="106">  106   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="107">  107   </a>        endValsCount_1 &lt;= to_unsigned(16#000#, 10);
</span><span><a class="LN" name="108">  108   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="109">  109   </a>        <span class="KW">IF</span> endValsLoad_1 = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="110">  110   </a>          endValsCount_1 &lt;= endValsCount_loadValue_1;
</span><span><a class="LN" name="111">  111   </a>        <span class="KW">ELSIF</span> onEndVals_1 = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="112">  112   </a>          <span class="KW">IF</span> endValsCount_1 &gt;= to_unsigned(16#2EE#, 10) <span class="KW">THEN</span> 
</span><span><a class="LN" name="113">  113   </a>            endValsCount_1 &lt;= to_unsigned(16#000#, 10);
</span><span><a class="LN" name="114">  114   </a>          <span class="KW">ELSE</span> 
</span><span><a class="LN" name="115">  115   </a>            endValsCount_1 &lt;= endValsCount_1 + to_unsigned(16#001#, 10);
</span><span><a class="LN" name="116">  116   </a>          <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="117">  117   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="118">  118   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="119">  119   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="120">  120   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> endValsCount_process;
</span><span><a class="LN" name="121">  121   </a>
</span><span><a class="LN" name="122">  122   </a>
</span><span><a class="LN" name="123">  123   </a>  
</span><span><a class="LN" name="124">  124   </a>  onEndVals_1 &lt;= '1' <span class="KW">WHEN</span> endValsCount_1 /= to_unsigned(16#000#, 10) <span class="KW">ELSE</span>
</span><span><a class="LN" name="125">  125   </a>      '0';
</span><span><a class="LN" name="126">  126   </a>
</span><span><a class="LN" name="127">  127   </a>  rdEn_1 &lt;= wrEn_1 <span class="KW">OR</span> onEndVals_1;
</span><span><a class="LN" name="128">  128   </a>
</span><span><a class="LN" name="129">  129   </a>  enb_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="130">  130   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="131">  131   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="132">  132   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="133">  133   </a>        enb_2 &lt;= '0';
</span><span><a class="LN" name="134">  134   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="135">  135   </a>        enb_2 &lt;= rdEn_1;
</span><span><a class="LN" name="136">  136   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="137">  137   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="138">  138   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> enb_1_process;
</span><span><a class="LN" name="139">  139   </a>
</span><span><a class="LN" name="140">  140   </a>
</span><span><a class="LN" name="141">  141   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" name="142">  142   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" name="143">  143   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" name="144">  144   </a>  <span class="CT">--  count to value  = 748</span>
</span><span><a class="LN" name="145">  145   </a>  wrAddr_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="146">  146   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="147">  147   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="148">  148   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="149">  149   </a>        wrAddr_1 &lt;= to_unsigned(16#000#, 10);
</span><span><a class="LN" name="150">  150   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="151">  151   </a>        <span class="KW">IF</span> wrEn_1 = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="152">  152   </a>          <span class="KW">IF</span> wrAddr_1 &gt;= to_unsigned(16#2EC#, 10) <span class="KW">THEN</span> 
</span><span><a class="LN" name="153">  153   </a>            wrAddr_1 &lt;= to_unsigned(16#000#, 10);
</span><span><a class="LN" name="154">  154   </a>          <span class="KW">ELSE</span> 
</span><span><a class="LN" name="155">  155   </a>            wrAddr_1 &lt;= wrAddr_1 + to_unsigned(16#001#, 10);
</span><span><a class="LN" name="156">  156   </a>          <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="157">  157   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="158">  158   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="159">  159   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="160">  160   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> wrAddr_process;
</span><span><a class="LN" name="161">  161   </a>
</span><span><a class="LN" name="162">  162   </a>
</span><span><a class="LN" name="163">  163   </a>  
</span><span><a class="LN" name="164">  164   </a>  rdAddrLoad_1 &lt;= '1' <span class="KW">WHEN</span> endValsCount_1 = to_unsigned(16#2EE#, 10) <span class="KW">ELSE</span>
</span><span><a class="LN" name="165">  165   </a>      '0';
</span><span><a class="LN" name="166">  166   </a>
</span><span><a class="LN" name="167">  167   </a>  
</span><span><a class="LN" name="168">  168   </a>  wrAddrIsMax_1 &lt;= '1' <span class="KW">WHEN</span> wrAddr_1 = to_unsigned(16#2EC#, 10) <span class="KW">ELSE</span>
</span><span><a class="LN" name="169">  169   </a>      '0';
</span><span><a class="LN" name="170">  170   </a>
</span><span><a class="LN" name="171">  171   </a>  one_1 &lt;= to_unsigned(16#001#, 10);
</span><span><a class="LN" name="172">  172   </a>
</span><span><a class="LN" name="173">  173   </a>  wrAddrPlusOne_1 &lt;= wrAddr_1 + one_1;
</span><span><a class="LN" name="174">  174   </a>
</span><span><a class="LN" name="175">  175   </a>  zero_1 &lt;= to_unsigned(16#000#, 10);
</span><span><a class="LN" name="176">  176   </a>
</span><span><a class="LN" name="177">  177   </a>  
</span><span><a class="LN" name="178">  178   </a>  wrAddrIncr_1 &lt;= wrAddrPlusOne_1 <span class="KW">WHEN</span> wrAddrIsMax_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="179">  179   </a>      zero_1;
</span><span><a class="LN" name="180">  180   </a>
</span><span><a class="LN" name="181">  181   </a>  
</span><span><a class="LN" name="182">  182   </a>  wrAddrNext_1 &lt;= wrAddr_1 <span class="KW">WHEN</span> wrEn_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="183">  183   </a>      wrAddrIncr_1;
</span><span><a class="LN" name="184">  184   </a>
</span><span><a class="LN" name="185">  185   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" name="186">  186   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" name="187">  187   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" name="188">  188   </a>  <span class="CT">--  count to value  = 748</span>
</span><span><a class="LN" name="189">  189   </a>  rdAddr_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="190">  190   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="191">  191   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="192">  192   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="193">  193   </a>        rdAddr_1 &lt;= to_unsigned(16#000#, 10);
</span><span><a class="LN" name="194">  194   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="195">  195   </a>        <span class="KW">IF</span> rdAddrLoad_1 = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="196">  196   </a>          rdAddr_1 &lt;= wrAddrNext_1;
</span><span><a class="LN" name="197">  197   </a>        <span class="KW">ELSIF</span> rdEn_1 = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="198">  198   </a>          <span class="KW">IF</span> rdAddr_1 &gt;= to_unsigned(16#2EC#, 10) <span class="KW">THEN</span> 
</span><span><a class="LN" name="199">  199   </a>            rdAddr_1 &lt;= to_unsigned(16#000#, 10);
</span><span><a class="LN" name="200">  200   </a>          <span class="KW">ELSE</span> 
</span><span><a class="LN" name="201">  201   </a>            rdAddr_1 &lt;= rdAddr_1 + to_unsigned(16#001#, 10);
</span><span><a class="LN" name="202">  202   </a>          <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="203">  203   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="204">  204   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="205">  205   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="206">  206   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rdAddr_process;
</span><span><a class="LN" name="207">  207   </a>
</span><span><a class="LN" name="208">  208   </a>
</span><span><a class="LN" name="209">  209   </a>  sample_hold_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="210">  210   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="211">  211   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="212">  212   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="213">  213   </a>        sample_hold_1 &lt;= X<font color="#1122ff">&quot;00000000&quot;</font>;
</span><span><a class="LN" name="214">  214   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="215">  215   </a>        sample_hold_1 &lt;= sample_1;
</span><span><a class="LN" name="216">  216   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="217">  217   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="218">  218   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> sample_hold_process;
</span><span><a class="LN" name="219">  219   </a>
</span><span><a class="LN" name="220">  220   </a>
</span><span><a class="LN" name="221">  221   </a>  
</span><span><a class="LN" name="222">  222   </a>  sample_1 &lt;= sample_hold_1 <span class="KW">WHEN</span> enb_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="223">  223   </a>      ram;
</span><span><a class="LN" name="224">  224   </a>
</span><span><a class="LN" name="225">  225   </a>  sample &lt;= sample_1;
</span><span><a class="LN" name="226">  226   </a>
</span><span><a class="LN" name="227">  227   </a>  onEndVals &lt;= onEndVals_1;
</span><span><a class="LN" name="228">  228   </a>
</span><span><a class="LN" name="229">  229   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="230">  230   </a>
</span><span><a class="LN" name="231">  231   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>