/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2017.12 Build: 338 Linux 64-bit                             */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/ctype.css -t h  */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr       */
/*    -I/home/kinjal/pen_src/asic/capri/verif/common/csr_gen               */
/*    -I/home/kinjal/pen_src/asic/capri/design/common -O                   */
/*                                                                         */
/* Input files:                                                            */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr       */
/*                                                                         */
/* Included files:                                                         */
/*    /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr         */
/*    /home/kinjal/pen_src/asic/capri/design/common/csr_rdintr.csr.pp      */
/*    /home/kinjal/pen_src/asic/capri/design/common/csr_scratch.csr.pp     */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/ctype.css       */
/*                                                                         */
/* Generated on: Fri Jan  5 11:43:31 2018                                  */
/*           by: kinjal                                                    */
/*                                                                         */

#ifndef _INTR_H_
#define _INTR_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: cap_intr_csr                              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 457 */
/* Register: cap_intr_csr.base                                             */
#define CAP_INTR_CSR_BASE_ADDRESS 0x0
#define CAP_INTR_CSR_BASE_BYTE_ADDRESS 0x0
/* Register: cap_intr_csr.rdintr                                           */
#define CAP_INTR_CSR_RDINTR_ADDRESS 0x1
#define CAP_INTR_CSR_RDINTR_BYTE_ADDRESS 0x4
/* Wide Memory: cap_intr_csr.dhs_intr_msixcfg                              */
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ADDRESS 0x4000
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_BYTE_ADDRESS 0x10000
/* Wide Register: cap_intr_csr.dhs_intr_msixcfg.entry                      */
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ADDRESS 0x4000
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_BYTE_ADDRESS 0x10000
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ARRAY_COUNT 0x1000
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ARRAY_INDEX_MAX 0xfff
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_intr_csr.dhs_intr_msixcfg.entry.entry_0_4                 */
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_0_4_ADDRESS 0x4000
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x10000
/* Register: cap_intr_csr.dhs_intr_msixcfg.entry.entry_1_4                 */
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_1_4_ADDRESS 0x4001
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x10004
/* Register: cap_intr_csr.dhs_intr_msixcfg.entry.entry_2_4                 */
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_2_4_ADDRESS 0x4002
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x10008
/* Register: cap_intr_csr.dhs_intr_msixcfg.entry.entry_3_4                 */
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_ADDRESS 0x4003
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x1000c
/* Wide Memory: cap_intr_csr.dhs_intr_fwcfg                                */
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ADDRESS 0x8000
#define CAP_INTR_CSR_DHS_INTR_FWCFG_BYTE_ADDRESS 0x20000
/* Wide Register: cap_intr_csr.dhs_intr_fwcfg.entry                        */
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ADDRESS 0x8000
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_BYTE_ADDRESS 0x20000
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ARRAY_COUNT 0x1000
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ARRAY_INDEX_MAX 0xfff
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_intr_csr.dhs_intr_fwcfg.entry.entry_0_2                   */
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_ADDRESS 0x8000
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x20000
/* Register: cap_intr_csr.dhs_intr_fwcfg.entry.entry_1_2                   */
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_ADDRESS 0x8001
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x20004
/* Wide Memory: cap_intr_csr.dhs_intr_drvcfg                               */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ADDRESS 0x10000
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_BYTE_ADDRESS 0x40000
/* Wide Register: cap_intr_csr.dhs_intr_drvcfg.entry                       */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ADDRESS 0x10000
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_BYTE_ADDRESS 0x40000
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ARRAY_COUNT 0x1000
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ARRAY_INDEX_MAX 0xfff
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_intr_csr.dhs_intr_drvcfg.entry.entry_0_8                  */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_ADDRESS 0x10000
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x40000
/* Register: cap_intr_csr.dhs_intr_drvcfg.entry.entry_1_8                  */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_ADDRESS 0x10001
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x40004
/* Register: cap_intr_csr.dhs_intr_drvcfg.entry.entry_2_8                  */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_ADDRESS 0x10002
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x40008
/* Register: cap_intr_csr.dhs_intr_drvcfg.entry.entry_3_8                  */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_ADDRESS 0x10003
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x4000c
/* Register: cap_intr_csr.dhs_intr_drvcfg.entry.entry_4_8                  */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_ADDRESS 0x10004
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x40010
/* Register: cap_intr_csr.dhs_intr_drvcfg.entry.entry_5_8                  */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_5_8_ADDRESS 0x10005
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x40014
/* Register: cap_intr_csr.dhs_intr_drvcfg.entry.entry_6_8                  */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_6_8_ADDRESS 0x10006
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x40018
/* Register: cap_intr_csr.dhs_intr_drvcfg.entry.entry_7_8                  */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_7_8_ADDRESS 0x10007
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x4001c
/* Memory: cap_intr_csr.dhs_intr_pba_cfg                                   */
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ADDRESS 0x18000
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_BYTE_ADDRESS 0x60000
/* Register: cap_intr_csr.dhs_intr_pba_cfg.entry                           */
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_ADDRESS 0x18000
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_BYTE_ADDRESS 0x60000
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_ARRAY_COUNT 0x800
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_ARRAY_INDEX_MAX 0x7ff
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_ARRAY_INDEX_MIN 0x0
/* Wide Memory: cap_intr_csr.dhs_intr_pba_array                            */
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ADDRESS 0x19000
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_BYTE_ADDRESS 0x64000
/* Wide Register: cap_intr_csr.dhs_intr_pba_array.entry                    */
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ADDRESS 0x19000
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_BYTE_ADDRESS 0x64000
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ARRAY_COUNT 0x800
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ARRAY_INDEX_MAX 0x7ff
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_intr_csr.dhs_intr_pba_array.entry.entry_0_2               */
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_0_2_ADDRESS 0x19000
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x64000
/* Register: cap_intr_csr.dhs_intr_pba_array.entry.entry_1_2               */
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_1_2_ADDRESS 0x19001
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x64004
/* Memory: cap_intr_csr.dhs_intr_assert                                    */
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ADDRESS 0x1a000
#define CAP_INTR_CSR_DHS_INTR_ASSERT_BYTE_ADDRESS 0x68000
/* Register: cap_intr_csr.dhs_intr_assert.entry                            */
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_ADDRESS 0x1a000
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_BYTE_ADDRESS 0x68000
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_ARRAY_ELEMENT_SIZE 0x4
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_ARRAY_COUNT 0x1000
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_ARRAY_INDEX_MAX 0xfff
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_ARRAY_INDEX_MIN 0x0
/* Wide Memory: cap_intr_csr.dhs_intr_coalesce                             */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ADDRESS 0x1b000
#define CAP_INTR_CSR_DHS_INTR_COALESCE_BYTE_ADDRESS 0x6c000
/* Wide Register: cap_intr_csr.dhs_intr_coalesce.entry                     */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ADDRESS 0x1b000
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_BYTE_ADDRESS 0x6c000
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ARRAY_COUNT 0x400
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ARRAY_INDEX_MAX 0x3ff
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_intr_csr.dhs_intr_coalesce.entry.entry_0_2                */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_ADDRESS 0x1b000
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x6c000
/* Register: cap_intr_csr.dhs_intr_coalesce.entry.entry_1_2                */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_ADDRESS 0x1b001
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x6c004
/* Wide Memory: cap_intr_csr.dhs_intr_state                                */
#define CAP_INTR_CSR_DHS_INTR_STATE_ADDRESS 0x1c000
#define CAP_INTR_CSR_DHS_INTR_STATE_BYTE_ADDRESS 0x70000
/* Wide Register: cap_intr_csr.dhs_intr_state.entry                        */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ADDRESS 0x1c000
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_BYTE_ADDRESS 0x70000
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ARRAY_COUNT 0x1000
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ARRAY_INDEX_MAX 0xfff
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_intr_csr.dhs_intr_state.entry.entry_0_4                   */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_0_4_ADDRESS 0x1c000
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x70000
/* Register: cap_intr_csr.dhs_intr_state.entry.entry_1_4                   */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_ADDRESS 0x1c001
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x70004
/* Register: cap_intr_csr.dhs_intr_state.entry.entry_2_4                   */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_ADDRESS 0x1c002
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x70008
/* Register: cap_intr_csr.dhs_intr_state.entry.entry_3_4                   */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_ADDRESS 0x1c003
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x7000c
/* Register: cap_intr_csr.cfg_intr_coalesce                                */
#define CAP_INTR_CSR_CFG_INTR_COALESCE_ADDRESS 0x20000
#define CAP_INTR_CSR_CFG_INTR_COALESCE_BYTE_ADDRESS 0x80000
/* Register: cap_intr_csr.cfg_intr_axi                                     */
#define CAP_INTR_CSR_CFG_INTR_AXI_ADDRESS 0x20001
#define CAP_INTR_CSR_CFG_INTR_AXI_BYTE_ADDRESS 0x80004
/* Register: cap_intr_csr.sta_intr_axi                                     */
#define CAP_INTR_CSR_STA_INTR_AXI_ADDRESS 0x20002
#define CAP_INTR_CSR_STA_INTR_AXI_BYTE_ADDRESS 0x80008
/* Register: cap_intr_csr.sta_intr_init                                    */
#define CAP_INTR_CSR_STA_INTR_INIT_ADDRESS 0x20003
#define CAP_INTR_CSR_STA_INTR_INIT_BYTE_ADDRESS 0x8000c
/* Register: cap_intr_csr.sta_intr_debug                                   */
#define CAP_INTR_CSR_STA_INTR_DEBUG_ADDRESS 0x20004
#define CAP_INTR_CSR_STA_INTR_DEBUG_BYTE_ADDRESS 0x80010
/* Register: cap_intr_csr.cfg_intr_ecc_disable                             */
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_ADDRESS 0x20005
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_BYTE_ADDRESS 0x80014
/* Register: cap_intr_csr.sta_intr_ecc_intr_state                          */
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_ADDRESS 0x20006
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_BYTE_ADDRESS 0x80018
/* Register: cap_intr_csr.sta_intr_ecc_intr_pba_cfg                        */
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_ADDRESS 0x20007
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_BYTE_ADDRESS 0x8001c
/* Register: cap_intr_csr.sta_intr_ecc_intr_coalesce                       */
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_ADDRESS 0x20008
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_BYTE_ADDRESS 0x80020
/* Wide Register: cap_intr_csr.cnt_intr_tot_axi_wr                         */
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_ADDRESS 0x2000a
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_BYTE_ADDRESS 0x80028
/* Register: cap_intr_csr.cnt_intr_tot_axi_wr.cnt_intr_tot_axi_wr_0_2      */
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_0_2_ADDRESS 0x2000a
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_0_2_BYTE_ADDRESS 0x80028
/* Register: cap_intr_csr.cnt_intr_tot_axi_wr.cnt_intr_tot_axi_wr_1_2      */
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_1_2_ADDRESS 0x2000b
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_1_2_BYTE_ADDRESS 0x8002c
/* Wide Register: cap_intr_csr.cnt_intr_legacy_send                        */
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_ADDRESS 0x2000c
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_BYTE_ADDRESS 0x80030
/* Register: cap_intr_csr.cnt_intr_legacy_send.cnt_intr_legacy_send_0_2    */
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_0_2_ADDRESS 0x2000c
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_0_2_BYTE_ADDRESS 0x80030
/* Register: cap_intr_csr.cnt_intr_legacy_send.cnt_intr_legacy_send_1_2    */
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_1_2_ADDRESS 0x2000d
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_1_2_BYTE_ADDRESS 0x80034
/* Register: cap_intr_csr.sat_intr_event_counters                          */
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_ADDRESS 0x2000e
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_BYTE_ADDRESS 0x80038
/* Register: cap_intr_csr.cfg_intr_axi_attr                                */
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_ADDRESS 0x2000f
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_BYTE_ADDRESS 0x8003c
/* Register: cap_intr_csr.cfg_debug_port                                   */
#define CAP_INTR_CSR_CFG_DEBUG_PORT_ADDRESS 0x20010
#define CAP_INTR_CSR_CFG_DEBUG_PORT_BYTE_ADDRESS 0x80040
/* Register: cap_intr_csr.cfg_debug_max_credits_limit                      */
#define CAP_INTR_CSR_CFG_DEBUG_MAX_CREDITS_LIMIT_ADDRESS 0x20011
#define CAP_INTR_CSR_CFG_DEBUG_MAX_CREDITS_LIMIT_BYTE_ADDRESS 0x80044
/* Register: cap_intr_csr.cfg_todo_bits_legacy_cnt_read_debug              */
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_ADDRESS 0x20012
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_BYTE_ADDRESS 0x80048
/* Wide Register: cap_intr_csr.cfg_legacy_intx_pcie_msg_hdr                */
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_ADDRESS 0x20014
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_BYTE_ADDRESS 0x80050
/* Register: cap_intr_csr.cfg_legacy_intx_pcie_msg_hdr.cfg_legacy_intx_pcie_msg_hdr_0_4 */
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_0_4_ADDRESS 0x20014
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_0_4_BYTE_ADDRESS 0x80050
/* Register: cap_intr_csr.cfg_legacy_intx_pcie_msg_hdr.cfg_legacy_intx_pcie_msg_hdr_1_4 */
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_1_4_ADDRESS 0x20015
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_1_4_BYTE_ADDRESS 0x80054
/* Register: cap_intr_csr.cfg_legacy_intx_pcie_msg_hdr.cfg_legacy_intx_pcie_msg_hdr_2_4 */
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_2_4_ADDRESS 0x20016
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_2_4_BYTE_ADDRESS 0x80058
/* Register: cap_intr_csr.cfg_legacy_intx_pcie_msg_hdr.cfg_legacy_intx_pcie_msg_hdr_3_4 */
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_3_4_ADDRESS 0x20017
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_3_4_BYTE_ADDRESS 0x8005c
/* Register: cap_intr_csr.sta_todo_bits_legacy_cnt_read_debug              */
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_ADDRESS 0x20018
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_BYTE_ADDRESS 0x80060
/* Register: cap_intr_csr.cfg_sram_bist                                    */
#define CAP_INTR_CSR_CFG_SRAM_BIST_ADDRESS 0x20019
#define CAP_INTR_CSR_CFG_SRAM_BIST_BYTE_ADDRESS 0x80064
/* Register: cap_intr_csr.sta_sram_bist                                    */
#define CAP_INTR_CSR_STA_SRAM_BIST_ADDRESS 0x2001a
#define CAP_INTR_CSR_STA_SRAM_BIST_BYTE_ADDRESS 0x80068
/* Register: cap_intr_csr.csr_intr                                         */
#define CAP_INTR_CSR_CSR_INTR_ADDRESS 0x2001b
#define CAP_INTR_CSR_CSR_INTR_BYTE_ADDRESS 0x8006c
/* Group: cap_intr_csr.int_groups                                          */
#define CAP_INTR_CSR_INT_GROUPS_ADDRESS 0x2001c
#define CAP_INTR_CSR_INT_GROUPS_BYTE_ADDRESS 0x80070
/* Register: cap_intr_csr.int_groups.intreg                                */
#define CAP_INTR_CSR_INT_GROUPS_INTREG_ADDRESS 0x2001c
#define CAP_INTR_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0x80070
/* Register: cap_intr_csr.int_groups.int_enable_rw_reg                     */
#define CAP_INTR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x2001d
#define CAP_INTR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x80074
/* Register: cap_intr_csr.int_groups.int_rw_reg                            */
#define CAP_INTR_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x2001e
#define CAP_INTR_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x80078
/* Group: cap_intr_csr.int_intr_ecc                                        */
#define CAP_INTR_CSR_INT_INTR_ECC_ADDRESS 0x20020
#define CAP_INTR_CSR_INT_INTR_ECC_BYTE_ADDRESS 0x80080
/* Register: cap_intr_csr.int_intr_ecc.intreg                              */
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_ADDRESS 0x20020
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_BYTE_ADDRESS 0x80080
/* Register: cap_intr_csr.int_intr_ecc.int_test_set                        */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_ADDRESS 0x20021
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_BYTE_ADDRESS 0x80084
/* Register: cap_intr_csr.int_intr_ecc.int_enable_set                      */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_ADDRESS 0x20022
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_BYTE_ADDRESS 0x80088
/* Register: cap_intr_csr.int_intr_ecc.int_enable_clear                    */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_ADDRESS 0x20023
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x8008c


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: cap_intr_csr                                           */
/* Addressmap template: cap_intr_csr                                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 2 */
#define CAP_INTR_CSR_SIZE 0x40000
#define CAP_INTR_CSR_BYTE_SIZE 0x100000
/* Register member: cap_intr_csr.base                                      */
/* Register type referenced: cap_intr_csr::base                            */
/* Register template referenced: cap_intr_csr::base                        */
#define CAP_INTR_CSR_BASE_OFFSET 0x0
#define CAP_INTR_CSR_BASE_BYTE_OFFSET 0x0
#define CAP_INTR_CSR_BASE_READ_ACCESS 1
#define CAP_INTR_CSR_BASE_WRITE_ACCESS 1
#define CAP_INTR_CSR_BASE_RESET_VALUE 0x00000001
#define CAP_INTR_CSR_BASE_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_BASE_READ_MASK 0xffffffff
#define CAP_INTR_CSR_BASE_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr.rdintr                                    */
/* Register type referenced: cap_intr_csr::rdintr                          */
/* Register template referenced: cap_intr_csr::rdintr                      */
#define CAP_INTR_CSR_RDINTR_OFFSET 0x1
#define CAP_INTR_CSR_RDINTR_BYTE_OFFSET 0x4
#define CAP_INTR_CSR_RDINTR_READ_ACCESS 1
#define CAP_INTR_CSR_RDINTR_WRITE_ACCESS 1
#define CAP_INTR_CSR_RDINTR_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_RDINTR_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_RDINTR_READ_MASK 0xffffffff
#define CAP_INTR_CSR_RDINTR_WRITE_MASK 0xffffffff
/* Wide Memory member: cap_intr_csr.dhs_intr_msixcfg                       */
/* Wide Memory type referenced: cap_intr_csr::dhs_intr_msixcfg             */
/* Wide Memory template referenced: cap_intr_csr::dhs_intr_msixcfg         */
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_OFFSET 0x4000
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_BYTE_OFFSET 0x10000
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_WRITE_ACCESS 1
/* Wide Memory member: cap_intr_csr.dhs_intr_fwcfg                         */
/* Wide Memory type referenced: cap_intr_csr::dhs_intr_fwcfg               */
/* Wide Memory template referenced: cap_intr_csr::dhs_intr_fwcfg           */
#define CAP_INTR_CSR_DHS_INTR_FWCFG_OFFSET 0x8000
#define CAP_INTR_CSR_DHS_INTR_FWCFG_BYTE_OFFSET 0x20000
#define CAP_INTR_CSR_DHS_INTR_FWCFG_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_WRITE_ACCESS 1
/* Wide Memory member: cap_intr_csr.dhs_intr_drvcfg                        */
/* Wide Memory type referenced: cap_intr_csr::dhs_intr_drvcfg              */
/* Wide Memory template referenced: cap_intr_csr::dhs_intr_drvcfg          */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_OFFSET 0x10000
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_BYTE_OFFSET 0x40000
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_WRITE_ACCESS 1
/* Memory member: cap_intr_csr.dhs_intr_pba_cfg                            */
/* Memory type referenced: cap_intr_csr::dhs_intr_pba_cfg                  */
/* Memory template referenced: cap_intr_csr::dhs_intr_pba_cfg              */
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_OFFSET 0x18000
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_BYTE_OFFSET 0x60000
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_READ_MASK 0xffffff
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_WRITE_MASK 0xffffff
/* Wide Memory member: cap_intr_csr.dhs_intr_pba_array                     */
/* Wide Memory type referenced: cap_intr_csr::dhs_intr_pba_array           */
/* Wide Memory template referenced: cap_intr_csr::dhs_intr_pba_array       */
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_OFFSET 0x19000
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_BYTE_OFFSET 0x64000
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_WRITE_ACCESS 1
/* Memory member: cap_intr_csr.dhs_intr_assert                             */
/* Memory type referenced: cap_intr_csr::dhs_intr_assert                   */
/* Memory template referenced: cap_intr_csr::dhs_intr_assert               */
#define CAP_INTR_CSR_DHS_INTR_ASSERT_OFFSET 0x1a000
#define CAP_INTR_CSR_DHS_INTR_ASSERT_BYTE_OFFSET 0x68000
#define CAP_INTR_CSR_DHS_INTR_ASSERT_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_ASSERT_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_ASSERT_READ_MASK 0x3
#define CAP_INTR_CSR_DHS_INTR_ASSERT_WRITE_MASK 0x3
/* Wide Memory member: cap_intr_csr.dhs_intr_coalesce                      */
/* Wide Memory type referenced: cap_intr_csr::dhs_intr_coalesce            */
/* Wide Memory template referenced: cap_intr_csr::dhs_intr_coalesce        */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_OFFSET 0x1b000
#define CAP_INTR_CSR_DHS_INTR_COALESCE_BYTE_OFFSET 0x6c000
#define CAP_INTR_CSR_DHS_INTR_COALESCE_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_WRITE_ACCESS 1
/* Wide Memory member: cap_intr_csr.dhs_intr_state                         */
/* Wide Memory type referenced: cap_intr_csr::dhs_intr_state               */
/* Wide Memory template referenced: cap_intr_csr::dhs_intr_state           */
#define CAP_INTR_CSR_DHS_INTR_STATE_OFFSET 0x1c000
#define CAP_INTR_CSR_DHS_INTR_STATE_BYTE_OFFSET 0x70000
#define CAP_INTR_CSR_DHS_INTR_STATE_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_WRITE_ACCESS 1
/* Register member: cap_intr_csr.cfg_intr_coalesce                         */
/* Register type referenced: cap_intr_csr::cfg_intr_coalesce               */
/* Register template referenced: cap_intr_csr::cfg_intr_coalesce           */
#define CAP_INTR_CSR_CFG_INTR_COALESCE_OFFSET 0x20000
#define CAP_INTR_CSR_CFG_INTR_COALESCE_BYTE_OFFSET 0x80000
#define CAP_INTR_CSR_CFG_INTR_COALESCE_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_COALESCE_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_COALESCE_RESET_VALUE 0x0000206c
#define CAP_INTR_CSR_CFG_INTR_COALESCE_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_INTR_COALESCE_READ_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_INTR_COALESCE_WRITE_MASK 0x0000ffff
/* Register member: cap_intr_csr.cfg_intr_axi                              */
/* Register type referenced: cap_intr_csr::cfg_intr_axi                    */
/* Register template referenced: cap_intr_csr::cfg_intr_axi                */
#define CAP_INTR_CSR_CFG_INTR_AXI_OFFSET 0x20001
#define CAP_INTR_CSR_CFG_INTR_AXI_BYTE_OFFSET 0x80004
#define CAP_INTR_CSR_CFG_INTR_AXI_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_AXI_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_AXI_RESET_VALUE 0x00000010
#define CAP_INTR_CSR_CFG_INTR_AXI_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_INTR_AXI_READ_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_INTR_AXI_WRITE_MASK 0x000000ff
/* Register member: cap_intr_csr.sta_intr_axi                              */
/* Register type referenced: cap_intr_csr::sta_intr_axi                    */
/* Register template referenced: cap_intr_csr::sta_intr_axi                */
#define CAP_INTR_CSR_STA_INTR_AXI_OFFSET 0x20002
#define CAP_INTR_CSR_STA_INTR_AXI_BYTE_OFFSET 0x80008
#define CAP_INTR_CSR_STA_INTR_AXI_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_AXI_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_AXI_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_STA_INTR_AXI_RESET_MASK 0xffffff00
#define CAP_INTR_CSR_STA_INTR_AXI_READ_MASK 0xffffffff
#define CAP_INTR_CSR_STA_INTR_AXI_WRITE_MASK 0x00000000
/* Register member: cap_intr_csr.sta_intr_init                             */
/* Register type referenced: cap_intr_csr::sta_intr_init                   */
/* Register template referenced: cap_intr_csr::sta_intr_init               */
#define CAP_INTR_CSR_STA_INTR_INIT_OFFSET 0x20003
#define CAP_INTR_CSR_STA_INTR_INIT_BYTE_OFFSET 0x8000c
#define CAP_INTR_CSR_STA_INTR_INIT_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_INIT_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_INIT_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_STA_INTR_INIT_RESET_MASK 0xfffffffe
#define CAP_INTR_CSR_STA_INTR_INIT_READ_MASK 0xffffffff
#define CAP_INTR_CSR_STA_INTR_INIT_WRITE_MASK 0x00000000
/* Register member: cap_intr_csr.sta_intr_debug                            */
/* Register type referenced: cap_intr_csr::sta_intr_debug                  */
/* Register template referenced: cap_intr_csr::sta_intr_debug              */
#define CAP_INTR_CSR_STA_INTR_DEBUG_OFFSET 0x20004
#define CAP_INTR_CSR_STA_INTR_DEBUG_BYTE_OFFSET 0x80010
#define CAP_INTR_CSR_STA_INTR_DEBUG_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_DEBUG_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_DEBUG_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_STA_INTR_DEBUG_RESET_MASK 0xff000000
#define CAP_INTR_CSR_STA_INTR_DEBUG_READ_MASK 0xffffffff
#define CAP_INTR_CSR_STA_INTR_DEBUG_WRITE_MASK 0x00000000
/* Register member: cap_intr_csr.cfg_intr_ecc_disable                      */
/* Register type referenced: cap_intr_csr::cfg_intr_ecc_disable            */
/* Register template referenced: cap_intr_csr::cfg_intr_ecc_disable        */
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_OFFSET 0x20005
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_BYTE_OFFSET 0x80014
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_READ_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_WRITE_MASK 0x000001ff
/* Register member: cap_intr_csr.sta_intr_ecc_intr_state                   */
/* Register type referenced: cap_intr_csr::sta_intr_ecc_intr_state         */
/* Register template referenced: cap_intr_csr::sta_intr_ecc_intr_state     */
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_OFFSET 0x20006
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_BYTE_OFFSET 0x80018
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_RESET_MASK 0xffc00000
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_READ_MASK 0xffffffff
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_WRITE_MASK 0x00000000
/* Register member: cap_intr_csr.sta_intr_ecc_intr_pba_cfg                 */
/* Register type referenced: cap_intr_csr::sta_intr_ecc_intr_pba_cfg       */
/* Register template referenced: cap_intr_csr::sta_intr_ecc_intr_pba_cfg   */
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_OFFSET 0x20007
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_BYTE_OFFSET 0x8001c
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_RESET_MASK 0xfff80000
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_READ_MASK 0xffffffff
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_WRITE_MASK 0x00000000
/* Register member: cap_intr_csr.sta_intr_ecc_intr_coalesce                */
/* Register type referenced: cap_intr_csr::sta_intr_ecc_intr_coalesce      */
/* Register template referenced: cap_intr_csr::sta_intr_ecc_intr_coalesce  */
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_OFFSET 0x20008
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_BYTE_OFFSET 0x80020
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_RESET_MASK 0xfff80000
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_READ_MASK 0xffffffff
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_WRITE_MASK 0x00000000
/* Wide Register member: cap_intr_csr.cnt_intr_tot_axi_wr                  */
/* Wide Register type referenced: cap_intr_csr::cnt_intr_tot_axi_wr        */
/* Wide Register template referenced: cap_intr_csr::cnt_intr_tot_axi_wr    */
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_OFFSET 0x2000a
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_BYTE_OFFSET 0x80028
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_READ_ACCESS 1
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_WRITE_ACCESS 1
/* Register member: cap_intr_csr::cnt_intr_tot_axi_wr.cnt_intr_tot_axi_wr_0_2 */
/* Register type referenced: cap_intr_csr::cnt_intr_tot_axi_wr::cnt_intr_tot_axi_wr_0_2 */
/* Register template referenced: cap_intr_csr::cnt_intr_tot_axi_wr::cnt_intr_tot_axi_wr_0_2 */
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_0_2_OFFSET 0x2000a
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_0_2_BYTE_OFFSET 0x80028
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_0_2_READ_ACCESS 1
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_0_2_WRITE_ACCESS 1
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_0_2_READ_MASK 0xffffffff
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr::cnt_intr_tot_axi_wr.cnt_intr_tot_axi_wr_1_2 */
/* Register type referenced: cap_intr_csr::cnt_intr_tot_axi_wr::cnt_intr_tot_axi_wr_1_2 */
/* Register template referenced: cap_intr_csr::cnt_intr_tot_axi_wr::cnt_intr_tot_axi_wr_1_2 */
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_1_2_OFFSET 0x2000b
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_1_2_BYTE_OFFSET 0x8002c
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_1_2_READ_ACCESS 1
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_1_2_WRITE_ACCESS 1
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_1_2_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_1_2_RESET_MASK 0xffffff00
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_1_2_READ_MASK 0xffffffff
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_intr_csr.cnt_intr_legacy_send                 */
/* Wide Register type referenced: cap_intr_csr::cnt_intr_legacy_send       */
/* Wide Register template referenced: cap_intr_csr::cnt_intr_legacy_send   */
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_OFFSET 0x2000c
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_BYTE_OFFSET 0x80030
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_READ_ACCESS 1
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_WRITE_ACCESS 1
/* Register member: cap_intr_csr::cnt_intr_legacy_send.cnt_intr_legacy_send_0_2 */
/* Register type referenced: cap_intr_csr::cnt_intr_legacy_send::cnt_intr_legacy_send_0_2 */
/* Register template referenced: cap_intr_csr::cnt_intr_legacy_send::cnt_intr_legacy_send_0_2 */
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_0_2_OFFSET 0x2000c
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_0_2_BYTE_OFFSET 0x80030
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_0_2_READ_ACCESS 1
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_0_2_WRITE_ACCESS 1
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_0_2_READ_MASK 0xffffffff
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr::cnt_intr_legacy_send.cnt_intr_legacy_send_1_2 */
/* Register type referenced: cap_intr_csr::cnt_intr_legacy_send::cnt_intr_legacy_send_1_2 */
/* Register template referenced: cap_intr_csr::cnt_intr_legacy_send::cnt_intr_legacy_send_1_2 */
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_1_2_OFFSET 0x2000d
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_1_2_BYTE_OFFSET 0x80034
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_1_2_READ_ACCESS 1
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_1_2_WRITE_ACCESS 1
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_1_2_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_1_2_RESET_MASK 0xffffff00
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_1_2_READ_MASK 0xffffffff
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_1_2_WRITE_MASK 0x000000ff
/* Register member: cap_intr_csr.sat_intr_event_counters                   */
/* Register type referenced: cap_intr_csr::sat_intr_event_counters         */
/* Register template referenced: cap_intr_csr::sat_intr_event_counters     */
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_OFFSET 0x2000e
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_BYTE_OFFSET 0x80038
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_READ_ACCESS 1
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_WRITE_ACCESS 1
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_READ_MASK 0xffffffff
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_WRITE_MASK 0x0000ffff
/* Register member: cap_intr_csr.cfg_intr_axi_attr                         */
/* Register type referenced: cap_intr_csr::cfg_intr_axi_attr               */
/* Register template referenced: cap_intr_csr::cfg_intr_axi_attr           */
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_OFFSET 0x2000f
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_BYTE_OFFSET 0x8003c
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_RESET_VALUE 0x00000020
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_READ_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_WRITE_MASK 0x00000fff
/* Register member: cap_intr_csr.cfg_debug_port                            */
/* Register type referenced: cap_intr_csr::cfg_debug_port                  */
/* Register template referenced: cap_intr_csr::cfg_debug_port              */
#define CAP_INTR_CSR_CFG_DEBUG_PORT_OFFSET 0x20010
#define CAP_INTR_CSR_CFG_DEBUG_PORT_BYTE_OFFSET 0x80040
#define CAP_INTR_CSR_CFG_DEBUG_PORT_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_DEBUG_PORT_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_DEBUG_PORT_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_CFG_DEBUG_PORT_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_DEBUG_PORT_READ_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_DEBUG_PORT_WRITE_MASK 0x00000007
/* Register member: cap_intr_csr.cfg_debug_max_credits_limit               */
/* Register type referenced: cap_intr_csr::cfg_debug_max_credits_limit     */
/* Register template referenced: cap_intr_csr::cfg_debug_max_credits_limit */
#define CAP_INTR_CSR_CFG_DEBUG_MAX_CREDITS_LIMIT_OFFSET 0x20011
#define CAP_INTR_CSR_CFG_DEBUG_MAX_CREDITS_LIMIT_BYTE_OFFSET 0x80044
#define CAP_INTR_CSR_CFG_DEBUG_MAX_CREDITS_LIMIT_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_DEBUG_MAX_CREDITS_LIMIT_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_DEBUG_MAX_CREDITS_LIMIT_RESET_VALUE 0x00007fff
#define CAP_INTR_CSR_CFG_DEBUG_MAX_CREDITS_LIMIT_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_DEBUG_MAX_CREDITS_LIMIT_READ_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_DEBUG_MAX_CREDITS_LIMIT_WRITE_MASK 0x0000ffff
/* Register member: cap_intr_csr.cfg_todo_bits_legacy_cnt_read_debug       */
/* Register type referenced: cap_intr_csr::cfg_todo_bits_legacy_cnt_read_debug */
/* Register template referenced: cap_intr_csr::cfg_todo_bits_legacy_cnt_read_debug */
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_OFFSET 0x20012
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_BYTE_OFFSET 0x80048
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_READ_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_WRITE_MASK 0x000001ff
/* Wide Register member: cap_intr_csr.cfg_legacy_intx_pcie_msg_hdr         */
/* Wide Register type referenced: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr */
/* Wide Register template referenced: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr */
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_OFFSET 0x20014
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_BYTE_OFFSET 0x80050
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_WRITE_ACCESS 1
/* Register member: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr.cfg_legacy_intx_pcie_msg_hdr_0_4 */
/* Register type referenced: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr::cfg_legacy_intx_pcie_msg_hdr_0_4 */
/* Register template referenced: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr::cfg_legacy_intx_pcie_msg_hdr_0_4 */
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_0_4_OFFSET 0x20014
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_0_4_BYTE_OFFSET 0x80050
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_0_4_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_0_4_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_0_4_RESET_VALUE 0x000000c4
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_0_4_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_0_4_READ_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr.cfg_legacy_intx_pcie_msg_hdr_1_4 */
/* Register type referenced: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr::cfg_legacy_intx_pcie_msg_hdr_1_4 */
/* Register template referenced: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr::cfg_legacy_intx_pcie_msg_hdr_1_4 */
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_1_4_OFFSET 0x20015
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_1_4_BYTE_OFFSET 0x80054
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_1_4_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_1_4_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_1_4_RESET_VALUE 0x20000000
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_1_4_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_1_4_READ_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr.cfg_legacy_intx_pcie_msg_hdr_2_4 */
/* Register type referenced: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr::cfg_legacy_intx_pcie_msg_hdr_2_4 */
/* Register template referenced: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr::cfg_legacy_intx_pcie_msg_hdr_2_4 */
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_2_4_OFFSET 0x20016
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_2_4_BYTE_OFFSET 0x80058
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_2_4_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_2_4_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_2_4_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_2_4_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_2_4_READ_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr.cfg_legacy_intx_pcie_msg_hdr_3_4 */
/* Register type referenced: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr::cfg_legacy_intx_pcie_msg_hdr_3_4 */
/* Register template referenced: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr::cfg_legacy_intx_pcie_msg_hdr_3_4 */
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_3_4_OFFSET 0x20017
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_3_4_BYTE_OFFSET 0x8005c
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_3_4_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_3_4_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_3_4_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_3_4_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_3_4_READ_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_3_4_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr.sta_todo_bits_legacy_cnt_read_debug       */
/* Register type referenced: cap_intr_csr::sta_todo_bits_legacy_cnt_read_debug */
/* Register template referenced: cap_intr_csr::sta_todo_bits_legacy_cnt_read_debug */
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_OFFSET 0x20018
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_BYTE_OFFSET 0x80060
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_READ_ACCESS 1
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_RESET_MASK 0xfffe0000
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_READ_MASK 0xffffffff
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_WRITE_MASK 0x00000000
/* Register member: cap_intr_csr.cfg_sram_bist                             */
/* Register type referenced: cap_intr_csr::cfg_sram_bist                   */
/* Register template referenced: cap_intr_csr::cfg_sram_bist               */
#define CAP_INTR_CSR_CFG_SRAM_BIST_OFFSET 0x20019
#define CAP_INTR_CSR_CFG_SRAM_BIST_BYTE_OFFSET 0x80064
#define CAP_INTR_CSR_CFG_SRAM_BIST_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_SRAM_BIST_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_SRAM_BIST_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_CFG_SRAM_BIST_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_SRAM_BIST_READ_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_SRAM_BIST_WRITE_MASK 0x00000007
/* Register member: cap_intr_csr.sta_sram_bist                             */
/* Register type referenced: cap_intr_csr::sta_sram_bist                   */
/* Register template referenced: cap_intr_csr::sta_sram_bist               */
#define CAP_INTR_CSR_STA_SRAM_BIST_OFFSET 0x2001a
#define CAP_INTR_CSR_STA_SRAM_BIST_BYTE_OFFSET 0x80068
#define CAP_INTR_CSR_STA_SRAM_BIST_READ_ACCESS 1
#define CAP_INTR_CSR_STA_SRAM_BIST_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_SRAM_BIST_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_STA_SRAM_BIST_RESET_MASK 0xffffffc0
#define CAP_INTR_CSR_STA_SRAM_BIST_READ_MASK 0xffffffff
#define CAP_INTR_CSR_STA_SRAM_BIST_WRITE_MASK 0x00000000
/* Register member: cap_intr_csr.csr_intr                                  */
/* Register type referenced: cap_intr_csr::csr_intr                        */
/* Register template referenced: cap_intr_csr::csr_intr                    */
#define CAP_INTR_CSR_CSR_INTR_OFFSET 0x2001b
#define CAP_INTR_CSR_CSR_INTR_BYTE_OFFSET 0x8006c
#define CAP_INTR_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_INTR_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_INTR_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_INTR_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_INTR_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_intr_csr.int_groups                                   */
/* Group type referenced: cap_intr_csr::int_groups                         */
/* Group template referenced: cap_intr_csr::intgrp_status                  */
#define CAP_INTR_CSR_INT_GROUPS_OFFSET 0x2001c
#define CAP_INTR_CSR_INT_GROUPS_BYTE_OFFSET 0x80070
#define CAP_INTR_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_INTR_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: cap_intr_csr.int_intr_ecc                                 */
/* Group type referenced: cap_intr_csr::int_intr_ecc                       */
/* Group template referenced: cap_intr_csr::intgrp                         */
#define CAP_INTR_CSR_INT_INTR_ECC_OFFSET 0x20020
#define CAP_INTR_CSR_INT_INTR_ECC_BYTE_OFFSET 0x80080
#define CAP_INTR_CSR_INT_INTR_ECC_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_WRITE_ACCESS 1

/* Register type: cap_intr_csr::base                                       */
/* Register template: cap_intr_csr::base                                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: cap_intr_csr::base.scratch_reg                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_BASE_SCRATCH_REG_MSB 31
#define CAP_INTR_CSR_BASE_SCRATCH_REG_LSB 0
#define CAP_INTR_CSR_BASE_SCRATCH_REG_WIDTH 32
#define CAP_INTR_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define CAP_INTR_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define CAP_INTR_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define CAP_INTR_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define CAP_INTR_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define CAP_INTR_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define CAP_INTR_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_intr_csr::rdintr                                     */
/* Register template: cap_intr_csr::rdintr                                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/csr_rdintr.csr.pp, line: 2 */
/* Field member: cap_intr_csr::rdintr.ireg                                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_RDINTR_IREG_MSB 31
#define CAP_INTR_CSR_RDINTR_IREG_LSB 0
#define CAP_INTR_CSR_RDINTR_IREG_WIDTH 32
#define CAP_INTR_CSR_RDINTR_IREG_READ_ACCESS 1
#define CAP_INTR_CSR_RDINTR_IREG_WRITE_ACCESS 1
#define CAP_INTR_CSR_RDINTR_IREG_RESET 0x00000000
#define CAP_INTR_CSR_RDINTR_IREG_FIELD_MASK 0xffffffff
#define CAP_INTR_CSR_RDINTR_IREG_GET(x) ((x) & 0xffffffff)
#define CAP_INTR_CSR_RDINTR_IREG_SET(x) ((x) & 0xffffffff)
#define CAP_INTR_CSR_RDINTR_IREG_MODIFY(r, x) ((x) & 0xffffffff)

/* Wide Memory type: cap_intr_csr::dhs_intr_msixcfg                        */
/* Wide Memory template: cap_intr_csr::dhs_intr_msixcfg                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 127 */
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_SIZE 0x4000
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_BYTE_SIZE 0x10000
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRIES 0x1000
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_MSB 127
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_LSB 0
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_WIDTH 128
/* Wide Register member: cap_intr_csr::dhs_intr_msixcfg.entry              */
/* Wide Register type referenced: cap_intr_csr::dhs_intr_msixcfg::entry    */
/* Wide Register template referenced: cap_intr_csr::dhs_intr_msixcfg::entry */
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_BYTE_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_WRITE_ACCESS 1
/* Register member: cap_intr_csr::dhs_intr_msixcfg::entry.entry_0_4        */
/* Register type referenced: cap_intr_csr::dhs_intr_msixcfg::entry::entry_0_4 */
/* Register template referenced: cap_intr_csr::dhs_intr_msixcfg::entry::entry_0_4 */
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_0_4_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr::dhs_intr_msixcfg::entry.entry_1_4        */
/* Register type referenced: cap_intr_csr::dhs_intr_msixcfg::entry::entry_1_4 */
/* Register template referenced: cap_intr_csr::dhs_intr_msixcfg::entry::entry_1_4 */
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_1_4_OFFSET 0x1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr::dhs_intr_msixcfg::entry.entry_2_4        */
/* Register type referenced: cap_intr_csr::dhs_intr_msixcfg::entry::entry_2_4 */
/* Register template referenced: cap_intr_csr::dhs_intr_msixcfg::entry::entry_2_4 */
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_2_4_OFFSET 0x2
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr::dhs_intr_msixcfg::entry.entry_3_4        */
/* Register type referenced: cap_intr_csr::dhs_intr_msixcfg::entry::entry_3_4 */
/* Register template referenced: cap_intr_csr::dhs_intr_msixcfg::entry::entry_3_4 */
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_OFFSET 0x3
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_WRITE_MASK 0xffffffff

/* Wide Register type: cap_intr_csr::dhs_intr_msixcfg::entry               */
/* Wide Register template: cap_intr_csr::dhs_intr_msixcfg::entry           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 134 */
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_SIZE 0x1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_BYTE_SIZE 0x10

/* Register type: cap_intr_csr::dhs_intr_msixcfg::entry::entry_0_4         */
/* Register template: cap_intr_csr::dhs_intr_msixcfg::entry::entry_0_4     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 134 */
/* Field member: cap_intr_csr::dhs_intr_msixcfg::entry::entry_0_4.msg_addr_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_0_4_MSG_ADDR_31_0_MSB 31
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_0_4_MSG_ADDR_31_0_LSB 0
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_0_4_MSG_ADDR_31_0_WIDTH 32
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_0_4_MSG_ADDR_31_0_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_0_4_MSG_ADDR_31_0_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_0_4_MSG_ADDR_31_0_FIELD_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_0_4_MSG_ADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_0_4_MSG_ADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_0_4_MSG_ADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_intr_csr::dhs_intr_msixcfg::entry::entry_1_4         */
/* Register template: cap_intr_csr::dhs_intr_msixcfg::entry::entry_1_4     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 134 */
/* Field member: cap_intr_csr::dhs_intr_msixcfg::entry::entry_1_4.msg_addr_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_1_4_MSG_ADDR_63_32_MSB 31
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_1_4_MSG_ADDR_63_32_LSB 0
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_1_4_MSG_ADDR_63_32_WIDTH 32
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_1_4_MSG_ADDR_63_32_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_1_4_MSG_ADDR_63_32_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_1_4_MSG_ADDR_63_32_FIELD_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_1_4_MSG_ADDR_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_1_4_MSG_ADDR_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_1_4_MSG_ADDR_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_intr_csr::dhs_intr_msixcfg::entry::entry_2_4         */
/* Register template: cap_intr_csr::dhs_intr_msixcfg::entry::entry_2_4     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 134 */
/* Field member: cap_intr_csr::dhs_intr_msixcfg::entry::entry_2_4.msg_data */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_2_4_MSG_DATA_MSB 31
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_2_4_MSG_DATA_LSB 0
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_2_4_MSG_DATA_WIDTH 32
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_2_4_MSG_DATA_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_2_4_MSG_DATA_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_2_4_MSG_DATA_FIELD_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_2_4_MSG_DATA_GET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_2_4_MSG_DATA_SET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_2_4_MSG_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_intr_csr::dhs_intr_msixcfg::entry::entry_3_4         */
/* Register template: cap_intr_csr::dhs_intr_msixcfg::entry::entry_3_4     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 134 */
/* Field member: cap_intr_csr::dhs_intr_msixcfg::entry::entry_3_4.reserved1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_RESERVED1_MSB 31
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_RESERVED1_LSB 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_RESERVED1_WIDTH 31
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_RESERVED1_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_RESERVED1_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_RESERVED1_FIELD_MASK 0xfffffffe
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_RESERVED1_GET(x) \
   (((x) & 0xfffffffe) >> 1)
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_RESERVED1_SET(x) \
   (((x) << 1) & 0xfffffffe)
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_RESERVED1_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffe) | ((r) & 0x00000001))
/* Field member: cap_intr_csr::dhs_intr_msixcfg::entry::entry_3_4.vector_ctrl */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_VECTOR_CTRL_MSB 0
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_VECTOR_CTRL_LSB 0
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_VECTOR_CTRL_WIDTH 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_VECTOR_CTRL_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_VECTOR_CTRL_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_VECTOR_CTRL_FIELD_MASK 0x00000001
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_VECTOR_CTRL_GET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_VECTOR_CTRL_SET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_DHS_INTR_MSIXCFG_ENTRY_ENTRY_3_4_VECTOR_CTRL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_intr_csr::dhs_intr_fwcfg                          */
/* Wide Memory template: cap_intr_csr::dhs_intr_fwcfg                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 142 */
#define CAP_INTR_CSR_DHS_INTR_FWCFG_SIZE 0x2000
#define CAP_INTR_CSR_DHS_INTR_FWCFG_BYTE_SIZE 0x8000
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRIES 0x1000
#define CAP_INTR_CSR_DHS_INTR_FWCFG_MSB 63
#define CAP_INTR_CSR_DHS_INTR_FWCFG_LSB 0
#define CAP_INTR_CSR_DHS_INTR_FWCFG_WIDTH 64
#define CAP_INTR_CSR_DHS_INTR_FWCFG_MASK 0xffffffffffffffff
#define CAP_INTR_CSR_DHS_INTR_FWCFG_GET(x) ((x) & 0xffffffffffffffff)
#define CAP_INTR_CSR_DHS_INTR_FWCFG_SET(x) ((x) & 0xffffffffffffffff)
/* Wide Register member: cap_intr_csr::dhs_intr_fwcfg.entry                */
/* Wide Register type referenced: cap_intr_csr::dhs_intr_fwcfg::entry      */
/* Wide Register template referenced: cap_intr_csr::dhs_intr_fwcfg::entry  */
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_BYTE_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_WRITE_ACCESS 1
/* Register member: cap_intr_csr::dhs_intr_fwcfg::entry.entry_0_2          */
/* Register type referenced: cap_intr_csr::dhs_intr_fwcfg::entry::entry_0_2 */
/* Register template referenced: cap_intr_csr::dhs_intr_fwcfg::entry::entry_0_2 */
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr::dhs_intr_fwcfg::entry.entry_1_2          */
/* Register type referenced: cap_intr_csr::dhs_intr_fwcfg::entry::entry_1_2 */
/* Register template referenced: cap_intr_csr::dhs_intr_fwcfg::entry::entry_1_2 */
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_WRITE_MASK 0xffffffff

/* Wide Register type: cap_intr_csr::dhs_intr_fwcfg::entry                 */
/* Wide Register template: cap_intr_csr::dhs_intr_fwcfg::entry             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 149 */
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_SIZE 0x1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_intr_csr::dhs_intr_fwcfg::entry::entry_0_2           */
/* Register template: cap_intr_csr::dhs_intr_fwcfg::entry::entry_0_2       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 149 */
/* Field member: cap_intr_csr::dhs_intr_fwcfg::entry::entry_0_2.reserved1  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_RESERVED1_MSB 31
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_RESERVED1_LSB 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_RESERVED1_WIDTH 31
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_RESERVED1_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_RESERVED1_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_RESERVED1_FIELD_MASK 0xfffffffe
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_RESERVED1_GET(x) \
   (((x) & 0xfffffffe) >> 1)
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_RESERVED1_SET(x) \
   (((x) << 1) & 0xfffffffe)
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_RESERVED1_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffe) | ((r) & 0x00000001))
/* Field member: cap_intr_csr::dhs_intr_fwcfg::entry::entry_0_2.function_mask */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_FUNCTION_MASK_MSB 0
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_FUNCTION_MASK_LSB 0
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_FUNCTION_MASK_WIDTH 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_FUNCTION_MASK_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_FUNCTION_MASK_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_FUNCTION_MASK_FIELD_MASK 0x00000001
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_FUNCTION_MASK_GET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_FUNCTION_MASK_SET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_0_2_FUNCTION_MASK_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_intr_csr::dhs_intr_fwcfg::entry::entry_1_2           */
/* Register template: cap_intr_csr::dhs_intr_fwcfg::entry::entry_1_2       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 149 */
/* Field member: cap_intr_csr::dhs_intr_fwcfg::entry::entry_1_2.reserved2  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_RESERVED2_MSB 31
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_RESERVED2_LSB 18
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_RESERVED2_WIDTH 14
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_RESERVED2_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_RESERVED2_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_RESERVED2_FIELD_MASK 0xfffc0000
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_RESERVED2_GET(x) \
   (((x) & 0xfffc0000) >> 18)
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_RESERVED2_SET(x) \
   (((x) << 18) & 0xfffc0000)
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_RESERVED2_MODIFY(r, x) \
   ((((x) << 18) & 0xfffc0000) | ((r) & 0x0003ffff))
/* Field member: cap_intr_csr::dhs_intr_fwcfg::entry::entry_1_2.intpin     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_INTPIN_MSB 17
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_INTPIN_LSB 16
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_INTPIN_WIDTH 2
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_INTPIN_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_INTPIN_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_INTPIN_FIELD_MASK 0x00030000
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_INTPIN_GET(x) \
   (((x) & 0x00030000) >> 16)
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_INTPIN_SET(x) \
   (((x) << 16) & 0x00030000)
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_INTPIN_MODIFY(r, x) \
   ((((x) << 16) & 0x00030000) | ((r) & 0xfffcffff))
/* Field member: cap_intr_csr::dhs_intr_fwcfg::entry::entry_1_2.legacy     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LEGACY_MSB 15
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LEGACY_LSB 15
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LEGACY_WIDTH 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LEGACY_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LEGACY_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LEGACY_FIELD_MASK 0x00008000
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LEGACY_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LEGACY_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LEGACY_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_intr_csr::dhs_intr_fwcfg::entry::entry_1_2.local_int  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LOCAL_INT_MSB 14
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LOCAL_INT_LSB 14
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LOCAL_INT_WIDTH 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LOCAL_INT_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LOCAL_INT_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LOCAL_INT_FIELD_MASK 0x00004000
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LOCAL_INT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LOCAL_INT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LOCAL_INT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_intr_csr::dhs_intr_fwcfg::entry::entry_1_2.port_id    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_PORT_ID_MSB 13
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_PORT_ID_LSB 11
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_PORT_ID_WIDTH 3
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_PORT_ID_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_PORT_ID_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_PORT_ID_FIELD_MASK 0x00003800
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_PORT_ID_GET(x) \
   (((x) & 0x00003800) >> 11)
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_PORT_ID_SET(x) \
   (((x) << 11) & 0x00003800)
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_PORT_ID_MODIFY(r, x) \
   ((((x) << 11) & 0x00003800) | ((r) & 0xffffc7ff))
/* Field member: cap_intr_csr::dhs_intr_fwcfg::entry::entry_1_2.lif        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LIF_MSB 10
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LIF_LSB 0
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LIF_WIDTH 11
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LIF_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LIF_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LIF_FIELD_MASK 0x000007ff
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LIF_GET(x) \
   ((x) & 0x000007ff)
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LIF_SET(x) \
   ((x) & 0x000007ff)
#define CAP_INTR_CSR_DHS_INTR_FWCFG_ENTRY_ENTRY_1_2_LIF_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Wide Memory type: cap_intr_csr::dhs_intr_drvcfg                         */
/* Wide Memory template: cap_intr_csr::dhs_intr_drvcfg                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 161 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_SIZE 0x8000
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_BYTE_SIZE 0x20000
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRIES 0x1000
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_MSB 159
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_LSB 0
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_WIDTH 160
/* Wide Register member: cap_intr_csr::dhs_intr_drvcfg.entry               */
/* Wide Register type referenced: cap_intr_csr::dhs_intr_drvcfg::entry     */
/* Wide Register template referenced: cap_intr_csr::dhs_intr_drvcfg::entry */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_BYTE_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_WRITE_ACCESS 1
/* Register member: cap_intr_csr::dhs_intr_drvcfg::entry.entry_0_8         */
/* Register type referenced: cap_intr_csr::dhs_intr_drvcfg::entry::entry_0_8 */
/* Register template referenced: cap_intr_csr::dhs_intr_drvcfg::entry::entry_0_8 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr::dhs_intr_drvcfg::entry.entry_1_8         */
/* Register type referenced: cap_intr_csr::dhs_intr_drvcfg::entry::entry_1_8 */
/* Register template referenced: cap_intr_csr::dhs_intr_drvcfg::entry::entry_1_8 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr::dhs_intr_drvcfg::entry.entry_2_8         */
/* Register type referenced: cap_intr_csr::dhs_intr_drvcfg::entry::entry_2_8 */
/* Register template referenced: cap_intr_csr::dhs_intr_drvcfg::entry::entry_2_8 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr::dhs_intr_drvcfg::entry.entry_3_8         */
/* Register type referenced: cap_intr_csr::dhs_intr_drvcfg::entry::entry_3_8 */
/* Register template referenced: cap_intr_csr::dhs_intr_drvcfg::entry::entry_3_8 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr::dhs_intr_drvcfg::entry.entry_4_8         */
/* Register type referenced: cap_intr_csr::dhs_intr_drvcfg::entry::entry_4_8 */
/* Register template referenced: cap_intr_csr::dhs_intr_drvcfg::entry::entry_4_8 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr::dhs_intr_drvcfg::entry.entry_5_8         */
/* Register type referenced: cap_intr_csr::dhs_intr_drvcfg::entry::entry_5_8 */
/* Register template referenced: cap_intr_csr::dhs_intr_drvcfg::entry::entry_5_8 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_intr_csr::dhs_intr_drvcfg::entry.entry_6_8         */
/* Register type referenced: cap_intr_csr::dhs_intr_drvcfg::entry::entry_6_8 */
/* Register template referenced: cap_intr_csr::dhs_intr_drvcfg::entry::entry_6_8 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_intr_csr::dhs_intr_drvcfg::entry.entry_7_8         */
/* Register type referenced: cap_intr_csr::dhs_intr_drvcfg::entry::entry_7_8 */
/* Register template referenced: cap_intr_csr::dhs_intr_drvcfg::entry::entry_7_8 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_intr_csr::dhs_intr_drvcfg::entry                */
/* Wide Register template: cap_intr_csr::dhs_intr_drvcfg::entry            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 168 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_SIZE 0x1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_intr_csr::dhs_intr_drvcfg::entry::entry_0_8          */
/* Register template: cap_intr_csr::dhs_intr_drvcfg::entry::entry_0_8      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 168 */
/* Field member: cap_intr_csr::dhs_intr_drvcfg::entry::entry_0_8.reserved1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_RESERVED1_MSB 31
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_RESERVED1_LSB 6
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_RESERVED1_WIDTH 26
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_RESERVED1_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_RESERVED1_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_RESERVED1_FIELD_MASK 0xffffffc0
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_RESERVED1_GET(x) \
   (((x) & 0xffffffc0) >> 6)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_RESERVED1_SET(x) \
   (((x) << 6) & 0xffffffc0)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_RESERVED1_MODIFY(r, x) \
   ((((x) << 6) & 0xffffffc0) | ((r) & 0x0000003f))
/* Field member: cap_intr_csr::dhs_intr_drvcfg::entry::entry_0_8.coal_init */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_COAL_INIT_MSB 5
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_COAL_INIT_LSB 0
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_COAL_INIT_WIDTH 6
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_COAL_INIT_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_COAL_INIT_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_COAL_INIT_FIELD_MASK 0x0000003f
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_COAL_INIT_GET(x) \
   ((x) & 0x0000003f)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_COAL_INIT_SET(x) \
   ((x) & 0x0000003f)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_0_8_COAL_INIT_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_intr_csr::dhs_intr_drvcfg::entry::entry_1_8          */
/* Register template: cap_intr_csr::dhs_intr_drvcfg::entry::entry_1_8      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 168 */
/* Field member: cap_intr_csr::dhs_intr_drvcfg::entry::entry_1_8.reserved2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_RESERVED2_MSB 31
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_RESERVED2_LSB 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_RESERVED2_WIDTH 31
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_RESERVED2_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_RESERVED2_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_RESERVED2_FIELD_MASK 0xfffffffe
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_RESERVED2_GET(x) \
   (((x) & 0xfffffffe) >> 1)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_RESERVED2_SET(x) \
   (((x) << 1) & 0xfffffffe)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_RESERVED2_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffe) | ((r) & 0x00000001))
/* Field member: cap_intr_csr::dhs_intr_drvcfg::entry::entry_1_8.mask      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_MASK_MSB 0
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_MASK_LSB 0
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_MASK_WIDTH 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_MASK_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_MASK_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_MASK_FIELD_MASK 0x00000001
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_MASK_GET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_MASK_SET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_1_8_MASK_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_intr_csr::dhs_intr_drvcfg::entry::entry_2_8          */
/* Register template: cap_intr_csr::dhs_intr_drvcfg::entry::entry_2_8      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 168 */
/* Field member: cap_intr_csr::dhs_intr_drvcfg::entry::entry_2_8.reserved3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_RESERVED3_MSB 31
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_RESERVED3_LSB 18
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_RESERVED3_WIDTH 14
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_RESERVED3_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_RESERVED3_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_RESERVED3_FIELD_MASK 0xfffc0000
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_RESERVED3_GET(x) \
   (((x) & 0xfffc0000) >> 18)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_RESERVED3_SET(x) \
   (((x) << 18) & 0xfffc0000)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_RESERVED3_MODIFY(r, x) \
   ((((x) << 18) & 0xfffc0000) | ((r) & 0x0003ffff))
/* Field member: cap_intr_csr::dhs_intr_drvcfg::entry::entry_2_8.restart_coal */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_RESTART_COAL_MSB 17
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_RESTART_COAL_LSB 17
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_RESTART_COAL_WIDTH 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_RESTART_COAL_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_RESTART_COAL_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_RESTART_COAL_FIELD_MASK 0x00020000
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_RESTART_COAL_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_RESTART_COAL_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_RESTART_COAL_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_intr_csr::dhs_intr_drvcfg::entry::entry_2_8.unmask    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_UNMASK_MSB 16
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_UNMASK_LSB 16
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_UNMASK_WIDTH 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_UNMASK_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_UNMASK_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_UNMASK_FIELD_MASK 0x00010000
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_UNMASK_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_UNMASK_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_UNMASK_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_intr_csr::dhs_intr_drvcfg::entry::entry_2_8.int_credits */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_INT_CREDITS_MSB 15
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_INT_CREDITS_LSB 0
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_INT_CREDITS_WIDTH 16
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_INT_CREDITS_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_INT_CREDITS_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_INT_CREDITS_FIELD_MASK 0x0000ffff
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_INT_CREDITS_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_INT_CREDITS_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_2_8_INT_CREDITS_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_intr_csr::dhs_intr_drvcfg::entry::entry_3_8          */
/* Register template: cap_intr_csr::dhs_intr_drvcfg::entry::entry_3_8      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 168 */
/* Field member: cap_intr_csr::dhs_intr_drvcfg::entry::entry_3_8.reserved4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_RESERVED4_MSB 31
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_RESERVED4_LSB 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_RESERVED4_WIDTH 31
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_RESERVED4_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_RESERVED4_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_RESERVED4_FIELD_MASK 0xfffffffe
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_RESERVED4_GET(x) \
   (((x) & 0xfffffffe) >> 1)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_RESERVED4_SET(x) \
   (((x) << 1) & 0xfffffffe)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_RESERVED4_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffe) | ((r) & 0x00000001))
/* Field member: cap_intr_csr::dhs_intr_drvcfg::entry::entry_3_8.mask_on_assert */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_MASK_ON_ASSERT_MSB 0
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_MASK_ON_ASSERT_LSB 0
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_MASK_ON_ASSERT_WIDTH 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_MASK_ON_ASSERT_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_MASK_ON_ASSERT_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_MASK_ON_ASSERT_FIELD_MASK 0x00000001
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_MASK_ON_ASSERT_GET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_MASK_ON_ASSERT_SET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_3_8_MASK_ON_ASSERT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_intr_csr::dhs_intr_drvcfg::entry::entry_4_8          */
/* Register template: cap_intr_csr::dhs_intr_drvcfg::entry::entry_4_8      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 168 */
/* Field member: cap_intr_csr::dhs_intr_drvcfg::entry::entry_4_8.reserved5 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_RESERVED5_MSB 31
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_RESERVED5_LSB 6
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_RESERVED5_WIDTH 26
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_RESERVED5_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_RESERVED5_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_RESERVED5_FIELD_MASK 0xffffffc0
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_RESERVED5_GET(x) \
   (((x) & 0xffffffc0) >> 6)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_RESERVED5_SET(x) \
   (((x) << 6) & 0xffffffc0)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_RESERVED5_MODIFY(r, x) \
   ((((x) << 6) & 0xffffffc0) | ((r) & 0x0000003f))
/* Field member: cap_intr_csr::dhs_intr_drvcfg::entry::entry_4_8.coal_curr */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_COAL_CURR_MSB 5
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_COAL_CURR_LSB 0
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_COAL_CURR_WIDTH 6
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_COAL_CURR_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_COAL_CURR_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_COAL_CURR_FIELD_MASK 0x0000003f
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_COAL_CURR_GET(x) \
   ((x) & 0x0000003f)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_COAL_CURR_SET(x) \
   ((x) & 0x0000003f)
#define CAP_INTR_CSR_DHS_INTR_DRVCFG_ENTRY_ENTRY_4_8_COAL_CURR_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_intr_csr::dhs_intr_drvcfg::entry::entry_5_8          */
/* Register template: cap_intr_csr::dhs_intr_drvcfg::entry::entry_5_8      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 168 */

/* Register type: cap_intr_csr::dhs_intr_drvcfg::entry::entry_6_8          */
/* Register template: cap_intr_csr::dhs_intr_drvcfg::entry::entry_6_8      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 168 */

/* Register type: cap_intr_csr::dhs_intr_drvcfg::entry::entry_7_8          */
/* Register template: cap_intr_csr::dhs_intr_drvcfg::entry::entry_7_8      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 168 */

/* Memory type: cap_intr_csr::dhs_intr_pba_cfg                             */
/* Memory template: cap_intr_csr::dhs_intr_pba_cfg                         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 184 */
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_SIZE 0x800
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_BYTE_SIZE 0x2000
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRIES 0x800
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_MSB 23
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_LSB 0
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_WIDTH 24
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_MASK 0x00ffffff
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_GET(x) ((x) & 0x00ffffff)
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_SET(x) ((x) & 0x00ffffff)
/* Register member: cap_intr_csr::dhs_intr_pba_cfg.entry                   */
/* Register type referenced: cap_intr_csr::dhs_intr_pba_cfg::entry         */
/* Register template referenced: cap_intr_csr::dhs_intr_pba_cfg::entry     */
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_BYTE_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_RESET_MASK 0xff000000
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_WRITE_MASK 0x00ffffff

/* Register type: cap_intr_csr::dhs_intr_pba_cfg::entry                    */
/* Register template: cap_intr_csr::dhs_intr_pba_cfg::entry                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 191 */
/* Field member: cap_intr_csr::dhs_intr_pba_cfg::entry.ecc                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_ECC_MSB 23
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_ECC_LSB 18
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_ECC_WIDTH 6
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_ECC_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_ECC_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_ECC_FIELD_MASK 0x00fc0000
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_ECC_GET(x) \
   (((x) & 0x00fc0000) >> 18)
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_ECC_SET(x) \
   (((x) << 18) & 0x00fc0000)
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_ECC_MODIFY(r, x) \
   ((((x) << 18) & 0x00fc0000) | ((r) & 0xff03ffff))
/* Field member: cap_intr_csr::dhs_intr_pba_cfg::entry.count               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_COUNT_MSB 17
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_COUNT_LSB 12
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_COUNT_WIDTH 6
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_COUNT_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_COUNT_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_COUNT_FIELD_MASK 0x0003f000
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_COUNT_GET(x) \
   (((x) & 0x0003f000) >> 12)
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_COUNT_SET(x) \
   (((x) << 12) & 0x0003f000)
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_COUNT_MODIFY(r, x) \
   ((((x) << 12) & 0x0003f000) | ((r) & 0xfffc0fff))
/* Field member: cap_intr_csr::dhs_intr_pba_cfg::entry.start               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_START_MSB 11
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_START_LSB 0
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_START_WIDTH 12
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_START_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_START_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_START_FIELD_MASK 0x00000fff
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_START_GET(x) ((x) & 0x00000fff)
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_START_SET(x) ((x) & 0x00000fff)
#define CAP_INTR_CSR_DHS_INTR_PBA_CFG_ENTRY_START_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Memory type: cap_intr_csr::dhs_intr_pba_array                      */
/* Wide Memory template: cap_intr_csr::dhs_intr_pba_array                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 198 */
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_SIZE 0x1000
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_BYTE_SIZE 0x4000
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRIES 0x800
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_MSB 63
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_LSB 0
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_WIDTH 64
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_MASK 0xffffffffffffffff
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_GET(x) ((x) & 0xffffffffffffffff)
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_SET(x) ((x) & 0xffffffffffffffff)
/* Wide Register member: cap_intr_csr::dhs_intr_pba_array.entry            */
/* Wide Register type referenced: cap_intr_csr::dhs_intr_pba_array::entry  */
/* Wide Register template referenced: cap_intr_csr::dhs_intr_pba_array::entry */
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_BYTE_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_WRITE_ACCESS 1
/* Register member: cap_intr_csr::dhs_intr_pba_array::entry.entry_0_2      */
/* Register type referenced: cap_intr_csr::dhs_intr_pba_array::entry::entry_0_2 */
/* Register template referenced: cap_intr_csr::dhs_intr_pba_array::entry::entry_0_2 */
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr::dhs_intr_pba_array::entry.entry_1_2      */
/* Register type referenced: cap_intr_csr::dhs_intr_pba_array::entry::entry_1_2 */
/* Register template referenced: cap_intr_csr::dhs_intr_pba_array::entry::entry_1_2 */
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_1_2_WRITE_MASK 0xffffffff

/* Wide Register type: cap_intr_csr::dhs_intr_pba_array::entry             */
/* Wide Register template: cap_intr_csr::dhs_intr_pba_array::entry         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 205 */
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_SIZE 0x1
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_intr_csr::dhs_intr_pba_array::entry::entry_0_2       */
/* Register template: cap_intr_csr::dhs_intr_pba_array::entry::entry_0_2   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 205 */
/* Field member: cap_intr_csr::dhs_intr_pba_array::entry::entry_0_2.vec_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_0_2_VEC_31_0_MSB 31
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_0_2_VEC_31_0_LSB 0
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_0_2_VEC_31_0_WIDTH 32
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_0_2_VEC_31_0_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_0_2_VEC_31_0_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_0_2_VEC_31_0_FIELD_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_0_2_VEC_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_0_2_VEC_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_0_2_VEC_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_intr_csr::dhs_intr_pba_array::entry::entry_1_2       */
/* Register template: cap_intr_csr::dhs_intr_pba_array::entry::entry_1_2   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 205 */
/* Field member: cap_intr_csr::dhs_intr_pba_array::entry::entry_1_2.vec_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_1_2_VEC_63_32_MSB 31
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_1_2_VEC_63_32_LSB 0
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_1_2_VEC_63_32_WIDTH 32
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_1_2_VEC_63_32_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_1_2_VEC_63_32_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_1_2_VEC_63_32_FIELD_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_1_2_VEC_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_1_2_VEC_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_DHS_INTR_PBA_ARRAY_ENTRY_ENTRY_1_2_VEC_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Memory type: cap_intr_csr::dhs_intr_assert                              */
/* Memory template: cap_intr_csr::dhs_intr_assert                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 210 */
#define CAP_INTR_CSR_DHS_INTR_ASSERT_SIZE 0x1000
#define CAP_INTR_CSR_DHS_INTR_ASSERT_BYTE_SIZE 0x4000
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRIES 0x1000
#define CAP_INTR_CSR_DHS_INTR_ASSERT_MSB 1
#define CAP_INTR_CSR_DHS_INTR_ASSERT_LSB 0
#define CAP_INTR_CSR_DHS_INTR_ASSERT_WIDTH 2
#define CAP_INTR_CSR_DHS_INTR_ASSERT_MASK 0x03
#define CAP_INTR_CSR_DHS_INTR_ASSERT_GET(x) ((x) & 0x03)
#define CAP_INTR_CSR_DHS_INTR_ASSERT_SET(x) ((x) & 0x03)
/* Register member: cap_intr_csr::dhs_intr_assert.entry                    */
/* Register type referenced: cap_intr_csr::dhs_intr_assert::entry          */
/* Register template referenced: cap_intr_csr::dhs_intr_assert::entry      */
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_BYTE_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_RESET_VALUE 0x00
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_RESET_MASK 0xfc
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_READ_MASK 0xff
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_WRITE_MASK 0x03

/* Register type: cap_intr_csr::dhs_intr_assert::entry                     */
/* Register template: cap_intr_csr::dhs_intr_assert::entry                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 217 */
/* Field member: cap_intr_csr::dhs_intr_assert::entry.rst_coalesce         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_RST_COALESCE_MSB 1
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_RST_COALESCE_LSB 1
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_RST_COALESCE_WIDTH 1
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_RST_COALESCE_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_RST_COALESCE_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_RST_COALESCE_FIELD_MASK 0x02
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_RST_COALESCE_GET(x) \
   (((x) & 0x02) >> 1)
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_RST_COALESCE_SET(x) \
   (((x) << 1) & 0x02)
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_RST_COALESCE_MODIFY(r, x) \
   ((((x) << 1) & 0x02) | ((r) & 0xfd))
/* Field member: cap_intr_csr::dhs_intr_assert::entry.data                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_DATA_MSB 0
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_DATA_LSB 0
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_DATA_WIDTH 1
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_DATA_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_DATA_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_DATA_FIELD_MASK 0x01
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_DATA_GET(x) ((x) & 0x01)
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_DATA_SET(x) ((x) & 0x01)
#define CAP_INTR_CSR_DHS_INTR_ASSERT_ENTRY_DATA_MODIFY(r, x) \
   (((x) & 0x01) | ((r) & 0xfe))

/* Wide Memory type: cap_intr_csr::dhs_intr_coalesce                       */
/* Wide Memory template: cap_intr_csr::dhs_intr_coalesce                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 223 */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_SIZE 0x800
#define CAP_INTR_CSR_DHS_INTR_COALESCE_BYTE_SIZE 0x2000
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRIES 0x400
#define CAP_INTR_CSR_DHS_INTR_COALESCE_MSB 62
#define CAP_INTR_CSR_DHS_INTR_COALESCE_LSB 0
#define CAP_INTR_CSR_DHS_INTR_COALESCE_WIDTH 63
#define CAP_INTR_CSR_DHS_INTR_COALESCE_MASK 0x7fffffffffffffff
#define CAP_INTR_CSR_DHS_INTR_COALESCE_GET(x) ((x) & 0x7fffffffffffffff)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_SET(x) ((x) & 0x7fffffffffffffff)
/* Wide Register member: cap_intr_csr::dhs_intr_coalesce.entry             */
/* Wide Register type referenced: cap_intr_csr::dhs_intr_coalesce::entry   */
/* Wide Register template referenced: cap_intr_csr::dhs_intr_coalesce::entry */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_BYTE_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_WRITE_ACCESS 1
/* Register member: cap_intr_csr::dhs_intr_coalesce::entry.entry_0_2       */
/* Register type referenced: cap_intr_csr::dhs_intr_coalesce::entry::entry_0_2 */
/* Register template referenced: cap_intr_csr::dhs_intr_coalesce::entry::entry_0_2 */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr::dhs_intr_coalesce::entry.entry_1_2       */
/* Register type referenced: cap_intr_csr::dhs_intr_coalesce::entry::entry_1_2 */
/* Register template referenced: cap_intr_csr::dhs_intr_coalesce::entry::entry_1_2 */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_RESET_MASK 0x80000000
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_WRITE_MASK 0x7fffffff

/* Wide Register type: cap_intr_csr::dhs_intr_coalesce::entry              */
/* Wide Register template: cap_intr_csr::dhs_intr_coalesce::entry          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 231 */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_SIZE 0x1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_intr_csr::dhs_intr_coalesce::entry::entry_0_2        */
/* Register template: cap_intr_csr::dhs_intr_coalesce::entry::entry_0_2    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 231 */
/* Field member: cap_intr_csr::dhs_intr_coalesce::entry::entry_0_2.coal_curr_value1_1_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_CURR_VALUE1_1_0_MSB 31
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_CURR_VALUE1_1_0_LSB 30
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_CURR_VALUE1_1_0_WIDTH 2
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_CURR_VALUE1_1_0_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_CURR_VALUE1_1_0_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_CURR_VALUE1_1_0_FIELD_MASK 0xc0000000
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_CURR_VALUE1_1_0_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_CURR_VALUE1_1_0_SET(x) \
   (((x) << 30) & 0xc0000000)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_CURR_VALUE1_1_0_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: cap_intr_csr::dhs_intr_coalesce::entry::entry_0_2.coal_curr_value0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_CURR_VALUE0_MSB 29
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_CURR_VALUE0_LSB 24
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_CURR_VALUE0_WIDTH 6
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_CURR_VALUE0_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_CURR_VALUE0_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_CURR_VALUE0_FIELD_MASK 0x3f000000
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_CURR_VALUE0_GET(x) \
   (((x) & 0x3f000000) >> 24)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_CURR_VALUE0_SET(x) \
   (((x) << 24) & 0x3f000000)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_CURR_VALUE0_MODIFY(r, x) \
   ((((x) << 24) & 0x3f000000) | ((r) & 0xc0ffffff))
/* Field member: cap_intr_csr::dhs_intr_coalesce::entry::entry_0_2.coal_init_value3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE3_MSB 23
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE3_LSB 18
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE3_WIDTH 6
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE3_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE3_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE3_FIELD_MASK 0x00fc0000
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE3_GET(x) \
   (((x) & 0x00fc0000) >> 18)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE3_SET(x) \
   (((x) << 18) & 0x00fc0000)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE3_MODIFY(r, x) \
   ((((x) << 18) & 0x00fc0000) | ((r) & 0xff03ffff))
/* Field member: cap_intr_csr::dhs_intr_coalesce::entry::entry_0_2.coal_init_value2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE2_MSB 17
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE2_LSB 12
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE2_WIDTH 6
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE2_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE2_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE2_FIELD_MASK 0x0003f000
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE2_GET(x) \
   (((x) & 0x0003f000) >> 12)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE2_SET(x) \
   (((x) << 12) & 0x0003f000)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE2_MODIFY(r, x) \
   ((((x) << 12) & 0x0003f000) | ((r) & 0xfffc0fff))
/* Field member: cap_intr_csr::dhs_intr_coalesce::entry::entry_0_2.coal_init_value1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE1_MSB 11
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE1_LSB 6
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE1_WIDTH 6
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE1_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE1_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE1_FIELD_MASK 0x00000fc0
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE1_GET(x) \
   (((x) & 0x00000fc0) >> 6)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE1_SET(x) \
   (((x) << 6) & 0x00000fc0)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE1_MODIFY(r, x) \
   ((((x) << 6) & 0x00000fc0) | ((r) & 0xfffff03f))
/* Field member: cap_intr_csr::dhs_intr_coalesce::entry::entry_0_2.coal_init_value0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE0_MSB 5
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE0_LSB 0
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE0_WIDTH 6
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE0_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE0_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE0_FIELD_MASK 0x0000003f
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE0_GET(x) \
   ((x) & 0x0000003f)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE0_SET(x) \
   ((x) & 0x0000003f)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_0_2_COAL_INIT_VALUE0_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_intr_csr::dhs_intr_coalesce::entry::entry_1_2        */
/* Register template: cap_intr_csr::dhs_intr_coalesce::entry::entry_1_2    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 231 */
/* Field member: cap_intr_csr::dhs_intr_coalesce::entry::entry_1_2.ecc     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_ECC_MSB 30
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_ECC_LSB 24
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x7f000000
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_ECC_GET(x) \
   (((x) & 0x7f000000) >> 24)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_ECC_SET(x) \
   (((x) << 24) & 0x7f000000)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   ((((x) << 24) & 0x7f000000) | ((r) & 0x80ffffff))
/* Field member: cap_intr_csr::dhs_intr_coalesce::entry::entry_1_2.hw_legacy_sent_state3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE3_MSB 23
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE3_LSB 23
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE3_WIDTH 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE3_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE3_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE3_FIELD_MASK 0x00800000
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE3_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE3_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE3_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_intr_csr::dhs_intr_coalesce::entry::entry_1_2.hw_legacy_sent_state2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE2_MSB 22
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE2_LSB 22
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE2_WIDTH 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE2_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE2_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE2_FIELD_MASK 0x00400000
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE2_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE2_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE2_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_intr_csr::dhs_intr_coalesce::entry::entry_1_2.hw_legacy_sent_state1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE1_MSB 21
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE1_LSB 21
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE1_WIDTH 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE1_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE1_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE1_FIELD_MASK 0x00200000
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE1_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE1_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE1_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_intr_csr::dhs_intr_coalesce::entry::entry_1_2.hw_legacy_sent_state0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE0_MSB 20
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE0_LSB 20
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE0_WIDTH 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE0_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE0_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE0_FIELD_MASK 0x00100000
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE0_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE0_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_LEGACY_SENT_STATE0_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_intr_csr::dhs_intr_coalesce::entry::entry_1_2.hw_use_rsvd */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_USE_RSVD_MSB 19
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_USE_RSVD_LSB 16
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_USE_RSVD_WIDTH 4
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_USE_RSVD_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_USE_RSVD_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_USE_RSVD_FIELD_MASK 0x000f0000
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_USE_RSVD_GET(x) \
   (((x) & 0x000f0000) >> 16)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_USE_RSVD_SET(x) \
   (((x) << 16) & 0x000f0000)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_HW_USE_RSVD_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000) | ((r) & 0xfff0ffff))
/* Field member: cap_intr_csr::dhs_intr_coalesce::entry::entry_1_2.coal_curr_value3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE3_MSB 15
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE3_LSB 10
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE3_WIDTH 6
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE3_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE3_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE3_FIELD_MASK 0x0000fc00
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE3_GET(x) \
   (((x) & 0x0000fc00) >> 10)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE3_SET(x) \
   (((x) << 10) & 0x0000fc00)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE3_MODIFY(r, x) \
   ((((x) << 10) & 0x0000fc00) | ((r) & 0xffff03ff))
/* Field member: cap_intr_csr::dhs_intr_coalesce::entry::entry_1_2.coal_curr_value2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE2_MSB 9
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE2_LSB 4
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE2_WIDTH 6
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE2_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE2_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE2_FIELD_MASK 0x000003f0
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE2_GET(x) \
   (((x) & 0x000003f0) >> 4)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE2_SET(x) \
   (((x) << 4) & 0x000003f0)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE2_MODIFY(r, x) \
   ((((x) << 4) & 0x000003f0) | ((r) & 0xfffffc0f))
/* Field member: cap_intr_csr::dhs_intr_coalesce::entry::entry_1_2.coal_curr_value1_5_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE1_5_2_MSB 3
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE1_5_2_LSB 0
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE1_5_2_WIDTH 4
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE1_5_2_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE1_5_2_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE1_5_2_FIELD_MASK 0x0000000f
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE1_5_2_GET(x) \
   ((x) & 0x0000000f)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE1_5_2_SET(x) \
   ((x) & 0x0000000f)
#define CAP_INTR_CSR_DHS_INTR_COALESCE_ENTRY_ENTRY_1_2_COAL_CURR_VALUE1_5_2_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Memory type: cap_intr_csr::dhs_intr_state                          */
/* Wide Memory template: cap_intr_csr::dhs_intr_state                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 249 */
#define CAP_INTR_CSR_DHS_INTR_STATE_SIZE 0x4000
#define CAP_INTR_CSR_DHS_INTR_STATE_BYTE_SIZE 0x10000
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRIES 0x1000
#define CAP_INTR_CSR_DHS_INTR_STATE_MSB 127
#define CAP_INTR_CSR_DHS_INTR_STATE_LSB 0
#define CAP_INTR_CSR_DHS_INTR_STATE_WIDTH 128
/* Wide Register member: cap_intr_csr::dhs_intr_state.entry                */
/* Wide Register type referenced: cap_intr_csr::dhs_intr_state::entry      */
/* Wide Register template referenced: cap_intr_csr::dhs_intr_state::entry  */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_BYTE_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_WRITE_ACCESS 1
/* Register member: cap_intr_csr::dhs_intr_state::entry.entry_0_4          */
/* Register type referenced: cap_intr_csr::dhs_intr_state::entry::entry_0_4 */
/* Register template referenced: cap_intr_csr::dhs_intr_state::entry::entry_0_4 */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_0_4_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr::dhs_intr_state::entry.entry_1_4          */
/* Register type referenced: cap_intr_csr::dhs_intr_state::entry::entry_1_4 */
/* Register template referenced: cap_intr_csr::dhs_intr_state::entry::entry_1_4 */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_OFFSET 0x1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr::dhs_intr_state::entry.entry_2_4          */
/* Register type referenced: cap_intr_csr::dhs_intr_state::entry::entry_2_4 */
/* Register template referenced: cap_intr_csr::dhs_intr_state::entry::entry_2_4 */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_OFFSET 0x2
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_intr_csr::dhs_intr_state::entry.entry_3_4          */
/* Register type referenced: cap_intr_csr::dhs_intr_state::entry::entry_3_4 */
/* Register template referenced: cap_intr_csr::dhs_intr_state::entry::entry_3_4 */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_OFFSET 0x3
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_WRITE_MASK 0xffffffff

/* Wide Register type: cap_intr_csr::dhs_intr_state::entry                 */
/* Wide Register template: cap_intr_csr::dhs_intr_state::entry             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 257 */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_SIZE 0x1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_BYTE_SIZE 0x10

/* Register type: cap_intr_csr::dhs_intr_state::entry::entry_0_4           */
/* Register template: cap_intr_csr::dhs_intr_state::entry::entry_0_4       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 257 */
/* Field member: cap_intr_csr::dhs_intr_state::entry::entry_0_4.msixcfg_msg_addr_51_2_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_0_4_MSIXCFG_MSG_ADDR_51_2_31_0_MSB 31
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_0_4_MSIXCFG_MSG_ADDR_51_2_31_0_LSB 0
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_0_4_MSIXCFG_MSG_ADDR_51_2_31_0_WIDTH 32
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_0_4_MSIXCFG_MSG_ADDR_51_2_31_0_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_0_4_MSIXCFG_MSG_ADDR_51_2_31_0_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_0_4_MSIXCFG_MSG_ADDR_51_2_31_0_FIELD_MASK 0xffffffff
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_0_4_MSIXCFG_MSG_ADDR_51_2_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_0_4_MSIXCFG_MSG_ADDR_51_2_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_0_4_MSIXCFG_MSG_ADDR_51_2_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_intr_csr::dhs_intr_state::entry::entry_1_4           */
/* Register template: cap_intr_csr::dhs_intr_state::entry::entry_1_4       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 257 */
/* Field member: cap_intr_csr::dhs_intr_state::entry::entry_1_4.msixcfg_msg_data_13_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_MSIXCFG_MSG_DATA_13_0_MSB 31
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_MSIXCFG_MSG_DATA_13_0_LSB 18
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_MSIXCFG_MSG_DATA_13_0_WIDTH 14
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_MSIXCFG_MSG_DATA_13_0_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_MSIXCFG_MSG_DATA_13_0_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_MSIXCFG_MSG_DATA_13_0_FIELD_MASK 0xfffc0000
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_MSIXCFG_MSG_DATA_13_0_GET(x) \
   (((x) & 0xfffc0000) >> 18)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_MSIXCFG_MSG_DATA_13_0_SET(x) \
   (((x) << 18) & 0xfffc0000)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_MSIXCFG_MSG_DATA_13_0_MODIFY(r, x) \
   ((((x) << 18) & 0xfffc0000) | ((r) & 0x0003ffff))
/* Field member: cap_intr_csr::dhs_intr_state::entry::entry_1_4.msixcfg_msg_addr_51_2_49_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_MSIXCFG_MSG_ADDR_51_2_49_32_MSB 17
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_MSIXCFG_MSG_ADDR_51_2_49_32_LSB 0
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_MSIXCFG_MSG_ADDR_51_2_49_32_WIDTH 18
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_MSIXCFG_MSG_ADDR_51_2_49_32_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_MSIXCFG_MSG_ADDR_51_2_49_32_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_MSIXCFG_MSG_ADDR_51_2_49_32_FIELD_MASK 0x0003ffff
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_MSIXCFG_MSG_ADDR_51_2_49_32_GET(x) \
   ((x) & 0x0003ffff)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_MSIXCFG_MSG_ADDR_51_2_49_32_SET(x) \
   ((x) & 0x0003ffff)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_1_4_MSIXCFG_MSG_ADDR_51_2_49_32_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: cap_intr_csr::dhs_intr_state::entry::entry_2_4           */
/* Register template: cap_intr_csr::dhs_intr_state::entry::entry_2_4       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 257 */
/* Field member: cap_intr_csr::dhs_intr_state::entry::entry_2_4.fwcfg_local_int */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_LOCAL_INT_MSB 31
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_LOCAL_INT_LSB 31
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_LOCAL_INT_WIDTH 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_LOCAL_INT_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_LOCAL_INT_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_LOCAL_INT_FIELD_MASK 0x80000000
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_LOCAL_INT_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_LOCAL_INT_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_LOCAL_INT_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_intr_csr::dhs_intr_state::entry::entry_2_4.fwcfg_lif  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_LIF_MSB 30
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_LIF_LSB 20
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_LIF_WIDTH 11
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_LIF_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_LIF_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_LIF_FIELD_MASK 0x7ff00000
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_LIF_GET(x) \
   (((x) & 0x7ff00000) >> 20)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_LIF_SET(x) \
   (((x) << 20) & 0x7ff00000)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_LIF_MODIFY(r, x) \
   ((((x) << 20) & 0x7ff00000) | ((r) & 0x800fffff))
/* Field member: cap_intr_csr::dhs_intr_state::entry::entry_2_4.fwcfg_function_mask */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_FUNCTION_MASK_MSB 19
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_FUNCTION_MASK_LSB 19
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_FUNCTION_MASK_WIDTH 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_FUNCTION_MASK_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_FUNCTION_MASK_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_FUNCTION_MASK_FIELD_MASK 0x00080000
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_FUNCTION_MASK_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_FUNCTION_MASK_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_FWCFG_FUNCTION_MASK_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_intr_csr::dhs_intr_state::entry::entry_2_4.msixcfg_vector_ctrl */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_MSIXCFG_VECTOR_CTRL_MSB 18
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_MSIXCFG_VECTOR_CTRL_LSB 18
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_MSIXCFG_VECTOR_CTRL_WIDTH 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_MSIXCFG_VECTOR_CTRL_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_MSIXCFG_VECTOR_CTRL_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_MSIXCFG_VECTOR_CTRL_FIELD_MASK 0x00040000
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_MSIXCFG_VECTOR_CTRL_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_MSIXCFG_VECTOR_CTRL_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_MSIXCFG_VECTOR_CTRL_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_intr_csr::dhs_intr_state::entry::entry_2_4.msixcfg_msg_data_31_14 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_MSIXCFG_MSG_DATA_31_14_MSB 17
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_MSIXCFG_MSG_DATA_31_14_LSB 0
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_MSIXCFG_MSG_DATA_31_14_WIDTH 18
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_MSIXCFG_MSG_DATA_31_14_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_MSIXCFG_MSG_DATA_31_14_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_MSIXCFG_MSG_DATA_31_14_FIELD_MASK 0x0003ffff
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_MSIXCFG_MSG_DATA_31_14_GET(x) \
   ((x) & 0x0003ffff)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_MSIXCFG_MSG_DATA_31_14_SET(x) \
   ((x) & 0x0003ffff)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_2_4_MSIXCFG_MSG_DATA_31_14_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: cap_intr_csr::dhs_intr_state::entry::entry_3_4           */
/* Register template: cap_intr_csr::dhs_intr_state::entry::entry_3_4       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 257 */
/* Field member: cap_intr_csr::dhs_intr_state::entry::entry_3_4.ecc        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_ECC_MSB 31
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_ECC_LSB 24
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_ECC_WIDTH 8
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_ECC_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_ECC_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_ECC_FIELD_MASK 0xff000000
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_ECC_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_ECC_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_ECC_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_intr_csr::dhs_intr_state::entry::entry_3_4.fwcfg_port_id */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_PORT_ID_MSB 23
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_PORT_ID_LSB 21
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_PORT_ID_WIDTH 3
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_PORT_ID_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_PORT_ID_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_PORT_ID_FIELD_MASK 0x00e00000
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_PORT_ID_GET(x) \
   (((x) & 0x00e00000) >> 21)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_PORT_ID_SET(x) \
   (((x) << 21) & 0x00e00000)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_PORT_ID_MODIFY(r, x) \
   ((((x) << 21) & 0x00e00000) | ((r) & 0xff1fffff))
/* Field member: cap_intr_csr::dhs_intr_state::entry::entry_3_4.drvcfg_mask_on_assert */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_MASK_ON_ASSERT_MSB 20
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_MASK_ON_ASSERT_LSB 20
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_MASK_ON_ASSERT_WIDTH 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_MASK_ON_ASSERT_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_MASK_ON_ASSERT_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_MASK_ON_ASSERT_FIELD_MASK 0x00100000
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_MASK_ON_ASSERT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_MASK_ON_ASSERT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_MASK_ON_ASSERT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_intr_csr::dhs_intr_state::entry::entry_3_4.drvcfg_int_credits */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_INT_CREDITS_MSB 19
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_INT_CREDITS_LSB 4
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_INT_CREDITS_WIDTH 16
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_INT_CREDITS_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_INT_CREDITS_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_INT_CREDITS_FIELD_MASK 0x000ffff0
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_INT_CREDITS_GET(x) \
   (((x) & 0x000ffff0) >> 4)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_INT_CREDITS_SET(x) \
   (((x) << 4) & 0x000ffff0)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_INT_CREDITS_MODIFY(r, x) \
   ((((x) << 4) & 0x000ffff0) | ((r) & 0xfff0000f))
/* Field member: cap_intr_csr::dhs_intr_state::entry::entry_3_4.drvcfg_mask */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_MASK_MSB 3
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_MASK_LSB 3
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_MASK_WIDTH 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_MASK_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_MASK_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_MASK_FIELD_MASK 0x00000008
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_MASK_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_MASK_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_DRVCFG_MASK_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_intr_csr::dhs_intr_state::entry::entry_3_4.fwcfg_legacy_pin */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_LEGACY_PIN_MSB 2
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_LEGACY_PIN_LSB 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_LEGACY_PIN_WIDTH 2
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_LEGACY_PIN_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_LEGACY_PIN_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_LEGACY_PIN_FIELD_MASK 0x00000006
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_LEGACY_PIN_GET(x) \
   (((x) & 0x00000006) >> 1)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_LEGACY_PIN_SET(x) \
   (((x) << 1) & 0x00000006)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_LEGACY_PIN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000006) | ((r) & 0xfffffff9))
/* Field member: cap_intr_csr::dhs_intr_state::entry::entry_3_4.fwcfg_legacy_int */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_LEGACY_INT_MSB 0
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_LEGACY_INT_LSB 0
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_LEGACY_INT_WIDTH 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_LEGACY_INT_READ_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_LEGACY_INT_WRITE_ACCESS 1
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_LEGACY_INT_FIELD_MASK 0x00000001
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_LEGACY_INT_GET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_LEGACY_INT_SET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_DHS_INTR_STATE_ENTRY_ENTRY_3_4_FWCFG_LEGACY_INT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_intr_csr::cfg_intr_coalesce                          */
/* Register template: cap_intr_csr::cfg_intr_coalesce                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 277 */
/* Field member: cap_intr_csr::cfg_intr_coalesce.resolution                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_INTR_COALESCE_RESOLUTION_MSB 15
#define CAP_INTR_CSR_CFG_INTR_COALESCE_RESOLUTION_LSB 0
#define CAP_INTR_CSR_CFG_INTR_COALESCE_RESOLUTION_WIDTH 16
#define CAP_INTR_CSR_CFG_INTR_COALESCE_RESOLUTION_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_COALESCE_RESOLUTION_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_COALESCE_RESOLUTION_RESET 0x206c
#define CAP_INTR_CSR_CFG_INTR_COALESCE_RESOLUTION_FIELD_MASK 0x0000ffff
#define CAP_INTR_CSR_CFG_INTR_COALESCE_RESOLUTION_GET(x) ((x) & 0x0000ffff)
#define CAP_INTR_CSR_CFG_INTR_COALESCE_RESOLUTION_SET(x) ((x) & 0x0000ffff)
#define CAP_INTR_CSR_CFG_INTR_COALESCE_RESOLUTION_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_intr_csr::cfg_intr_axi                               */
/* Register template: cap_intr_csr::cfg_intr_axi                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 283 */
/* Field member: cap_intr_csr::cfg_intr_axi.num_ids                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_INTR_AXI_NUM_IDS_MSB 7
#define CAP_INTR_CSR_CFG_INTR_AXI_NUM_IDS_LSB 0
#define CAP_INTR_CSR_CFG_INTR_AXI_NUM_IDS_WIDTH 8
#define CAP_INTR_CSR_CFG_INTR_AXI_NUM_IDS_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_AXI_NUM_IDS_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_AXI_NUM_IDS_RESET 0x10
#define CAP_INTR_CSR_CFG_INTR_AXI_NUM_IDS_FIELD_MASK 0x000000ff
#define CAP_INTR_CSR_CFG_INTR_AXI_NUM_IDS_GET(x) ((x) & 0x000000ff)
#define CAP_INTR_CSR_CFG_INTR_AXI_NUM_IDS_SET(x) ((x) & 0x000000ff)
#define CAP_INTR_CSR_CFG_INTR_AXI_NUM_IDS_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_intr_csr::sta_intr_axi                               */
/* Register template: cap_intr_csr::sta_intr_axi                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 289 */
/* Field member: cap_intr_csr::sta_intr_axi.num_ids                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_AXI_NUM_IDS_MSB 7
#define CAP_INTR_CSR_STA_INTR_AXI_NUM_IDS_LSB 0
#define CAP_INTR_CSR_STA_INTR_AXI_NUM_IDS_WIDTH 8
#define CAP_INTR_CSR_STA_INTR_AXI_NUM_IDS_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_AXI_NUM_IDS_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_AXI_NUM_IDS_FIELD_MASK 0x000000ff
#define CAP_INTR_CSR_STA_INTR_AXI_NUM_IDS_GET(x) ((x) & 0x000000ff)
#define CAP_INTR_CSR_STA_INTR_AXI_NUM_IDS_SET(x) ((x) & 0x000000ff)
#define CAP_INTR_CSR_STA_INTR_AXI_NUM_IDS_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_intr_csr::sta_intr_init                              */
/* Register template: cap_intr_csr::sta_intr_init                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 294 */
/* Field member: cap_intr_csr::sta_intr_init.done                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_INIT_DONE_MSB 0
#define CAP_INTR_CSR_STA_INTR_INIT_DONE_LSB 0
#define CAP_INTR_CSR_STA_INTR_INIT_DONE_WIDTH 1
#define CAP_INTR_CSR_STA_INTR_INIT_DONE_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_INIT_DONE_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_INIT_DONE_FIELD_MASK 0x00000001
#define CAP_INTR_CSR_STA_INTR_INIT_DONE_GET(x) ((x) & 0x00000001)
#define CAP_INTR_CSR_STA_INTR_INIT_DONE_SET(x) ((x) & 0x00000001)
#define CAP_INTR_CSR_STA_INTR_INIT_DONE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_intr_csr::sta_intr_debug                             */
/* Register template: cap_intr_csr::sta_intr_debug                         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 299 */
/* Field member: cap_intr_csr::sta_intr_debug.init_done                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_DEBUG_INIT_DONE_MSB 23
#define CAP_INTR_CSR_STA_INTR_DEBUG_INIT_DONE_LSB 23
#define CAP_INTR_CSR_STA_INTR_DEBUG_INIT_DONE_WIDTH 1
#define CAP_INTR_CSR_STA_INTR_DEBUG_INIT_DONE_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_DEBUG_INIT_DONE_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_DEBUG_INIT_DONE_FIELD_MASK 0x00800000
#define CAP_INTR_CSR_STA_INTR_DEBUG_INIT_DONE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_INTR_CSR_STA_INTR_DEBUG_INIT_DONE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_INTR_CSR_STA_INTR_DEBUG_INIT_DONE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_intr_csr::sta_intr_debug.coal_scan_active             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_DEBUG_COAL_SCAN_ACTIVE_MSB 22
#define CAP_INTR_CSR_STA_INTR_DEBUG_COAL_SCAN_ACTIVE_LSB 22
#define CAP_INTR_CSR_STA_INTR_DEBUG_COAL_SCAN_ACTIVE_WIDTH 1
#define CAP_INTR_CSR_STA_INTR_DEBUG_COAL_SCAN_ACTIVE_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_DEBUG_COAL_SCAN_ACTIVE_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_DEBUG_COAL_SCAN_ACTIVE_FIELD_MASK 0x00400000
#define CAP_INTR_CSR_STA_INTR_DEBUG_COAL_SCAN_ACTIVE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_INTR_CSR_STA_INTR_DEBUG_COAL_SCAN_ACTIVE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_INTR_CSR_STA_INTR_DEBUG_COAL_SCAN_ACTIVE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_intr_csr::sta_intr_debug.axi_rdy                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_DEBUG_AXI_RDY_MSB 21
#define CAP_INTR_CSR_STA_INTR_DEBUG_AXI_RDY_LSB 21
#define CAP_INTR_CSR_STA_INTR_DEBUG_AXI_RDY_WIDTH 1
#define CAP_INTR_CSR_STA_INTR_DEBUG_AXI_RDY_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_DEBUG_AXI_RDY_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_DEBUG_AXI_RDY_FIELD_MASK 0x00200000
#define CAP_INTR_CSR_STA_INTR_DEBUG_AXI_RDY_GET(x) (((x) & 0x00200000) >> 21)
#define CAP_INTR_CSR_STA_INTR_DEBUG_AXI_RDY_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_INTR_CSR_STA_INTR_DEBUG_AXI_RDY_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_intr_csr::sta_intr_debug.awvalid                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWVALID_MSB 20
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWVALID_LSB 20
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWVALID_WIDTH 1
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWVALID_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWVALID_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWVALID_FIELD_MASK 0x00100000
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWVALID_GET(x) (((x) & 0x00100000) >> 20)
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWVALID_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWVALID_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_intr_csr::sta_intr_debug.awready                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWREADY_MSB 19
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWREADY_LSB 19
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWREADY_WIDTH 1
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWREADY_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWREADY_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWREADY_FIELD_MASK 0x00080000
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWREADY_GET(x) (((x) & 0x00080000) >> 19)
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWREADY_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWREADY_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_intr_csr::sta_intr_debug.wvalid                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_DEBUG_WVALID_MSB 18
#define CAP_INTR_CSR_STA_INTR_DEBUG_WVALID_LSB 18
#define CAP_INTR_CSR_STA_INTR_DEBUG_WVALID_WIDTH 1
#define CAP_INTR_CSR_STA_INTR_DEBUG_WVALID_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_DEBUG_WVALID_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_DEBUG_WVALID_FIELD_MASK 0x00040000
#define CAP_INTR_CSR_STA_INTR_DEBUG_WVALID_GET(x) (((x) & 0x00040000) >> 18)
#define CAP_INTR_CSR_STA_INTR_DEBUG_WVALID_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_INTR_CSR_STA_INTR_DEBUG_WVALID_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_intr_csr::sta_intr_debug.wready                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_DEBUG_WREADY_MSB 17
#define CAP_INTR_CSR_STA_INTR_DEBUG_WREADY_LSB 17
#define CAP_INTR_CSR_STA_INTR_DEBUG_WREADY_WIDTH 1
#define CAP_INTR_CSR_STA_INTR_DEBUG_WREADY_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_DEBUG_WREADY_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_DEBUG_WREADY_FIELD_MASK 0x00020000
#define CAP_INTR_CSR_STA_INTR_DEBUG_WREADY_GET(x) (((x) & 0x00020000) >> 17)
#define CAP_INTR_CSR_STA_INTR_DEBUG_WREADY_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_INTR_CSR_STA_INTR_DEBUG_WREADY_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_intr_csr::sta_intr_debug.awfifo_depth                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWFIFO_DEPTH_MSB 16
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWFIFO_DEPTH_LSB 14
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWFIFO_DEPTH_WIDTH 3
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWFIFO_DEPTH_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWFIFO_DEPTH_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWFIFO_DEPTH_FIELD_MASK 0x0001c000
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWFIFO_DEPTH_GET(x) \
   (((x) & 0x0001c000) >> 14)
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWFIFO_DEPTH_SET(x) \
   (((x) << 14) & 0x0001c000)
#define CAP_INTR_CSR_STA_INTR_DEBUG_AWFIFO_DEPTH_MODIFY(r, x) \
   ((((x) << 14) & 0x0001c000) | ((r) & 0xfffe3fff))
/* Field member: cap_intr_csr::sta_intr_debug.wfifo_depth                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_DEBUG_WFIFO_DEPTH_MSB 13
#define CAP_INTR_CSR_STA_INTR_DEBUG_WFIFO_DEPTH_LSB 11
#define CAP_INTR_CSR_STA_INTR_DEBUG_WFIFO_DEPTH_WIDTH 3
#define CAP_INTR_CSR_STA_INTR_DEBUG_WFIFO_DEPTH_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_DEBUG_WFIFO_DEPTH_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_DEBUG_WFIFO_DEPTH_FIELD_MASK 0x00003800
#define CAP_INTR_CSR_STA_INTR_DEBUG_WFIFO_DEPTH_GET(x) \
   (((x) & 0x00003800) >> 11)
#define CAP_INTR_CSR_STA_INTR_DEBUG_WFIFO_DEPTH_SET(x) \
   (((x) << 11) & 0x00003800)
#define CAP_INTR_CSR_STA_INTR_DEBUG_WFIFO_DEPTH_MODIFY(r, x) \
   ((((x) << 11) & 0x00003800) | ((r) & 0xffffc7ff))
/* Field member: cap_intr_csr::sta_intr_debug.coalexp_fifodepth            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_DEBUG_COALEXP_FIFODEPTH_MSB 10
#define CAP_INTR_CSR_STA_INTR_DEBUG_COALEXP_FIFODEPTH_LSB 7
#define CAP_INTR_CSR_STA_INTR_DEBUG_COALEXP_FIFODEPTH_WIDTH 4
#define CAP_INTR_CSR_STA_INTR_DEBUG_COALEXP_FIFODEPTH_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_DEBUG_COALEXP_FIFODEPTH_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_DEBUG_COALEXP_FIFODEPTH_FIELD_MASK 0x00000780
#define CAP_INTR_CSR_STA_INTR_DEBUG_COALEXP_FIFODEPTH_GET(x) \
   (((x) & 0x00000780) >> 7)
#define CAP_INTR_CSR_STA_INTR_DEBUG_COALEXP_FIFODEPTH_SET(x) \
   (((x) << 7) & 0x00000780)
#define CAP_INTR_CSR_STA_INTR_DEBUG_COALEXP_FIFODEPTH_MODIFY(r, x) \
   ((((x) << 7) & 0x00000780) | ((r) & 0xfffff87f))
/* Field member: cap_intr_csr::sta_intr_debug.legacy_fifodepth             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_DEBUG_LEGACY_FIFODEPTH_MSB 6
#define CAP_INTR_CSR_STA_INTR_DEBUG_LEGACY_FIFODEPTH_LSB 0
#define CAP_INTR_CSR_STA_INTR_DEBUG_LEGACY_FIFODEPTH_WIDTH 7
#define CAP_INTR_CSR_STA_INTR_DEBUG_LEGACY_FIFODEPTH_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_DEBUG_LEGACY_FIFODEPTH_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_DEBUG_LEGACY_FIFODEPTH_FIELD_MASK 0x0000007f
#define CAP_INTR_CSR_STA_INTR_DEBUG_LEGACY_FIFODEPTH_GET(x) \
   ((x) & 0x0000007f)
#define CAP_INTR_CSR_STA_INTR_DEBUG_LEGACY_FIFODEPTH_SET(x) \
   ((x) & 0x0000007f)
#define CAP_INTR_CSR_STA_INTR_DEBUG_LEGACY_FIFODEPTH_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: cap_intr_csr::cfg_intr_ecc_disable                       */
/* Register template: cap_intr_csr::cfg_intr_ecc_disable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 314 */
/* Field member: cap_intr_csr::cfg_intr_ecc_disable.intr_coalesce_dhs      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_DHS_MSB 8
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_DHS_LSB 8
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_DHS_WIDTH 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_DHS_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_DHS_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_DHS_RESET 0x0
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_DHS_FIELD_MASK 0x00000100
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_DHS_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_DHS_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_DHS_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_intr_csr::cfg_intr_ecc_disable.intr_coalesce_det      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_DET_MSB 7
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_DET_LSB 7
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_DET_WIDTH 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_DET_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_DET_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_DET_RESET 0x0
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_DET_FIELD_MASK 0x00000080
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_DET_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_DET_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_DET_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_intr_csr::cfg_intr_ecc_disable.intr_coalesce_cor      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_COR_MSB 6
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_COR_LSB 6
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_COR_WIDTH 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_COR_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_COR_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_COR_RESET 0x0
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_COR_FIELD_MASK 0x00000040
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_COR_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_COR_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_COALESCE_COR_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_intr_csr::cfg_intr_ecc_disable.intr_pba_cfg_dhs       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_DHS_MSB 5
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_DHS_LSB 5
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_DHS_WIDTH 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_DHS_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_DHS_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_DHS_RESET 0x0
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_DHS_FIELD_MASK 0x00000020
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_DHS_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_DHS_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_DHS_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_intr_csr::cfg_intr_ecc_disable.intr_pba_cfg_det       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_DET_MSB 4
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_DET_LSB 4
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_DET_WIDTH 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_DET_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_DET_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_DET_RESET 0x0
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_DET_FIELD_MASK 0x00000010
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_DET_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_DET_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_DET_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_intr_csr::cfg_intr_ecc_disable.intr_pba_cfg_cor       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_COR_MSB 3
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_COR_LSB 3
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_COR_WIDTH 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_COR_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_COR_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_COR_RESET 0x0
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_COR_FIELD_MASK 0x00000008
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_COR_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_COR_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_PBA_CFG_COR_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_intr_csr::cfg_intr_ecc_disable.intr_state_dhs         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_DHS_MSB 2
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_DHS_LSB 2
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_DHS_WIDTH 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_DHS_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_DHS_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_DHS_RESET 0x0
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_DHS_FIELD_MASK 0x00000004
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_DHS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_DHS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_DHS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_intr_csr::cfg_intr_ecc_disable.intr_state_det         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_DET_MSB 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_DET_LSB 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_DET_WIDTH 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_DET_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_DET_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_DET_RESET 0x0
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_DET_FIELD_MASK 0x00000002
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_intr_csr::cfg_intr_ecc_disable.intr_state_cor         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_COR_MSB 0
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_COR_LSB 0
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_COR_WIDTH 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_COR_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_COR_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_COR_RESET 0x0
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_COR_FIELD_MASK 0x00000001
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_COR_GET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_COR_SET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_CFG_INTR_ECC_DISABLE_INTR_STATE_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_intr_csr::sta_intr_ecc_intr_state                    */
/* Register template: cap_intr_csr::sta_intr_ecc_intr_state                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 328 */
/* Field member: cap_intr_csr::sta_intr_ecc_intr_state.addr                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_ADDR_MSB 21
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_ADDR_LSB 10
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_ADDR_WIDTH 12
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_ADDR_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_ADDR_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_ADDR_FIELD_MASK 0x003ffc00
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_ADDR_GET(x) \
   (((x) & 0x003ffc00) >> 10)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_ADDR_SET(x) \
   (((x) << 10) & 0x003ffc00)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x003ffc00) | ((r) & 0xffc003ff))
/* Field member: cap_intr_csr::sta_intr_ecc_intr_state.syndrome            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_SYNDROME_MSB 9
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_SYNDROME_LSB 2
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_SYNDROME_WIDTH 8
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_SYNDROME_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_SYNDROME_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_SYNDROME_FIELD_MASK 0x000003fc
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_intr_csr::sta_intr_ecc_intr_state.correctable         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_CORRECTABLE_MSB 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_CORRECTABLE_LSB 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_CORRECTABLE_WIDTH 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_CORRECTABLE_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_CORRECTABLE_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_intr_csr::sta_intr_ecc_intr_state.uncorrectable       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_UNCORRECTABLE_MSB 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_UNCORRECTABLE_LSB 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_UNCORRECTABLE_WIDTH 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_UNCORRECTABLE_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_STATE_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_intr_csr::sta_intr_ecc_intr_pba_cfg                  */
/* Register template: cap_intr_csr::sta_intr_ecc_intr_pba_cfg              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 335 */
/* Field member: cap_intr_csr::sta_intr_ecc_intr_pba_cfg.addr              */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_ADDR_MSB 18
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_ADDR_LSB 8
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_ADDR_WIDTH 11
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_ADDR_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_ADDR_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_ADDR_FIELD_MASK 0x0007ff00
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_ADDR_GET(x) \
   (((x) & 0x0007ff00) >> 8)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_ADDR_SET(x) \
   (((x) << 8) & 0x0007ff00)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_ADDR_MODIFY(r, x) \
   ((((x) << 8) & 0x0007ff00) | ((r) & 0xfff800ff))
/* Field member: cap_intr_csr::sta_intr_ecc_intr_pba_cfg.syndrome          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_SYNDROME_MSB 7
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_SYNDROME_LSB 2
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_SYNDROME_WIDTH 6
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_SYNDROME_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_SYNDROME_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_SYNDROME_FIELD_MASK 0x000000fc
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_SYNDROME_GET(x) \
   (((x) & 0x000000fc) >> 2)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_SYNDROME_SET(x) \
   (((x) << 2) & 0x000000fc)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000000fc) | ((r) & 0xffffff03))
/* Field member: cap_intr_csr::sta_intr_ecc_intr_pba_cfg.correctable       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_CORRECTABLE_MSB 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_CORRECTABLE_LSB 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_CORRECTABLE_WIDTH 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_CORRECTABLE_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_CORRECTABLE_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_intr_csr::sta_intr_ecc_intr_pba_cfg.uncorrectable     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_UNCORRECTABLE_MSB 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_UNCORRECTABLE_LSB 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_UNCORRECTABLE_WIDTH 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_UNCORRECTABLE_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_PBA_CFG_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_intr_csr::sta_intr_ecc_intr_coalesce                 */
/* Register template: cap_intr_csr::sta_intr_ecc_intr_coalesce             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 342 */
/* Field member: cap_intr_csr::sta_intr_ecc_intr_coalesce.addr             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_ADDR_MSB 18
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_ADDR_LSB 9
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_ADDR_WIDTH 10
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_ADDR_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_ADDR_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_ADDR_FIELD_MASK 0x0007fe00
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_ADDR_GET(x) \
   (((x) & 0x0007fe00) >> 9)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_ADDR_SET(x) \
   (((x) << 9) & 0x0007fe00)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_ADDR_MODIFY(r, x) \
   ((((x) << 9) & 0x0007fe00) | ((r) & 0xfff801ff))
/* Field member: cap_intr_csr::sta_intr_ecc_intr_coalesce.syndrome         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_SYNDROME_MSB 8
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_SYNDROME_LSB 2
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_SYNDROME_WIDTH 7
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_SYNDROME_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_SYNDROME_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_SYNDROME_FIELD_MASK 0x000001fc
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_SYNDROME_GET(x) \
   (((x) & 0x000001fc) >> 2)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_SYNDROME_SET(x) \
   (((x) << 2) & 0x000001fc)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000001fc) | ((r) & 0xfffffe03))
/* Field member: cap_intr_csr::sta_intr_ecc_intr_coalesce.correctable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_CORRECTABLE_MSB 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_CORRECTABLE_LSB 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_CORRECTABLE_WIDTH 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_CORRECTABLE_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_CORRECTABLE_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_intr_csr::sta_intr_ecc_intr_coalesce.uncorrectable    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_UNCORRECTABLE_MSB 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_UNCORRECTABLE_LSB 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_UNCORRECTABLE_WIDTH 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_UNCORRECTABLE_READ_ACCESS 1
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_STA_INTR_ECC_INTR_COALESCE_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_intr_csr::cnt_intr_tot_axi_wr                   */
/* Wide Register template: cap_intr_csr::cnt_intr_tot_axi_wr               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 349 */
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_SIZE 0x2
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_BYTE_SIZE 0x8

/* Register type: cap_intr_csr::cnt_intr_tot_axi_wr::cnt_intr_tot_axi_wr_0_2 */
/* Register template: cap_intr_csr::cnt_intr_tot_axi_wr::cnt_intr_tot_axi_wr_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 349 */
/* Field member: cap_intr_csr::cnt_intr_tot_axi_wr::cnt_intr_tot_axi_wr_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_0_2_REQ_31_0_MSB 31
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_0_2_REQ_31_0_LSB 0
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_0_2_REQ_31_0_WIDTH 32
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_0_2_REQ_31_0_READ_ACCESS 1
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_0_2_REQ_31_0_WRITE_ACCESS 1
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_intr_csr::cnt_intr_tot_axi_wr::cnt_intr_tot_axi_wr_1_2 */
/* Register template: cap_intr_csr::cnt_intr_tot_axi_wr::cnt_intr_tot_axi_wr_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 349 */
/* Field member: cap_intr_csr::cnt_intr_tot_axi_wr::cnt_intr_tot_axi_wr_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_1_2_REQ_39_32_MSB 7
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_1_2_REQ_39_32_LSB 0
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_1_2_REQ_39_32_WIDTH 8
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_1_2_REQ_39_32_READ_ACCESS 1
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_1_2_REQ_39_32_WRITE_ACCESS 1
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_INTR_CSR_CNT_INTR_TOT_AXI_WR_CNT_INTR_TOT_AXI_WR_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_intr_csr::cnt_intr_legacy_send                  */
/* Wide Register template: cap_intr_csr::cnt_intr_legacy_send              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 356 */
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_SIZE 0x2
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_BYTE_SIZE 0x8

/* Register type: cap_intr_csr::cnt_intr_legacy_send::cnt_intr_legacy_send_0_2 */
/* Register template: cap_intr_csr::cnt_intr_legacy_send::cnt_intr_legacy_send_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 356 */
/* Field member: cap_intr_csr::cnt_intr_legacy_send::cnt_intr_legacy_send_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_0_2_REQ_31_0_MSB 31
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_0_2_REQ_31_0_LSB 0
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_0_2_REQ_31_0_WIDTH 32
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_0_2_REQ_31_0_READ_ACCESS 1
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_0_2_REQ_31_0_WRITE_ACCESS 1
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_intr_csr::cnt_intr_legacy_send::cnt_intr_legacy_send_1_2 */
/* Register template: cap_intr_csr::cnt_intr_legacy_send::cnt_intr_legacy_send_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 356 */
/* Field member: cap_intr_csr::cnt_intr_legacy_send::cnt_intr_legacy_send_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_1_2_REQ_39_32_MSB 7
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_1_2_REQ_39_32_LSB 0
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_1_2_REQ_39_32_WIDTH 8
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_1_2_REQ_39_32_READ_ACCESS 1
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_1_2_REQ_39_32_WRITE_ACCESS 1
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_INTR_CSR_CNT_INTR_LEGACY_SEND_CNT_INTR_LEGACY_SEND_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_intr_csr::sat_intr_event_counters                    */
/* Register template: cap_intr_csr::sat_intr_event_counters                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 363 */
/* Field member: cap_intr_csr::sat_intr_event_counters.delayed_coal_scan   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_DELAYED_COAL_SCAN_MSB 15
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_DELAYED_COAL_SCAN_LSB 8
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_DELAYED_COAL_SCAN_WIDTH 8
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_DELAYED_COAL_SCAN_READ_ACCESS 1
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_DELAYED_COAL_SCAN_WRITE_ACCESS 1
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_DELAYED_COAL_SCAN_RESET 0x00
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_DELAYED_COAL_SCAN_FIELD_MASK 0x0000ff00
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_DELAYED_COAL_SCAN_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_DELAYED_COAL_SCAN_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_DELAYED_COAL_SCAN_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_intr_csr::sat_intr_event_counters.axi_bresp_errs      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_AXI_BRESP_ERRS_MSB 7
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_AXI_BRESP_ERRS_LSB 0
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_AXI_BRESP_ERRS_WIDTH 8
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_AXI_BRESP_ERRS_READ_ACCESS 1
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_AXI_BRESP_ERRS_WRITE_ACCESS 1
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_AXI_BRESP_ERRS_RESET 0x00
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_AXI_BRESP_ERRS_FIELD_MASK 0x000000ff
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_AXI_BRESP_ERRS_GET(x) \
   ((x) & 0x000000ff)
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_AXI_BRESP_ERRS_SET(x) \
   ((x) & 0x000000ff)
#define CAP_INTR_CSR_SAT_INTR_EVENT_COUNTERS_AXI_BRESP_ERRS_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_intr_csr::cfg_intr_axi_attr                          */
/* Register template: cap_intr_csr::cfg_intr_axi_attr                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 369 */
/* Field member: cap_intr_csr::cfg_intr_axi_attr.lock                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_LOCK_MSB 11
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_LOCK_LSB 11
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_LOCK_WIDTH 1
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_LOCK_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_LOCK_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_LOCK_RESET 0x0
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_LOCK_FIELD_MASK 0x00000800
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_LOCK_GET(x) (((x) & 0x00000800) >> 11)
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_LOCK_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_LOCK_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_intr_csr::cfg_intr_axi_attr.qos                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_QOS_MSB 10
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_QOS_LSB 7
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_QOS_WIDTH 4
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_QOS_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_QOS_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_QOS_RESET 0x0
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_QOS_FIELD_MASK 0x00000780
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_QOS_GET(x) (((x) & 0x00000780) >> 7)
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_QOS_SET(x) (((x) << 7) & 0x00000780)
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_QOS_MODIFY(r, x) \
   ((((x) << 7) & 0x00000780) | ((r) & 0xfffff87f))
/* Field member: cap_intr_csr::cfg_intr_axi_attr.prot                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_PROT_MSB 6
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_PROT_LSB 4
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_PROT_WIDTH 3
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_PROT_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_PROT_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_PROT_RESET 0x2
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_PROT_FIELD_MASK 0x00000070
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_PROT_GET(x) (((x) & 0x00000070) >> 4)
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_PROT_SET(x) (((x) << 4) & 0x00000070)
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_PROT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000070) | ((r) & 0xffffff8f))
/* Field member: cap_intr_csr::cfg_intr_axi_attr.awcache                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_AWCACHE_MSB 3
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_AWCACHE_LSB 0
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_AWCACHE_WIDTH 4
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_AWCACHE_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_AWCACHE_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_AWCACHE_RESET 0x0
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_AWCACHE_FIELD_MASK 0x0000000f
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_AWCACHE_GET(x) ((x) & 0x0000000f)
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_AWCACHE_SET(x) ((x) & 0x0000000f)
#define CAP_INTR_CSR_CFG_INTR_AXI_ATTR_AWCACHE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_intr_csr::cfg_debug_port                             */
/* Register template: cap_intr_csr::cfg_debug_port                         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 392 */
/* Field member: cap_intr_csr::cfg_debug_port.enable                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_DEBUG_PORT_ENABLE_MSB 2
#define CAP_INTR_CSR_CFG_DEBUG_PORT_ENABLE_LSB 2
#define CAP_INTR_CSR_CFG_DEBUG_PORT_ENABLE_WIDTH 1
#define CAP_INTR_CSR_CFG_DEBUG_PORT_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_DEBUG_PORT_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_DEBUG_PORT_ENABLE_RESET 0x0
#define CAP_INTR_CSR_CFG_DEBUG_PORT_ENABLE_FIELD_MASK 0x00000004
#define CAP_INTR_CSR_CFG_DEBUG_PORT_ENABLE_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_INTR_CSR_CFG_DEBUG_PORT_ENABLE_SET(x) (((x) << 2) & 0x00000004)
#define CAP_INTR_CSR_CFG_DEBUG_PORT_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_intr_csr::cfg_debug_port.select                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_DEBUG_PORT_SELECT_MSB 1
#define CAP_INTR_CSR_CFG_DEBUG_PORT_SELECT_LSB 0
#define CAP_INTR_CSR_CFG_DEBUG_PORT_SELECT_WIDTH 2
#define CAP_INTR_CSR_CFG_DEBUG_PORT_SELECT_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_DEBUG_PORT_SELECT_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_DEBUG_PORT_SELECT_RESET 0x0
#define CAP_INTR_CSR_CFG_DEBUG_PORT_SELECT_FIELD_MASK 0x00000003
#define CAP_INTR_CSR_CFG_DEBUG_PORT_SELECT_GET(x) ((x) & 0x00000003)
#define CAP_INTR_CSR_CFG_DEBUG_PORT_SELECT_SET(x) ((x) & 0x00000003)
#define CAP_INTR_CSR_CFG_DEBUG_PORT_SELECT_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_intr_csr::cfg_debug_max_credits_limit                */
/* Register template: cap_intr_csr::cfg_debug_max_credits_limit            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 399 */
/* Field member: cap_intr_csr::cfg_debug_max_credits_limit.int_threshold   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_DEBUG_MAX_CREDITS_LIMIT_INT_THRESHOLD_MSB 15
#define CAP_INTR_CSR_CFG_DEBUG_MAX_CREDITS_LIMIT_INT_THRESHOLD_LSB 0
#define CAP_INTR_CSR_CFG_DEBUG_MAX_CREDITS_LIMIT_INT_THRESHOLD_WIDTH 16
#define CAP_INTR_CSR_CFG_DEBUG_MAX_CREDITS_LIMIT_INT_THRESHOLD_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_DEBUG_MAX_CREDITS_LIMIT_INT_THRESHOLD_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_DEBUG_MAX_CREDITS_LIMIT_INT_THRESHOLD_RESET 0x7fff
#define CAP_INTR_CSR_CFG_DEBUG_MAX_CREDITS_LIMIT_INT_THRESHOLD_FIELD_MASK 0x0000ffff
#define CAP_INTR_CSR_CFG_DEBUG_MAX_CREDITS_LIMIT_INT_THRESHOLD_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_INTR_CSR_CFG_DEBUG_MAX_CREDITS_LIMIT_INT_THRESHOLD_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_INTR_CSR_CFG_DEBUG_MAX_CREDITS_LIMIT_INT_THRESHOLD_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_intr_csr::cfg_todo_bits_legacy_cnt_read_debug        */
/* Register template: cap_intr_csr::cfg_todo_bits_legacy_cnt_read_debug    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 406 */
/* Field member: cap_intr_csr::cfg_todo_bits_legacy_cnt_read_debug.addr    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_ADDR_MSB 8
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_ADDR_LSB 1
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_ADDR_WIDTH 8
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_ADDR_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_ADDR_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_ADDR_RESET 0x00
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_ADDR_FIELD_MASK 0x000001fe
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_ADDR_GET(x) \
   (((x) & 0x000001fe) >> 1)
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_ADDR_SET(x) \
   (((x) << 1) & 0x000001fe)
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_ADDR_MODIFY(r, x) \
   ((((x) << 1) & 0x000001fe) | ((r) & 0xfffffe01))
/* Field member: cap_intr_csr::cfg_todo_bits_legacy_cnt_read_debug.source  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_SOURCE_MSB 0
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_SOURCE_LSB 0
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_SOURCE_WIDTH 1
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_SOURCE_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_SOURCE_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_SOURCE_RESET 0x0
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_SOURCE_FIELD_MASK 0x00000001
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_SOURCE_GET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_SOURCE_SET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_CFG_TODO_BITS_LEGACY_CNT_READ_DEBUG_SOURCE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr          */
/* Wide Register template: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 414 */
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_SIZE 0x4
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_BYTE_SIZE 0x10

/* Register type: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr::cfg_legacy_intx_pcie_msg_hdr_0_4 */
/* Register template: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr::cfg_legacy_intx_pcie_msg_hdr_0_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 414 */
/* Field member: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr::cfg_legacy_intx_pcie_msg_hdr_0_4.dw0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_0_4_DW0_MSB 31
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_0_4_DW0_LSB 0
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_0_4_DW0_WIDTH 32
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_0_4_DW0_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_0_4_DW0_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_0_4_DW0_RESET 0x000000c4
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_0_4_DW0_FIELD_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_0_4_DW0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_0_4_DW0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_0_4_DW0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr::cfg_legacy_intx_pcie_msg_hdr_1_4 */
/* Register template: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr::cfg_legacy_intx_pcie_msg_hdr_1_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 414 */
/* Field member: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr::cfg_legacy_intx_pcie_msg_hdr_1_4.dw1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_1_4_DW1_MSB 31
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_1_4_DW1_LSB 0
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_1_4_DW1_WIDTH 32
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_1_4_DW1_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_1_4_DW1_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_1_4_DW1_RESET 0x20000000
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_1_4_DW1_FIELD_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_1_4_DW1_GET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_1_4_DW1_SET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_1_4_DW1_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr::cfg_legacy_intx_pcie_msg_hdr_2_4 */
/* Register template: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr::cfg_legacy_intx_pcie_msg_hdr_2_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 414 */
/* Field member: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr::cfg_legacy_intx_pcie_msg_hdr_2_4.dw2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_2_4_DW2_MSB 31
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_2_4_DW2_LSB 0
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_2_4_DW2_WIDTH 32
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_2_4_DW2_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_2_4_DW2_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_2_4_DW2_RESET 0x00000000
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_2_4_DW2_FIELD_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_2_4_DW2_GET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_2_4_DW2_SET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_2_4_DW2_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr::cfg_legacy_intx_pcie_msg_hdr_3_4 */
/* Register template: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr::cfg_legacy_intx_pcie_msg_hdr_3_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 414 */
/* Field member: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr::cfg_legacy_intx_pcie_msg_hdr_3_4.dw3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_3_4_DW3_MSB 31
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_3_4_DW3_LSB 0
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_3_4_DW3_WIDTH 32
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_3_4_DW3_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_3_4_DW3_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_3_4_DW3_RESET 0x00000000
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_3_4_DW3_FIELD_MASK 0xffffffff
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_3_4_DW3_GET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_3_4_DW3_SET(x) \
   ((x) & 0xffffffff)
#define CAP_INTR_CSR_CFG_LEGACY_INTX_PCIE_MSG_HDR_CFG_LEGACY_INTX_PCIE_MSG_HDR_3_4_DW3_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_intr_csr::sta_todo_bits_legacy_cnt_read_debug        */
/* Register template: cap_intr_csr::sta_todo_bits_legacy_cnt_read_debug    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 423 */
/* Field member: cap_intr_csr::sta_todo_bits_legacy_cnt_read_debug.debug_readout */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_DEBUG_READOUT_MSB 16
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_DEBUG_READOUT_LSB 1
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_DEBUG_READOUT_WIDTH 16
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_DEBUG_READOUT_READ_ACCESS 1
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_DEBUG_READOUT_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_DEBUG_READOUT_FIELD_MASK 0x0001fffe
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_DEBUG_READOUT_GET(x) \
   (((x) & 0x0001fffe) >> 1)
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_DEBUG_READOUT_SET(x) \
   (((x) << 1) & 0x0001fffe)
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_DEBUG_READOUT_MODIFY(r, x) \
   ((((x) << 1) & 0x0001fffe) | ((r) & 0xfffe0001))
/* Field member: cap_intr_csr::sta_todo_bits_legacy_cnt_read_debug.valid   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_VALID_MSB 0
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_VALID_LSB 0
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_VALID_WIDTH 1
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_VALID_READ_ACCESS 1
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_VALID_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_VALID_FIELD_MASK 0x00000001
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_VALID_GET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_VALID_SET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_STA_TODO_BITS_LEGACY_CNT_READ_DEBUG_VALID_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_intr_csr::cfg_sram_bist                              */
/* Register template: cap_intr_csr::cfg_sram_bist                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 429 */
/* Field member: cap_intr_csr::cfg_sram_bist.run                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_INTR_CSR_CFG_SRAM_BIST_RUN_MSB 2
#define CAP_INTR_CSR_CFG_SRAM_BIST_RUN_LSB 0
#define CAP_INTR_CSR_CFG_SRAM_BIST_RUN_WIDTH 3
#define CAP_INTR_CSR_CFG_SRAM_BIST_RUN_READ_ACCESS 1
#define CAP_INTR_CSR_CFG_SRAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_INTR_CSR_CFG_SRAM_BIST_RUN_RESET 0x0
#define CAP_INTR_CSR_CFG_SRAM_BIST_RUN_FIELD_MASK 0x00000007
#define CAP_INTR_CSR_CFG_SRAM_BIST_RUN_GET(x) ((x) & 0x00000007)
#define CAP_INTR_CSR_CFG_SRAM_BIST_RUN_SET(x) ((x) & 0x00000007)
#define CAP_INTR_CSR_CFG_SRAM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_intr_csr::sta_sram_bist                              */
/* Register template: cap_intr_csr::sta_sram_bist                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 435 */
/* Field member: cap_intr_csr::sta_sram_bist.done_fail                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_SRAM_BIST_DONE_FAIL_MSB 5
#define CAP_INTR_CSR_STA_SRAM_BIST_DONE_FAIL_LSB 3
#define CAP_INTR_CSR_STA_SRAM_BIST_DONE_FAIL_WIDTH 3
#define CAP_INTR_CSR_STA_SRAM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_INTR_CSR_STA_SRAM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_SRAM_BIST_DONE_FAIL_FIELD_MASK 0x00000038
#define CAP_INTR_CSR_STA_SRAM_BIST_DONE_FAIL_GET(x) (((x) & 0x00000038) >> 3)
#define CAP_INTR_CSR_STA_SRAM_BIST_DONE_FAIL_SET(x) \
   (((x) << 3) & 0x00000038)
#define CAP_INTR_CSR_STA_SRAM_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: cap_intr_csr::sta_sram_bist.done_pass                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_INTR_CSR_STA_SRAM_BIST_DONE_PASS_MSB 2
#define CAP_INTR_CSR_STA_SRAM_BIST_DONE_PASS_LSB 0
#define CAP_INTR_CSR_STA_SRAM_BIST_DONE_PASS_WIDTH 3
#define CAP_INTR_CSR_STA_SRAM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_INTR_CSR_STA_SRAM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_INTR_CSR_STA_SRAM_BIST_DONE_PASS_FIELD_MASK 0x00000007
#define CAP_INTR_CSR_STA_SRAM_BIST_DONE_PASS_GET(x) ((x) & 0x00000007)
#define CAP_INTR_CSR_STA_SRAM_BIST_DONE_PASS_SET(x) ((x) & 0x00000007)
#define CAP_INTR_CSR_STA_SRAM_BIST_DONE_PASS_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_intr_csr::csr_intr                                   */
/* Register template: cap_intr_csr::csr_intr                               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 111 */
/* Field member: cap_intr_csr::csr_intr.dowstream_enable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_INTR_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_INTR_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_INTR_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_INTR_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_INTR_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_INTR_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_INTR_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_intr_csr::csr_intr.dowstream                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_INTR_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_INTR_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_INTR_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_INTR_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_INTR_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_INTR_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_INTR_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_INTR_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_INTR_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_intr_csr::int_groups                                    */
/* Group template: cap_intr_csr::intgrp_status                             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 95 */
#define CAP_INTR_CSR_INT_GROUPS_SIZE 0x4
#define CAP_INTR_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_intr_csr::intgrp_status.intreg                     */
/* Register type referenced: cap_intr_csr::int_groups::intreg              */
/* Register template referenced: cap_intr_csr::intreg_status               */
#define CAP_INTR_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_INTR_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_INTR_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_INTR_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_INTR_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffffe
#define CAP_INTR_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_INTR_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_intr_csr::intgrp_status.int_enable_rw_reg          */
/* Register type referenced: cap_intr_csr::int_groups::int_enable_rw_reg   */
/* Register template referenced: cap_intr_csr::intreg_enable               */
#define CAP_INTR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_INTR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_INTR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_INTR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_INTR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000001
/* Register member: cap_intr_csr::intgrp_status.int_rw_reg                 */
/* Register type referenced: cap_intr_csr::int_groups::int_rw_reg          */
/* Register template referenced: cap_intr_csr::intreg_status               */
#define CAP_INTR_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_INTR_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_INTR_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_INTR_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_INTR_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffffe
#define CAP_INTR_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_INTR_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_intr_csr::int_groups::intreg                         */
/* Register template: cap_intr_csr::intreg_status                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 45 */
/* Field member: cap_intr_csr::intreg_status.int_intr_ecc_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_INTR_CSR_INT_GROUPS_INTREG_INT_INTR_ECC_INTERRUPT_MSB 0
#define CAP_INTR_CSR_INT_GROUPS_INTREG_INT_INTR_ECC_INTERRUPT_LSB 0
#define CAP_INTR_CSR_INT_GROUPS_INTREG_INT_INTR_ECC_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_GROUPS_INTREG_INT_INTR_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_GROUPS_INTREG_INT_INTR_ECC_INTERRUPT_WRITE_ACCESS 0
#define CAP_INTR_CSR_INT_GROUPS_INTREG_INT_INTR_ECC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_INTR_CSR_INT_GROUPS_INTREG_INT_INTR_ECC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_INT_GROUPS_INTREG_INT_INTR_ECC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_INT_GROUPS_INTREG_INT_INTR_ECC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_intr_csr::int_groups::int_enable_rw_reg              */
/* Register template: cap_intr_csr::intreg_enable                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 33 */
/* Field member: cap_intr_csr::intreg_enable.int_intr_ecc_enable           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTR_ECC_ENABLE_MSB 0
#define CAP_INTR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTR_ECC_ENABLE_LSB 0
#define CAP_INTR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTR_ECC_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTR_ECC_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTR_ECC_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTR_ECC_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTR_ECC_ENABLE_FIELD_MASK 0x00000001
#define CAP_INTR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTR_ECC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTR_ECC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTR_ECC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_intr_csr::int_groups::int_rw_reg                     */
/* Register template: cap_intr_csr::intreg_status                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 45 */
/* Field member: cap_intr_csr::intreg_status.int_intr_ecc_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_INTR_CSR_INT_GROUPS_INT_RW_REG_INT_INTR_ECC_INTERRUPT_MSB 0
#define CAP_INTR_CSR_INT_GROUPS_INT_RW_REG_INT_INTR_ECC_INTERRUPT_LSB 0
#define CAP_INTR_CSR_INT_GROUPS_INT_RW_REG_INT_INTR_ECC_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_GROUPS_INT_RW_REG_INT_INTR_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_GROUPS_INT_RW_REG_INT_INTR_ECC_INTERRUPT_WRITE_ACCESS 0
#define CAP_INTR_CSR_INT_GROUPS_INT_RW_REG_INT_INTR_ECC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_INTR_CSR_INT_GROUPS_INT_RW_REG_INT_INTR_ECC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_INT_GROUPS_INT_RW_REG_INT_INTR_ECC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_INT_GROUPS_INT_RW_REG_INT_INTR_ECC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_intr_csr::int_intr_ecc                                  */
/* Group template: cap_intr_csr::intgrp                                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 74 */
#define CAP_INTR_CSR_INT_INTR_ECC_SIZE 0x4
#define CAP_INTR_CSR_INT_INTR_ECC_BYTE_SIZE 0x10
/* Register member: cap_intr_csr::intgrp.intreg                            */
/* Register type referenced: cap_intr_csr::int_intr_ecc::intreg            */
/* Register template referenced: cap_intr_csr::intreg                      */
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_OFFSET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_BYTE_OFFSET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_READ_MASK 0xffffffff
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_WRITE_MASK 0x000003ff
/* Register member: cap_intr_csr::intgrp.int_test_set                      */
/* Register type referenced: cap_intr_csr::int_intr_ecc::int_test_set      */
/* Register template referenced: cap_intr_csr::intreg                      */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_OFFSET 0x1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_WRITE_MASK 0x000003ff
/* Register member: cap_intr_csr::intgrp.int_enable_set                    */
/* Register type referenced: cap_intr_csr::int_intr_ecc::int_enable_set    */
/* Register template referenced: cap_intr_csr::intreg_enable               */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_OFFSET 0x2
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_WRITE_MASK 0x000003ff
/* Register member: cap_intr_csr::intgrp.int_enable_clear                  */
/* Register type referenced: cap_intr_csr::int_intr_ecc::int_enable_clear  */
/* Register template referenced: cap_intr_csr::intreg_enable               */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_WRITE_MASK 0x000003ff

/* Register type: cap_intr_csr::int_intr_ecc::intreg                       */
/* Register template: cap_intr_csr::intreg                                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 10 */
/* Field member: cap_intr_csr::intreg.intr_bresp_err_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_BRESP_ERR_INTERRUPT_MSB 9
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_BRESP_ERR_INTERRUPT_LSB 9
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_BRESP_ERR_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_BRESP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_BRESP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_BRESP_ERR_INTERRUPT_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_BRESP_ERR_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_BRESP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_BRESP_ERR_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_BRESP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_intr_csr::intreg.int_credits_max_debug_threshold_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INT_CREDITS_MAX_DEBUG_THRESHOLD_INTERRUPT_MSB 8
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INT_CREDITS_MAX_DEBUG_THRESHOLD_INTERRUPT_LSB 8
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INT_CREDITS_MAX_DEBUG_THRESHOLD_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INT_CREDITS_MAX_DEBUG_THRESHOLD_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INT_CREDITS_MAX_DEBUG_THRESHOLD_INTERRUPT_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INT_CREDITS_MAX_DEBUG_THRESHOLD_INTERRUPT_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INT_CREDITS_MAX_DEBUG_THRESHOLD_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INT_CREDITS_MAX_DEBUG_THRESHOLD_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INT_CREDITS_MAX_DEBUG_THRESHOLD_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INT_CREDITS_MAX_DEBUG_THRESHOLD_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_intr_csr::intreg.int_credit_positive_after_return_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INT_CREDIT_POSITIVE_AFTER_RETURN_INTERRUPT_MSB 7
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INT_CREDIT_POSITIVE_AFTER_RETURN_INTERRUPT_LSB 7
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INT_CREDIT_POSITIVE_AFTER_RETURN_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INT_CREDIT_POSITIVE_AFTER_RETURN_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INT_CREDIT_POSITIVE_AFTER_RETURN_INTERRUPT_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INT_CREDIT_POSITIVE_AFTER_RETURN_INTERRUPT_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INT_CREDIT_POSITIVE_AFTER_RETURN_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INT_CREDIT_POSITIVE_AFTER_RETURN_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INT_CREDIT_POSITIVE_AFTER_RETURN_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INT_CREDIT_POSITIVE_AFTER_RETURN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_intr_csr::intreg.intr_legacy_fifo_overrun_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_LEGACY_FIFO_OVERRUN_INTERRUPT_MSB 6
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_LEGACY_FIFO_OVERRUN_INTERRUPT_LSB 6
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_LEGACY_FIFO_OVERRUN_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_LEGACY_FIFO_OVERRUN_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_LEGACY_FIFO_OVERRUN_INTERRUPT_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_LEGACY_FIFO_OVERRUN_INTERRUPT_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_LEGACY_FIFO_OVERRUN_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_LEGACY_FIFO_OVERRUN_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_LEGACY_FIFO_OVERRUN_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_LEGACY_FIFO_OVERRUN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_intr_csr::intreg.intr_coalesce_correctable_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_COALESCE_CORRECTABLE_INTERRUPT_MSB 5
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_COALESCE_CORRECTABLE_INTERRUPT_LSB 5
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_COALESCE_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_COALESCE_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_COALESCE_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_COALESCE_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_COALESCE_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_COALESCE_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_COALESCE_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_COALESCE_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_intr_csr::intreg.intr_coalesce_uncorrectable_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_COALESCE_UNCORRECTABLE_INTERRUPT_MSB 4
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_COALESCE_UNCORRECTABLE_INTERRUPT_LSB 4
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_COALESCE_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_COALESCE_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_COALESCE_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_COALESCE_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_COALESCE_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_COALESCE_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_COALESCE_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_COALESCE_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_intr_csr::intreg.intr_pba_cfg_correctable_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_PBA_CFG_CORRECTABLE_INTERRUPT_MSB 3
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_PBA_CFG_CORRECTABLE_INTERRUPT_LSB 3
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_PBA_CFG_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_PBA_CFG_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_PBA_CFG_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_PBA_CFG_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_PBA_CFG_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_PBA_CFG_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_PBA_CFG_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_PBA_CFG_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_intr_csr::intreg.intr_pba_cfg_uncorrectable_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_PBA_CFG_UNCORRECTABLE_INTERRUPT_MSB 2
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_PBA_CFG_UNCORRECTABLE_INTERRUPT_LSB 2
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_PBA_CFG_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_PBA_CFG_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_PBA_CFG_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_PBA_CFG_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_PBA_CFG_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_PBA_CFG_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_PBA_CFG_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_PBA_CFG_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_intr_csr::intreg.intr_state_correctable_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_STATE_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_STATE_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_STATE_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_STATE_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_STATE_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_STATE_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_STATE_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_STATE_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_STATE_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_STATE_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_intr_csr::intreg.intr_state_uncorrectable_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_STATE_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_STATE_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_STATE_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_STATE_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_STATE_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_STATE_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_STATE_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_STATE_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_STATE_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_INT_INTR_ECC_INTREG_INTR_STATE_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_intr_csr::int_intr_ecc::int_test_set                 */
/* Register template: cap_intr_csr::intreg                                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 10 */
/* Field member: cap_intr_csr::intreg.intr_bresp_err_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_BRESP_ERR_INTERRUPT_MSB 9
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_BRESP_ERR_INTERRUPT_LSB 9
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_BRESP_ERR_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_BRESP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_BRESP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_BRESP_ERR_INTERRUPT_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_BRESP_ERR_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_BRESP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_BRESP_ERR_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_BRESP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_intr_csr::intreg.int_credits_max_debug_threshold_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INT_CREDITS_MAX_DEBUG_THRESHOLD_INTERRUPT_MSB 8
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INT_CREDITS_MAX_DEBUG_THRESHOLD_INTERRUPT_LSB 8
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INT_CREDITS_MAX_DEBUG_THRESHOLD_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INT_CREDITS_MAX_DEBUG_THRESHOLD_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INT_CREDITS_MAX_DEBUG_THRESHOLD_INTERRUPT_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INT_CREDITS_MAX_DEBUG_THRESHOLD_INTERRUPT_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INT_CREDITS_MAX_DEBUG_THRESHOLD_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INT_CREDITS_MAX_DEBUG_THRESHOLD_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INT_CREDITS_MAX_DEBUG_THRESHOLD_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INT_CREDITS_MAX_DEBUG_THRESHOLD_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_intr_csr::intreg.int_credit_positive_after_return_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INT_CREDIT_POSITIVE_AFTER_RETURN_INTERRUPT_MSB 7
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INT_CREDIT_POSITIVE_AFTER_RETURN_INTERRUPT_LSB 7
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INT_CREDIT_POSITIVE_AFTER_RETURN_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INT_CREDIT_POSITIVE_AFTER_RETURN_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INT_CREDIT_POSITIVE_AFTER_RETURN_INTERRUPT_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INT_CREDIT_POSITIVE_AFTER_RETURN_INTERRUPT_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INT_CREDIT_POSITIVE_AFTER_RETURN_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INT_CREDIT_POSITIVE_AFTER_RETURN_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INT_CREDIT_POSITIVE_AFTER_RETURN_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INT_CREDIT_POSITIVE_AFTER_RETURN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_intr_csr::intreg.intr_legacy_fifo_overrun_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_LEGACY_FIFO_OVERRUN_INTERRUPT_MSB 6
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_LEGACY_FIFO_OVERRUN_INTERRUPT_LSB 6
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_LEGACY_FIFO_OVERRUN_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_LEGACY_FIFO_OVERRUN_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_LEGACY_FIFO_OVERRUN_INTERRUPT_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_LEGACY_FIFO_OVERRUN_INTERRUPT_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_LEGACY_FIFO_OVERRUN_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_LEGACY_FIFO_OVERRUN_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_LEGACY_FIFO_OVERRUN_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_LEGACY_FIFO_OVERRUN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_intr_csr::intreg.intr_coalesce_correctable_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_COALESCE_CORRECTABLE_INTERRUPT_MSB 5
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_COALESCE_CORRECTABLE_INTERRUPT_LSB 5
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_COALESCE_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_COALESCE_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_COALESCE_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_COALESCE_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_COALESCE_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_COALESCE_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_COALESCE_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_COALESCE_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_intr_csr::intreg.intr_coalesce_uncorrectable_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_COALESCE_UNCORRECTABLE_INTERRUPT_MSB 4
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_COALESCE_UNCORRECTABLE_INTERRUPT_LSB 4
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_COALESCE_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_COALESCE_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_COALESCE_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_COALESCE_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_COALESCE_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_COALESCE_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_COALESCE_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_COALESCE_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_intr_csr::intreg.intr_pba_cfg_correctable_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_PBA_CFG_CORRECTABLE_INTERRUPT_MSB 3
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_PBA_CFG_CORRECTABLE_INTERRUPT_LSB 3
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_PBA_CFG_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_PBA_CFG_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_PBA_CFG_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_PBA_CFG_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_PBA_CFG_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_PBA_CFG_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_PBA_CFG_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_PBA_CFG_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_intr_csr::intreg.intr_pba_cfg_uncorrectable_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_PBA_CFG_UNCORRECTABLE_INTERRUPT_MSB 2
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_PBA_CFG_UNCORRECTABLE_INTERRUPT_LSB 2
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_PBA_CFG_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_PBA_CFG_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_PBA_CFG_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_PBA_CFG_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_PBA_CFG_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_PBA_CFG_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_PBA_CFG_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_PBA_CFG_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_intr_csr::intreg.intr_state_correctable_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_STATE_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_STATE_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_STATE_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_STATE_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_STATE_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_STATE_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_STATE_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_STATE_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_STATE_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_STATE_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_intr_csr::intreg.intr_state_uncorrectable_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_STATE_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_STATE_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_STATE_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_STATE_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_STATE_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_STATE_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_STATE_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_STATE_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_STATE_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_TEST_SET_INTR_STATE_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_intr_csr::int_intr_ecc::int_enable_set               */
/* Register template: cap_intr_csr::intreg_enable                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 33 */
/* Field member: cap_intr_csr::intreg_enable.intr_bresp_err_enable         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_BRESP_ERR_ENABLE_MSB 9
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_BRESP_ERR_ENABLE_LSB 9
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_BRESP_ERR_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_BRESP_ERR_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_BRESP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_BRESP_ERR_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_BRESP_ERR_ENABLE_FIELD_MASK 0x00000200
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_BRESP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_BRESP_ERR_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_BRESP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_intr_csr::intreg_enable.int_credits_max_debug_threshold_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INT_CREDITS_MAX_DEBUG_THRESHOLD_ENABLE_MSB 8
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INT_CREDITS_MAX_DEBUG_THRESHOLD_ENABLE_LSB 8
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INT_CREDITS_MAX_DEBUG_THRESHOLD_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INT_CREDITS_MAX_DEBUG_THRESHOLD_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INT_CREDITS_MAX_DEBUG_THRESHOLD_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INT_CREDITS_MAX_DEBUG_THRESHOLD_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INT_CREDITS_MAX_DEBUG_THRESHOLD_ENABLE_FIELD_MASK 0x00000100
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INT_CREDITS_MAX_DEBUG_THRESHOLD_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INT_CREDITS_MAX_DEBUG_THRESHOLD_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INT_CREDITS_MAX_DEBUG_THRESHOLD_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_intr_csr::intreg_enable.int_credit_positive_after_return_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INT_CREDIT_POSITIVE_AFTER_RETURN_ENABLE_MSB 7
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INT_CREDIT_POSITIVE_AFTER_RETURN_ENABLE_LSB 7
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INT_CREDIT_POSITIVE_AFTER_RETURN_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INT_CREDIT_POSITIVE_AFTER_RETURN_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INT_CREDIT_POSITIVE_AFTER_RETURN_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INT_CREDIT_POSITIVE_AFTER_RETURN_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INT_CREDIT_POSITIVE_AFTER_RETURN_ENABLE_FIELD_MASK 0x00000080
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INT_CREDIT_POSITIVE_AFTER_RETURN_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INT_CREDIT_POSITIVE_AFTER_RETURN_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INT_CREDIT_POSITIVE_AFTER_RETURN_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_intr_csr::intreg_enable.intr_legacy_fifo_overrun_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_LEGACY_FIFO_OVERRUN_ENABLE_MSB 6
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_LEGACY_FIFO_OVERRUN_ENABLE_LSB 6
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_LEGACY_FIFO_OVERRUN_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_LEGACY_FIFO_OVERRUN_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_LEGACY_FIFO_OVERRUN_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_LEGACY_FIFO_OVERRUN_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_LEGACY_FIFO_OVERRUN_ENABLE_FIELD_MASK 0x00000040
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_LEGACY_FIFO_OVERRUN_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_LEGACY_FIFO_OVERRUN_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_LEGACY_FIFO_OVERRUN_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_intr_csr::intreg_enable.intr_coalesce_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_COALESCE_CORRECTABLE_ENABLE_MSB 5
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_COALESCE_CORRECTABLE_ENABLE_LSB 5
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_COALESCE_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_COALESCE_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_COALESCE_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_COALESCE_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_COALESCE_CORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_COALESCE_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_COALESCE_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_COALESCE_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_intr_csr::intreg_enable.intr_coalesce_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_COALESCE_UNCORRECTABLE_ENABLE_MSB 4
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_COALESCE_UNCORRECTABLE_ENABLE_LSB 4
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_COALESCE_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_COALESCE_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_COALESCE_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_COALESCE_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_COALESCE_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_COALESCE_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_COALESCE_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_COALESCE_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_intr_csr::intreg_enable.intr_pba_cfg_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_PBA_CFG_CORRECTABLE_ENABLE_MSB 3
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_PBA_CFG_CORRECTABLE_ENABLE_LSB 3
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_PBA_CFG_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_PBA_CFG_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_PBA_CFG_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_PBA_CFG_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_PBA_CFG_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_PBA_CFG_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_PBA_CFG_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_PBA_CFG_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_intr_csr::intreg_enable.intr_pba_cfg_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_PBA_CFG_UNCORRECTABLE_ENABLE_MSB 2
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_PBA_CFG_UNCORRECTABLE_ENABLE_LSB 2
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_PBA_CFG_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_PBA_CFG_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_PBA_CFG_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_PBA_CFG_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_PBA_CFG_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_PBA_CFG_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_PBA_CFG_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_PBA_CFG_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_intr_csr::intreg_enable.intr_state_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_STATE_CORRECTABLE_ENABLE_MSB 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_STATE_CORRECTABLE_ENABLE_LSB 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_STATE_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_STATE_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_STATE_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_STATE_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_STATE_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_STATE_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_STATE_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_STATE_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_intr_csr::intreg_enable.intr_state_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_STATE_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_STATE_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_STATE_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_STATE_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_STATE_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_STATE_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_STATE_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_STATE_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_STATE_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_SET_INTR_STATE_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_intr_csr::int_intr_ecc::int_enable_clear             */
/* Register template: cap_intr_csr::intreg_enable                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 33 */
/* Field member: cap_intr_csr::intreg_enable.intr_bresp_err_enable         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_BRESP_ERR_ENABLE_MSB 9
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_BRESP_ERR_ENABLE_LSB 9
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_BRESP_ERR_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_BRESP_ERR_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_BRESP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_BRESP_ERR_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_BRESP_ERR_ENABLE_FIELD_MASK 0x00000200
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_BRESP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_BRESP_ERR_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_BRESP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_intr_csr::intreg_enable.int_credits_max_debug_threshold_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INT_CREDITS_MAX_DEBUG_THRESHOLD_ENABLE_MSB 8
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INT_CREDITS_MAX_DEBUG_THRESHOLD_ENABLE_LSB 8
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INT_CREDITS_MAX_DEBUG_THRESHOLD_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INT_CREDITS_MAX_DEBUG_THRESHOLD_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INT_CREDITS_MAX_DEBUG_THRESHOLD_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INT_CREDITS_MAX_DEBUG_THRESHOLD_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INT_CREDITS_MAX_DEBUG_THRESHOLD_ENABLE_FIELD_MASK 0x00000100
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INT_CREDITS_MAX_DEBUG_THRESHOLD_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INT_CREDITS_MAX_DEBUG_THRESHOLD_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INT_CREDITS_MAX_DEBUG_THRESHOLD_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_intr_csr::intreg_enable.int_credit_positive_after_return_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INT_CREDIT_POSITIVE_AFTER_RETURN_ENABLE_MSB 7
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INT_CREDIT_POSITIVE_AFTER_RETURN_ENABLE_LSB 7
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INT_CREDIT_POSITIVE_AFTER_RETURN_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INT_CREDIT_POSITIVE_AFTER_RETURN_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INT_CREDIT_POSITIVE_AFTER_RETURN_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INT_CREDIT_POSITIVE_AFTER_RETURN_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INT_CREDIT_POSITIVE_AFTER_RETURN_ENABLE_FIELD_MASK 0x00000080
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INT_CREDIT_POSITIVE_AFTER_RETURN_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INT_CREDIT_POSITIVE_AFTER_RETURN_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INT_CREDIT_POSITIVE_AFTER_RETURN_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_intr_csr::intreg_enable.intr_legacy_fifo_overrun_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_LEGACY_FIFO_OVERRUN_ENABLE_MSB 6
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_LEGACY_FIFO_OVERRUN_ENABLE_LSB 6
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_LEGACY_FIFO_OVERRUN_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_LEGACY_FIFO_OVERRUN_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_LEGACY_FIFO_OVERRUN_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_LEGACY_FIFO_OVERRUN_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_LEGACY_FIFO_OVERRUN_ENABLE_FIELD_MASK 0x00000040
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_LEGACY_FIFO_OVERRUN_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_LEGACY_FIFO_OVERRUN_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_LEGACY_FIFO_OVERRUN_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_intr_csr::intreg_enable.intr_coalesce_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_COALESCE_CORRECTABLE_ENABLE_MSB 5
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_COALESCE_CORRECTABLE_ENABLE_LSB 5
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_COALESCE_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_COALESCE_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_COALESCE_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_COALESCE_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_COALESCE_CORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_COALESCE_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_COALESCE_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_COALESCE_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_intr_csr::intreg_enable.intr_coalesce_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_COALESCE_UNCORRECTABLE_ENABLE_MSB 4
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_COALESCE_UNCORRECTABLE_ENABLE_LSB 4
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_COALESCE_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_COALESCE_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_COALESCE_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_COALESCE_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_COALESCE_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_COALESCE_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_COALESCE_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_COALESCE_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_intr_csr::intreg_enable.intr_pba_cfg_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_PBA_CFG_CORRECTABLE_ENABLE_MSB 3
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_PBA_CFG_CORRECTABLE_ENABLE_LSB 3
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_PBA_CFG_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_PBA_CFG_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_PBA_CFG_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_PBA_CFG_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_PBA_CFG_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_PBA_CFG_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_PBA_CFG_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_PBA_CFG_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_intr_csr::intreg_enable.intr_pba_cfg_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_PBA_CFG_UNCORRECTABLE_ENABLE_MSB 2
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_PBA_CFG_UNCORRECTABLE_ENABLE_LSB 2
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_PBA_CFG_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_PBA_CFG_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_PBA_CFG_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_PBA_CFG_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_PBA_CFG_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_PBA_CFG_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_PBA_CFG_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_PBA_CFG_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_intr_csr::intreg_enable.intr_state_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_STATE_CORRECTABLE_ENABLE_MSB 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_STATE_CORRECTABLE_ENABLE_LSB 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_STATE_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_STATE_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_STATE_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_STATE_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_STATE_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_STATE_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_STATE_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_STATE_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_intr_csr::intreg_enable.intr_state_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_STATE_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_STATE_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_STATE_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_STATE_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_STATE_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_STATE_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_STATE_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_STATE_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_STATE_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_INTR_CSR_INT_INTR_ECC_INT_ENABLE_CLEAR_INTR_STATE_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Wide Register: cap_intr_csr::dhs_intr_msixcfg::entry        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 134 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Cap_intr_csr_dhs_intr_msixcfg_entry, *PTR_Cap_intr_csr_dhs_intr_msixcfg_entry;

/* Typedef for Wide Memory: cap_intr_csr::dhs_intr_msixcfg                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 127 */
typedef struct {
   volatile Cap_intr_csr_dhs_intr_msixcfg_entry entry[0x1000]; /**< Offset 0x0 (R/W) */
} Cap_intr_csr_dhs_intr_msixcfg, *PTR_Cap_intr_csr_dhs_intr_msixcfg;

/* Typedef for Wide Register: cap_intr_csr::dhs_intr_fwcfg::entry          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 149 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_intr_csr_dhs_intr_fwcfg_entry, *PTR_Cap_intr_csr_dhs_intr_fwcfg_entry;

/* Typedef for Wide Memory: cap_intr_csr::dhs_intr_fwcfg                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 142 */
typedef struct {
   volatile Cap_intr_csr_dhs_intr_fwcfg_entry entry[0x1000]; /**< Offset 0x0 (R/W) */
} Cap_intr_csr_dhs_intr_fwcfg, *PTR_Cap_intr_csr_dhs_intr_fwcfg;

/* Typedef for Wide Register: cap_intr_csr::dhs_intr_drvcfg::entry         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 168 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_intr_csr_dhs_intr_drvcfg_entry, *PTR_Cap_intr_csr_dhs_intr_drvcfg_entry;

/* Typedef for Wide Memory: cap_intr_csr::dhs_intr_drvcfg                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 161 */
typedef struct {
   volatile Cap_intr_csr_dhs_intr_drvcfg_entry entry[0x1000]; /**< Offset 0x0 (R/W) */
} Cap_intr_csr_dhs_intr_drvcfg, *PTR_Cap_intr_csr_dhs_intr_drvcfg;

/* Typedef for Memory: cap_intr_csr::dhs_intr_pba_cfg                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 184 */
typedef struct {
   volatile uint32_t entry[0x800]; /**< Offset 0x0 (R/W) */
} Cap_intr_csr_dhs_intr_pba_cfg, *PTR_Cap_intr_csr_dhs_intr_pba_cfg;

/* Typedef for Wide Register: cap_intr_csr::dhs_intr_pba_array::entry      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 205 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_intr_csr_dhs_intr_pba_array_entry,
  *PTR_Cap_intr_csr_dhs_intr_pba_array_entry;

/* Typedef for Wide Memory: cap_intr_csr::dhs_intr_pba_array               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 198 */
typedef struct {
   volatile Cap_intr_csr_dhs_intr_pba_array_entry entry[0x800]; /**< Offset 0x0 (R/W) */
} Cap_intr_csr_dhs_intr_pba_array, *PTR_Cap_intr_csr_dhs_intr_pba_array;

/* Typedef for Memory: cap_intr_csr::dhs_intr_assert                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 210 */
typedef struct {
   struct {
      volatile uint8_t entry;
      uint8_t _pad[0x3];
   } entry_t[0x1000]; /**< Offset 0x0 (R/W) */
} Cap_intr_csr_dhs_intr_assert, *PTR_Cap_intr_csr_dhs_intr_assert;

/* Typedef for Wide Register: cap_intr_csr::dhs_intr_coalesce::entry       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 231 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_intr_csr_dhs_intr_coalesce_entry,
  *PTR_Cap_intr_csr_dhs_intr_coalesce_entry;

/* Typedef for Wide Memory: cap_intr_csr::dhs_intr_coalesce                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 223 */
typedef struct {
   volatile Cap_intr_csr_dhs_intr_coalesce_entry entry[0x400]; /**< Offset 0x0 (R/W) */
} Cap_intr_csr_dhs_intr_coalesce, *PTR_Cap_intr_csr_dhs_intr_coalesce;

/* Typedef for Wide Register: cap_intr_csr::dhs_intr_state::entry          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 257 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Cap_intr_csr_dhs_intr_state_entry, *PTR_Cap_intr_csr_dhs_intr_state_entry;

/* Typedef for Wide Memory: cap_intr_csr::dhs_intr_state                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 249 */
typedef struct {
   volatile Cap_intr_csr_dhs_intr_state_entry entry[0x1000]; /**< Offset 0x0 (R/W) */
} Cap_intr_csr_dhs_intr_state, *PTR_Cap_intr_csr_dhs_intr_state;

/* Typedef for Wide Register: cap_intr_csr::cnt_intr_tot_axi_wr            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 349 */
typedef struct {
   volatile uint32_t cnt_intr_tot_axi_wr_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_intr_tot_axi_wr_1_2; /**< Offset 0x4 (R/W) */
} Cap_intr_csr_cnt_intr_tot_axi_wr, *PTR_Cap_intr_csr_cnt_intr_tot_axi_wr;

/* Typedef for Wide Register: cap_intr_csr::cnt_intr_legacy_send           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 356 */
typedef struct {
   volatile uint32_t cnt_intr_legacy_send_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_intr_legacy_send_1_2; /**< Offset 0x4 (R/W) */
} Cap_intr_csr_cnt_intr_legacy_send, *PTR_Cap_intr_csr_cnt_intr_legacy_send;

/* Typedef for Wide Register: cap_intr_csr::cfg_legacy_intx_pcie_msg_hdr   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 414 */
typedef struct {
   volatile uint32_t cfg_legacy_intx_pcie_msg_hdr_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_legacy_intx_pcie_msg_hdr_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_legacy_intx_pcie_msg_hdr_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_legacy_intx_pcie_msg_hdr_3_4; /**< Offset 0xc (R/W) */
} Cap_intr_csr_cfg_legacy_intx_pcie_msg_hdr,
  *PTR_Cap_intr_csr_cfg_legacy_intx_pcie_msg_hdr;

/* Typedef for Group: cap_intr_csr::int_groups                             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 443 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_intr_csr_int_groups, *PTR_Cap_intr_csr_int_groups;

/* Typedef for Group: cap_intr_csr::int_intr_ecc                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 444 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_intr_csr_int_intr_ecc, *PTR_Cap_intr_csr_int_intr_ecc;

/* Typedef for Addressmap: cap_intr_csr                                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/intr.gcsr, line: 457 */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   volatile uint32_t rdintr; /**< Offset 0x4 (R/W) */
   uint8_t _pad0[0xfff8];
   Cap_intr_csr_dhs_intr_msixcfg dhs_intr_msixcfg; /**< Offset 0x10000 (R/W) */
   Cap_intr_csr_dhs_intr_fwcfg dhs_intr_fwcfg; /**< Offset 0x20000 (R/W) */
   uint8_t _pad1[0x18000];
   Cap_intr_csr_dhs_intr_drvcfg dhs_intr_drvcfg; /**< Offset 0x40000 (R/W) */
   Cap_intr_csr_dhs_intr_pba_cfg dhs_intr_pba_cfg; /**< Offset 0x60000 (R/W) */
   uint8_t _pad2[0x2000];
   Cap_intr_csr_dhs_intr_pba_array dhs_intr_pba_array; /**< Offset 0x64000 (R/W) */
   Cap_intr_csr_dhs_intr_assert dhs_intr_assert; /**< Offset 0x68000 (R/W) */
   Cap_intr_csr_dhs_intr_coalesce dhs_intr_coalesce; /**< Offset 0x6c000 (R/W) */
   uint8_t _pad3[0x2000];
   Cap_intr_csr_dhs_intr_state dhs_intr_state; /**< Offset 0x70000 (R/W) */
   volatile uint32_t cfg_intr_coalesce; /**< Offset 0x80000 (R/W) */
   volatile uint32_t cfg_intr_axi; /**< Offset 0x80004 (R/W) */
   volatile uint32_t sta_intr_axi; /**< Offset 0x80008 (R) */
   volatile uint32_t sta_intr_init; /**< Offset 0x8000c (R) */
   volatile uint32_t sta_intr_debug; /**< Offset 0x80010 (R) */
   volatile uint32_t cfg_intr_ecc_disable; /**< Offset 0x80014 (R/W) */
   volatile uint32_t sta_intr_ecc_intr_state; /**< Offset 0x80018 (R) */
   volatile uint32_t sta_intr_ecc_intr_pba_cfg; /**< Offset 0x8001c (R) */
   volatile uint32_t sta_intr_ecc_intr_coalesce; /**< Offset 0x80020 (R) */
   uint8_t _pad4[0x4];
   volatile Cap_intr_csr_cnt_intr_tot_axi_wr cnt_intr_tot_axi_wr; /**< Offset 0x80028 (R/W) */
   volatile Cap_intr_csr_cnt_intr_legacy_send cnt_intr_legacy_send; /**< Offset 0x80030 (R/W) */
   volatile uint32_t sat_intr_event_counters; /**< Offset 0x80038 (R/W) */
   volatile uint32_t cfg_intr_axi_attr; /**< Offset 0x8003c (R/W) */
   volatile uint32_t cfg_debug_port; /**< Offset 0x80040 (R/W) */
   volatile uint32_t cfg_debug_max_credits_limit; /**< Offset 0x80044 (R/W) */
   volatile uint32_t cfg_todo_bits_legacy_cnt_read_debug; /**< Offset 0x80048 (R/W) */
   uint8_t _pad5[0x4];
   volatile Cap_intr_csr_cfg_legacy_intx_pcie_msg_hdr cfg_legacy_intx_pcie_msg_hdr; /**< Offset 0x80050 (R/W) */
   volatile uint32_t sta_todo_bits_legacy_cnt_read_debug; /**< Offset 0x80060 (R) */
   volatile uint32_t cfg_sram_bist; /**< Offset 0x80064 (R/W) */
   volatile uint32_t sta_sram_bist; /**< Offset 0x80068 (R) */
   volatile uint32_t csr_intr; /**< Offset 0x8006c (R/W) */
   Cap_intr_csr_int_groups int_groups; /**< Offset 0x80070 (R/W) */
   Cap_intr_csr_int_intr_ecc int_intr_ecc; /**< Offset 0x80080 (R/W) */
   uint8_t _pad6[0x7ff70];
} Cap_intr_csr, *PTR_Cap_intr_csr;
#endif

#endif
