Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 21 01:49:36 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                Path #1                                                                               |     WorstPath from Dst    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                3.572 |                     0.000 |
| Path Delay                |                     0.339 |                                                                                                                                                               15.319 |                     1.423 |
| Logic Delay               | 0.097(29%)                | 3.738(25%)                                                                                                                                                           | 0.096(7%)                 |
| Net Delay                 | 0.242(71%)                | 11.581(75%)                                                                                                                                                          | 1.327(93%)                |
| Clock Skew                |                    -0.526 |                                                                                                                                                               -0.052 |                    -0.703 |
| Slack                     |                       inf |                                                                                                                                                              -11.807 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                      | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 7% x 15%                                                                                                                                                             | 20% x 5%                  |
| Clock Region Distance     | (0, 0)                    | (0, 2)                                                                                                                                                               | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                  119 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                    0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                    0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                    0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                    0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                         | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                   31 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                   31 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT3 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                  | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                  | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                 | None                      |
| BRAM                      | None                      | None                                                                                                                                                                 | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                    0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                    0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                    0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                   28 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                    0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                    0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                               | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                               | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[136]/C    | sr_p.sr_1[135]/C                                                                                                                                                     | sr_1[222]/C               |
| End Point Pin             | sr_p.sr_1[135]/D          | sr_1[222]/D                                                                                                                                                          | delay_block[0][222]/D     |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                  Path #2                                                                                  |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                     3.572 |                     0.000 |
| Path Delay                |                     0.339 |                                                                                                                                                                    15.422 |                     1.345 |
| Logic Delay               | 0.097(29%)                | 3.978(26%)                                                                                                                                                                | 0.096(8%)                 |
| Net Delay                 | 0.242(71%)                | 11.444(74%)                                                                                                                                                               | 1.249(92%)                |
| Clock Skew                |                    -0.526 |                                                                                                                                                                     0.051 |                    -0.807 |
| Slack                     |                       inf |                                                                                                                                                                   -11.807 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 7% x 16%                                                                                                                                                                  | 22% x 3%                  |
| Clock Region Distance     | (0, 0)                    | (0, 2)                                                                                                                                                                    | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                       121 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                         0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                         0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                         0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                         0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                              | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                        32 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                        32 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT3 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                       | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                       | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                      | None                      |
| BRAM                      | None                      | None                                                                                                                                                                      | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                         0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                         0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                         0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                        28 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                         0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                    | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[136]/C    | sr_p.sr_1[135]/C                                                                                                                                                          | sr_1[212]/C               |
| End Point Pin             | sr_p.sr_1[135]/D          | sr_1[212]/D                                                                                                                                                               | delay_block[0][212]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                     Path #3                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                          3.572 |                     0.000 |
| Path Delay                |                     0.366 |                                                                                                                                                                         15.472 |                     1.409 |
| Logic Delay               | 0.098(27%)                | 4.251(28%)                                                                                                                                                                     | 0.096(7%)                 |
| Net Delay                 | 0.268(73%)                | 11.221(72%)                                                                                                                                                                    | 1.313(93%)                |
| Clock Skew                |                    -0.504 |                                                                                                                                                                          0.102 |                    -0.950 |
| Slack                     |                       inf |                                                                                                                                                                        -11.806 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 23% x 7%                                                                                                                                                                       | 11% x 8%                  |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                         | (1, 2)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                            195 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                              0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                              0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                              0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                              0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                   | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                             33 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                             33 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                            | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                            | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                           | None                      |
| BRAM                      | None                      | None                                                                                                                                                                           | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                              0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                              0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                              0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                             25 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                              0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                              0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                         | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                         | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[206]/C    | sr_p.sr_1[205]/C                                                                                                                                                               | sr_1[1314]/C              |
| End Point Pin             | sr_p.sr_1[205]/D          | sr_1[1314]/D                                                                                                                                                                   | delay_block[0][1314]/D    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                  Path #4                                                                                  |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                     3.572 |                     0.000 |
| Path Delay                |                     0.339 |                                                                                                                                                                    15.194 |                     1.301 |
| Logic Delay               | 0.097(29%)                | 3.692(25%)                                                                                                                                                                | 0.097(8%)                 |
| Net Delay                 | 0.242(71%)                | 11.502(75%)                                                                                                                                                               | 1.204(92%)                |
| Clock Skew                |                    -0.526 |                                                                                                                                                                    -0.172 |                    -0.525 |
| Slack                     |                       inf |                                                                                                                                                                   -11.802 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 7% x 14%                                                                                                                                                                  | 26% x 3%                  |
| Clock Region Distance     | (0, 0)                    | (0, 2)                                                                                                                                                                    | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                       120 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                         0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                         0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                         0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                         0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                              | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                        32 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                        32 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT3 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                       | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                       | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                      | None                      |
| BRAM                      | None                      | None                                                                                                                                                                      | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                         0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                         0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                         0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                        28 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                         0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                    | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[136]/C    | sr_p.sr_1[135]/C                                                                                                                                                          | sr_1[62]/C                |
| End Point Pin             | sr_p.sr_1[135]/D          | sr_1[62]/D                                                                                                                                                                | delay_block[0][62]/D      |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                             Path #5                                                                             |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                           3.572 |                     0.000 |
| Path Delay                |                     0.366 |                                                                                                                                                          15.309 |                     0.795 |
| Logic Delay               | 0.098(27%)                | 3.621(24%)                                                                                                                                                      | 0.097(13%)                |
| Net Delay                 | 0.268(73%)                | 11.688(76%)                                                                                                                                                     | 0.698(87%)                |
| Clock Skew                |                    -0.504 |                                                                                                                                                          -0.057 |                    -0.648 |
| Slack                     |                       inf |                                                                                                                                                         -11.802 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                 | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 15% x 8%                                                                                                                                                        | 0% x 4%                   |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                          | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                             217 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                               0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                               0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                               0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                               0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                    | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                              30 |                         0 |
| Routes                    |                         1 |                                                                                                                                                              30 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                             | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                             | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                            | None                      |
| BRAM                      | None                      | None                                                                                                                                                            | None                      |
| IO Crossings              |                         0 |                                                                                                                                                               4 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                               0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                               0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                              27 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                               0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                               0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                          | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                          | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[206]/C    | sr_p.sr_1[205]/C                                                                                                                                                | sr_1[324]/C               |
| End Point Pin             | sr_p.sr_1[205]/D          | sr_1[324]/D                                                                                                                                                     | delay_block[0][324]/D     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                  Path #6                                                                                  |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                     3.572 |                     0.000 |
| Path Delay                |                     0.366 |                                                                                                                                                                    15.444 |                     1.345 |
| Logic Delay               | 0.098(27%)                | 3.834(25%)                                                                                                                                                                | 0.096(8%)                 |
| Net Delay                 | 0.268(73%)                | 11.610(75%)                                                                                                                                                               | 1.249(92%)                |
| Clock Skew                |                    -0.504 |                                                                                                                                                                     0.079 |                    -0.807 |
| Slack                     |                       inf |                                                                                                                                                                   -11.801 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 14% x 10%                                                                                                                                                                 | 22% x 3%                  |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                    | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                       231 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                         0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                         0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                         0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                         0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                              | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                        32 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                        32 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                       | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                       | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                      | None                      |
| BRAM                      | None                      | None                                                                                                                                                                      | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                         0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                         0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                         0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                        31 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                         0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                    | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[206]/C    | sr_p.sr_1[205]/C                                                                                                                                                          | sr_1[213]/C               |
| End Point Pin             | sr_p.sr_1[205]/D          | sr_1[213]/D                                                                                                                                                               | delay_block[0][213]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                Path #7                                                                               |     WorstPath from Dst    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                3.572 |                     0.000 |
| Path Delay                |                     0.416 |                                                                                                                                                               15.016 |                     1.361 |
| Logic Delay               | 0.095(23%)                | 3.815(26%)                                                                                                                                                           | 0.096(8%)                 |
| Net Delay                 | 0.321(77%)                | 11.201(74%)                                                                                                                                                          | 1.265(92%)                |
| Clock Skew                |                    -0.522 |                                                                                                                                                               -0.344 |                    -0.511 |
| Slack                     |                       inf |                                                                                                                                                              -11.796 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                      | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 18% x 10%                                                                                                                                                            | 23% x 3%                  |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                               | (1, 1)                    |
| Cumulative Fanout         |                         4 |                                                                                                                                                                  215 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                    0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                    0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                    0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                    0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                         | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                   31 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                   31 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT2 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                  | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                  | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                 | None                      |
| BRAM                      | None                      | None                                                                                                                                                                 | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                    0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                    0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                    0 |                         0 |
| High Fanout               |                         4 |                                                                                                                                                                   29 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                    0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                    0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                               | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                               | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[8]/C      | sr_p.sr_1_fast[7]/C                                                                                                                                                  | sr_1[264]/C               |
| End Point Pin             | sr_p.sr_1_fast[7]/D       | sr_1[264]/D                                                                                                                                                          | delay_block[0][264]/D     |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                Path #8                                                                               |     WorstPath from Dst    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                3.572 |                     0.000 |
| Path Delay                |                     0.416 |                                                                                                                                                               15.016 |                     1.300 |
| Logic Delay               | 0.095(23%)                | 3.814(26%)                                                                                                                                                           | 0.097(8%)                 |
| Net Delay                 | 0.321(77%)                | 11.202(74%)                                                                                                                                                          | 1.203(92%)                |
| Clock Skew                |                    -0.522 |                                                                                                                                                               -0.344 |                    -0.529 |
| Slack                     |                       inf |                                                                                                                                                              -11.796 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                      | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 18% x 10%                                                                                                                                                            | 23% x 4%                  |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                               | (1, 1)                    |
| Cumulative Fanout         |                         4 |                                                                                                                                                                  215 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                    0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                    0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                    0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                    0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                         | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                   31 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                   31 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT2 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                  | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                  | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                 | None                      |
| BRAM                      | None                      | None                                                                                                                                                                 | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                    0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                    0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                    0 |                         0 |
| High Fanout               |                         4 |                                                                                                                                                                   29 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                    0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                    0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                               | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                               | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[8]/C      | sr_p.sr_1_fast[7]/C                                                                                                                                                  | sr_1[274]/C               |
| End Point Pin             | sr_p.sr_1_fast[7]/D       | sr_1[274]/D                                                                                                                                                          | delay_block[0][274]/D     |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                  Path #9                                                                                  |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                     3.572 |                     0.000 |
| Path Delay                |                     0.366 |                                                                                                                                                                    15.436 |                     1.240 |
| Logic Delay               | 0.098(27%)                | 3.835(25%)                                                                                                                                                                | 0.096(8%)                 |
| Net Delay                 | 0.268(73%)                | 11.601(75%)                                                                                                                                                               | 1.144(92%)                |
| Clock Skew                |                    -0.504 |                                                                                                                                                                     0.079 |                    -0.820 |
| Slack                     |                       inf |                                                                                                                                                                   -11.793 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 14% x 10%                                                                                                                                                                 | 18% x 3%                  |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                    | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                       231 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                         0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                         0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                         0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                         0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                              | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                        32 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                        32 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                       | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                       | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                      | None                      |
| BRAM                      | None                      | None                                                                                                                                                                      | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                         0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                         0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                         0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                        31 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                         0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                    | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[206]/C    | sr_p.sr_1[205]/C                                                                                                                                                          | sr_1[203]/C               |
| End Point Pin             | sr_p.sr_1[205]/D          | sr_1[203]/D                                                                                                                                                               | delay_block[0][203]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                  Path #10                                                                                 |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                     3.572 |                     0.000 |
| Path Delay                |                     0.444 |                                                                                                                                                                    15.268 |                     1.559 |
| Logic Delay               | 0.097(22%)                | 3.955(26%)                                                                                                                                                                | 0.097(7%)                 |
| Net Delay                 | 0.347(78%)                | 11.313(74%)                                                                                                                                                               | 1.462(93%)                |
| Clock Skew                |                    -0.434 |                                                                                                                                                                    -0.088 |                    -0.705 |
| Slack                     |                       inf |                                                                                                                                                                   -11.792 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 25% x 6%                                                                                                                                                                  | 0% x 2%                   |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                                                    | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                       149 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                         0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                         0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                         0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                         0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                              | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                        32 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                        32 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT4 LUT4 LUT5 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                       | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                       | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                      | None                      |
| BRAM                      | None                      | None                                                                                                                                                                      | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                         0 |                         3 |
| SLR Crossings             |                         0 |                                                                                                                                                                         0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                         0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                        34 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                         0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                    | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[83]/C     | sr_p.sr_1[82]/C                                                                                                                                                           | sr_1[1922]/C              |
| End Point Pin             | sr_p.sr_1[82]/D           | sr_1[1922]/D                                                                                                                                                              | delay_block[0][1922]/D    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+-----+----+-----+-----+-----+-----+----+----+
| End Point Clock | Requirement | 25 | 26 |  27 | 28 |  29 |  30 |  31 |  32 | 33 | 34 |
+-----------------+-------------+----+----+-----+----+-----+-----+-----+-----+----+----+
| clk             | 3.572ns     |  7 | 39 | 101 | 79 | 190 | 218 | 203 | 110 | 40 | 13 |
+-----------------+-------------+----+----+-----+----+-----+-----+-----+-----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+------------------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+------------+--------------+--------------+------------+-----+------+------+------+
|     Instance     |                                       Module                                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |    LUT4    |     LUT5     |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+------------------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+------------+--------------+--------------+------------+-----+------+------+------+
| (top)            |                                                                            wrapper | 0.65 |           4.80 |           52767 | 0(0.0%) | 105(0.2%) | 2658(5.7%) | 4613(9.9%) | 15364(32.9%) | 23984(51.3%) |          0 |   0 |    0 |    0 |    0 |
|  dut_inst        | muon_sorter_I256_O256_D000_BITONIC_SEL_TOPVHDL_PT1BIT-freq280x400retfan10000_rev_1 | 0.73 |           5.23 |           45869 | 0(0.0%) | 103(0.2%) | 2401(5.2%) | 4017(8.8%) | 15364(33.5%) | 23984(52.3%) |          0 |   0 |    0 |    0 |    0 |
|  reducer_1       |                                                                            reducer |   -^ |           1.00 |            4012 | 0(0.0%) |   1(0.1%) | 257(30.1%) | 596(69.8%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                                               shift_reg_tap_4096_1 |   -^ |           1.00 |            2304 | 0(0.0%) |   0(0.0%) |    0(0.0%) |    0(0.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+------------------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+------------+--------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small
**** -^ -> There is no trend between module partitions and external edges. Hence Rent is not computable


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+-----------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |                      Cell Names                     | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+-----------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                4 |       111% | (CLEL_R_X58Y343,CLEL_R_X66Y358) | dut_inst/bitonic_inst/sorter_inst(95%)              |            0% |        4.7482 | 87%          | 0%         |   0% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      |                4 |       128% | (CLEL_R_X55Y386,CLEM_X63Y401)   | dut_inst/bitonic_inst/sorter_inst(93%),dut_inst(6%) |            0% |       4.93685 | 92%          | 0%         |   0% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     |                4 |       139% | (CLEM_X44Y416,CLEM_X51Y431)     | dut_inst/bitonic_inst/sorter_inst(91%),dut_inst(7%) |            0% |       4.80729 | 90%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                4 |       111% | (CLEL_R_X43Y384,CLEL_R_X50Y399) | dut_inst/bitonic_inst/sorter_inst(92%),dut_inst(7%) |            0% |       5.04583 | 94%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+-----------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |                            Cell Names                            | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                6 |           1.608% | (CLEL_R_X32Y388,CLEM_X63Y451) | dut_inst/bitonic_inst/sorter_inst(83%),wrapper(10%),dut_inst(6%) |            0% |       2.94631 | 55%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                6 |           1.378% | (CLEL_R_X36Y336,CLEM_X67Y399) | dut_inst/bitonic_inst/sorter_inst(86%),dut_inst(7%),wrapper(6%)  |            0% |       3.82454 | 71%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                6 |           1.673% | (CLEM_X35Y338,CLEM_X66Y401)   | dut_inst/bitonic_inst/sorter_inst(86%),dut_inst(7%)              |            0% |       3.68503 | 69%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.945% | (CLEM_X33Y374,CLEM_X64Y405)   | dut_inst/bitonic_inst/sorter_inst(87%),dut_inst(6%),wrapper(6%)  |            0% |       3.84516 | 72%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                5 |           0.950% | (CLEM_X37Y386,CLEM_X52Y481)   | dut_inst/bitonic_inst/sorter_inst(84%),dut_inst(8%),wrapper(7%)  |            0% |       3.91937 | 73%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                5 |           0.725% | (CLEM_X48Y335,CLEM_X63Y398)   | dut_inst/bitonic_inst/sorter_inst(89%),dut_inst(8%)              |            0% |       4.08176 | 76%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                5 |           0.868% | (CLEM_X39Y332,CLEM_X70Y363)   | dut_inst/bitonic_inst/sorter_inst(85%),dut_inst(8%),wrapper(6%)  |            0% |       3.67608 | 68%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                4 |           0.270% | (CLEL_R_X43Y376,CLEM_X58Y399) | dut_inst/bitonic_inst/sorter_inst(92%),dut_inst(7%)              |            0% |       4.34776 | 81%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| North     | Short  |                6 |           2.029% | (CLEL_R_X32Y375,CLEM_X63Y470) | dut_inst/bitonic_inst/sorter_inst(84%),wrapper(8%),dut_inst(7%)  |            0% |       2.84816 | 53%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                6 |           2.003% | (CLEM_X33Y309,CLEM_X64Y404)   | dut_inst/bitonic_inst/sorter_inst(86%),dut_inst(8%)              |            0% |       3.16634 | 59%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           2.619% | (CLEM_X34Y309,CLEM_X65Y436)   | dut_inst/bitonic_inst/sorter_inst(84%),wrapper(8%),dut_inst(7%)  |            0% |       3.09559 | 58%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           2.176% | (CLEM_X35Y361,CLEM_X66Y424)   | dut_inst/bitonic_inst/sorter_inst(83%),wrapper(10%),dut_inst(6%) |            0% |       3.55656 | 66%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |                      Cell Names                      | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |        86% | (CLEM_X48Y404,CLEL_R_X55Y411) | dut_inst/bitonic_inst/sorter_inst(93%),dut_inst(6%)  |            0% |       4.02524 | 74%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                2 |        85% | (CLEM_X56Y400,CLEM_X59Y403)   | dut_inst/bitonic_inst/sorter_inst(88%),dut_inst(11%) |            0% |       4.77083 | 88%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                2 |        85% | (CLEM_X56Y384,CLEM_X59Y387)   | dut_inst/bitonic_inst/sorter_inst(91%),dut_inst(8%)  |            0% |       4.59375 | 84%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                2 |        86% | (CLEM_X48Y380,CLEM_X51Y383)   | dut_inst/bitonic_inst/sorter_inst(91%),dut_inst(8%)  |            0% |       4.34821 | 81%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        88% | (CLEM_X52Y380,CLEL_R_X55Y383) | dut_inst/bitonic_inst/sorter_inst(94%)               |            0% |       3.11458 | 57%          | 0%         |   0% |   0% | 0%   | NA   | NA  |    0% |  0% |
| South     |                2 |        88% | (CLEM_X56Y380,CLEM_X59Y383)   | dut_inst/bitonic_inst/sorter_inst(94%)               |            0% |       2.49479 | 46%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      |                1 |        85% | (CLEM_X50Y394,CLEM_X51Y395)   | dut_inst/bitonic_inst/sorter_inst(92%),dut_inst(7%)  |            0% |       4.77083 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        86% | (CLEM_X50Y388,CLEM_X51Y389)   | dut_inst/bitonic_inst/sorter_inst(91%),dut_inst(8%)  |            0% |       5.10417 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        86% | (CLEM_X50Y386,CLEM_X51Y387)   | dut_inst/bitonic_inst/sorter_inst(97%)               |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        87% | (CLEM_X50Y384,CLEM_X51Y385)   | dut_inst/bitonic_inst/sorter_inst(94%)               |            0% |       4.41667 | 81%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        85% | (CLEM_X50Y382,CLEM_X51Y383)   | dut_inst/bitonic_inst/sorter_inst(90%),dut_inst(10%) |            0% |        4.3125 | 83%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+------------------------------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |                      Cell Names                      | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+------------------------------------------------------+---------------------+
| CLEM_X46Y428   | 302             | 488          | 67%                  | dut_inst/bitonic_inst/sorter_inst(85%),dut_inst(14%) | Y                   |
| CLEL_R_X45Y474 | 301             | 441          | 67%                  | dut_inst/bitonic_inst/sorter_inst(57%),dut_inst(42%) | N                   |
| CLEM_X46Y424   | 302             | 492          | 67%                  | dut_inst/bitonic_inst/sorter_inst(100%)              | Y                   |
| CLEM_X46Y429   | 302             | 487          | 67%                  | dut_inst/bitonic_inst/sorter_inst(100%)              | Y                   |
| CLEL_R_X45Y473 | 301             | 442          | 66%                  | dut_inst/bitonic_inst/sorter_inst(66%),dut_inst(33%) | N                   |
| CLEM_X46Y425   | 302             | 491          | 66%                  | dut_inst/bitonic_inst/sorter_inst(100%)              | Y                   |
| CLEM_X46Y427   | 302             | 489          | 66%                  | dut_inst/bitonic_inst/sorter_inst(100%)              | Y                   |
| CLEM_X46Y432   | 302             | 484          | 66%                  | dut_inst/bitonic_inst/sorter_inst(100%)              | Y                   |
| CLEM_X46Y430   | 302             | 486          | 66%                  | dut_inst/bitonic_inst/sorter_inst(100%)              | Y                   |
| CLEL_R_X45Y475 | 301             | 440          | 66%                  | dut_inst/bitonic_inst/sorter_inst(87%),dut_inst(12%) | N                   |
+----------------+-----------------+--------------+----------------------+------------------------------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+------------------------------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |                      Cell Names                      | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+------------------------------------------------------+---------------------+
| CLEL_R_X57Y392 | 352             | 525          | 56%                  | dut_inst/bitonic_inst/sorter_inst(100%)              | Y                   |
| CLEM_X57Y392   | 350             | 525          | 56%                  | dut_inst/bitonic_inst/sorter_inst(100%)              | Y                   |
| CLEM_X56Y392   | 346             | 525          | 55%                  | dut_inst/bitonic_inst/sorter_inst(100%)              | Y                   |
| CLEL_R_X58Y392 | 356             | 525          | 55%                  | dut_inst/bitonic_inst/sorter_inst(100%)              | Y                   |
| CLEM_X58Y392   | 354             | 525          | 55%                  | dut_inst/bitonic_inst/sorter_inst(100%)              | Y                   |
| CLEL_R_X55Y392 | 343             | 525          | 54%                  | dut_inst/bitonic_inst/sorter_inst(87%),dut_inst(12%) | Y                   |
| CLEL_R_X57Y391 | 352             | 526          | 54%                  | dut_inst/bitonic_inst/sorter_inst(87%),dut_inst(12%) | Y                   |
| CLEM_X57Y391   | 350             | 526          | 54%                  | dut_inst/bitonic_inst/sorter_inst(75%),dut_inst(25%) | Y                   |
| CLEM_X56Y391   | 346             | 526          | 54%                  | dut_inst/bitonic_inst/sorter_inst(87%),dut_inst(12%) | Y                   |
| CLEM_X57Y393   | 350             | 524          | 54%                  | dut_inst/bitonic_inst/sorter_inst(87%),dut_inst(12%) | Y                   |
+----------------+-----------------+--------------+----------------------+------------------------------------------------------+---------------------+


