module alu( in op( 1 ), out x0(2), inout x1(2), inout x2(2))
  if op
    then
      x0 ^ = ( x1 + x2 )
    else
      x0 ^ = ( x1 -  x2 )
fi op
