#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jan  9 15:04:10 2024
# Process ID: 1808
# Current directory: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17196 C:\Users\catia\Rui\MSc_Dissertation\SoC\RVfpgaXilinxIntercon\rvfpga\rvfpga.xpr
# Log file: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/vivado.log
# Journal file: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga\vivado.jou
# Running On: DESKTOP-8GAVNOH, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16705 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.srcs/sources_1/bd/accel/accel.bd}
save_project_as RVfpga_test C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test -exclude_run_results -force
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets s_axi_BUS1_0_1] [get_bd_intf_ports accel_ctrl]
undo
open_bd_design {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd}
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {3} \
  CONFIG.NUM_SI {5} \
  CONFIG.S04_HAS_DATA_FIFO {2} \
] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_0
endgroup
set_property location {0.5 -221 142} [get_bd_cells axi_vip_0]
regenerate_bd_layout
set_property -dict [list CONFIG.PROTOCOL.VALUE_SRC USER CONFIG.ADDR_WIDTH.VALUE_SRC PROPAGATED CONFIG.DATA_WIDTH.VALUE_SRC USER] [get_bd_cells axi_vip_0]
set_property -dict [list \
  CONFIG.DATA_WIDTH {64} \
  CONFIG.INTERFACE_MODE {MASTER} \
  CONFIG.PROTOCOL {AXI4LITE} \
] [get_bd_cells axi_vip_0]
connect_bd_net [get_bd_ports rst] [get_bd_pins axi_interconnect_0/S04_ARESETN]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_interconnect_0/S04_ACLK]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_vip_0/aclk]
connect_bd_net [get_bd_ports rst] [get_bd_pins axi_vip_0/aresetn]
connect_bd_intf_net [get_bd_intf_pins axi_vip_0/M_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S04_AXI]
regenerate_bd_layout
startgroup
endgroup
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
catch { config_ip_cache -export [get_ips -all interconnect_xbar_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s00_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s01_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s02_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s03_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s04_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s04_mmu_0] }
catch { config_ip_cache -export [get_ips -all interconnect_axi_vip_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
launch_runs interconnect_xbar_0_synth_1 interconnect_s00_data_fifo_0_synth_1 interconnect_s01_data_fifo_0_synth_1 interconnect_s02_data_fifo_0_synth_1 interconnect_s03_data_fifo_0_synth_1 interconnect_s04_data_fifo_0_synth_1 interconnect_auto_pc_0_synth_1 interconnect_s04_mmu_0_synth_1 interconnect_axi_vip_0_0_synth_1 -jobs 4
wait_on_run interconnect_xbar_0_synth_1
wait_on_run interconnect_s00_data_fifo_0_synth_1
wait_on_run interconnect_s01_data_fifo_0_synth_1
wait_on_run interconnect_s02_data_fifo_0_synth_1
wait_on_run interconnect_s03_data_fifo_0_synth_1
wait_on_run interconnect_s04_data_fifo_0_synth_1
wait_on_run interconnect_auto_pc_0_synth_1
wait_on_run interconnect_s04_mmu_0_synth_1
wait_on_run interconnect_axi_vip_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_bd_design [get_bd_designs accel]
set_property -dict [list CONFIG.ADDR_WIDTH 7] [get_bd_intf_ports accel_ctrl]
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd]
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd]
launch_runs accel_matprod_0_2_synth_1 -jobs 4
wait_on_run accel_matprod_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_bd_design [get_bd_designs interconnect]
assign_bd_address
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
catch { config_ip_cache -export [get_ips -all interconnect_axi_vip_0_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s00_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s01_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s02_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s03_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s04_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
launch_runs interconnect_axi_vip_0_0_synth_1 interconnect_s00_data_fifo_0_synth_1 interconnect_s01_data_fifo_0_synth_1 interconnect_s02_data_fifo_0_synth_1 interconnect_s03_data_fifo_0_synth_1 interconnect_s04_data_fifo_0_synth_1 interconnect_auto_pc_0_synth_1 -jobs 4
wait_on_run interconnect_axi_vip_0_0_synth_1
wait_on_run interconnect_s00_data_fifo_0_synth_1
wait_on_run interconnect_s01_data_fifo_0_synth_1
wait_on_run interconnect_s02_data_fifo_0_synth_1
wait_on_run interconnect_s03_data_fifo_0_synth_1
wait_on_run interconnect_s04_data_fifo_0_synth_1
wait_on_run interconnect_auto_pc_0_synth_1
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
wait_on_run synth_1
file mkdir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv w ]
add_files -fileset sim_1 C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
get_ips *vip*
set_property offset 0x10000000 [get_bd_addr_segs {axi_vip_0/Master_AXI/SEG_accel_ctrl_Reg}]
save_bd_design
generate_target Simulation [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
launch_simulation
launch_simulation
source testbench.tcl
current_wave_config {Untitled 1}
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0}} 
run all
run all
run all
run all
run all
restart
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
run all
close_sim
launch_simulation
source testbench.tcl
run all
close_sim
launch_simulation
source testbench.tcl
run all
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 124
relaunch_sim
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 132
run all
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 146
run all
close_sim
launch_simulation
source testbench.tcl
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 124
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 132
run all
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 124
run all
relaunch_sim
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 132
run all
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 133
run all
close_sim
launch_simulation
source testbench.tcl
run all
run all
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 124
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 132
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 133
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 146
close_sim
launch_simulation
source testbench.tcl
run all
run all
close_sim
