{
  "module_name": "sprd,sc9860-clk.h",
  "hash_id": "3bd7577fc10e061508abfdc6ed6d2fdb3ea025a567b6ffaf13414732c6d9dc47",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/sprd,sc9860-clk.h",
  "human_readable_source": "\n\n\n\n\n\n#ifndef _DT_BINDINGS_CLK_SC9860_H_\n#define _DT_BINDINGS_CLK_SC9860_H_\n\n#define\tCLK_FAC_4M\t\t0\n#define\tCLK_FAC_2M\t\t1\n#define\tCLK_FAC_1M\t\t2\n#define\tCLK_FAC_250K\t\t3\n#define\tCLK_FAC_RPLL0_26M\t4\n#define\tCLK_FAC_RPLL1_26M\t5\n#define\tCLK_FAC_RCO25M\t\t6\n#define\tCLK_FAC_RCO4M\t\t7\n#define\tCLK_FAC_RCO2M\t\t8\n#define\tCLK_FAC_3K2\t\t9\n#define\tCLK_FAC_1K\t\t10\n#define\tCLK_MPLL0_GATE\t\t11\n#define\tCLK_MPLL1_GATE\t\t12\n#define\tCLK_DPLL0_GATE\t\t13\n#define\tCLK_DPLL1_GATE\t\t14\n#define\tCLK_LTEPLL0_GATE\t15\n#define\tCLK_TWPLL_GATE\t\t16\n#define\tCLK_LTEPLL1_GATE\t17\n#define\tCLK_RPLL0_GATE\t\t18\n#define\tCLK_RPLL1_GATE\t\t19\n#define\tCLK_CPPLL_GATE\t\t20\n#define\tCLK_GPLL_GATE\t\t21\n#define CLK_PMU_GATE_NUM\t(CLK_GPLL_GATE + 1)\n\n#define\tCLK_MPLL0\t\t0\n#define\tCLK_MPLL1\t\t1\n#define\tCLK_DPLL0\t\t2\n#define\tCLK_DPLL1\t\t3\n#define\tCLK_RPLL0\t\t4\n#define\tCLK_RPLL1\t\t5\n#define\tCLK_TWPLL\t\t6\n#define\tCLK_LTEPLL0\t\t7\n#define\tCLK_LTEPLL1\t\t8\n#define\tCLK_GPLL\t\t9\n#define\tCLK_CPPLL\t\t10\n#define\tCLK_GPLL_42M5\t\t11\n#define\tCLK_TWPLL_768M\t\t12\n#define\tCLK_TWPLL_384M\t\t13\n#define\tCLK_TWPLL_192M\t\t14\n#define\tCLK_TWPLL_96M\t\t15\n#define\tCLK_TWPLL_48M\t\t16\n#define\tCLK_TWPLL_24M\t\t17\n#define\tCLK_TWPLL_12M\t\t18\n#define\tCLK_TWPLL_512M\t\t19\n#define\tCLK_TWPLL_256M\t\t20\n#define\tCLK_TWPLL_128M\t\t21\n#define\tCLK_TWPLL_64M\t\t22\n#define\tCLK_TWPLL_307M2\t\t23\n#define\tCLK_TWPLL_153M6\t\t24\n#define\tCLK_TWPLL_76M8\t\t25\n#define\tCLK_TWPLL_51M2\t\t26\n#define\tCLK_TWPLL_38M4\t\t27\n#define\tCLK_TWPLL_19M2\t\t28\n#define\tCLK_L0_614M4\t\t29\n#define\tCLK_L0_409M6\t\t30\n#define\tCLK_L0_38M\t\t31\n#define\tCLK_L1_38M\t\t32\n#define\tCLK_RPLL0_192M\t\t33\n#define\tCLK_RPLL0_96M\t\t34\n#define\tCLK_RPLL0_48M\t\t35\n#define\tCLK_RPLL1_468M\t\t36\n#define\tCLK_RPLL1_192M\t\t37\n#define\tCLK_RPLL1_96M\t\t38\n#define\tCLK_RPLL1_64M\t\t39\n#define\tCLK_RPLL1_48M\t\t40\n#define\tCLK_DPLL0_50M\t\t41\n#define\tCLK_DPLL1_50M\t\t42\n#define\tCLK_CPPLL_50M\t\t43\n#define\tCLK_M0_39M\t\t44\n#define\tCLK_M1_63M\t\t45\n#define CLK_PLL_NUM\t\t(CLK_M1_63M + 1)\n\n\n#define\tCLK_AP_APB\t\t0\n#define\tCLK_AP_USB3\t\t1\n#define\tCLK_UART0\t\t2\n#define\tCLK_UART1\t\t3\n#define\tCLK_UART2\t\t4\n#define\tCLK_UART3\t\t5\n#define\tCLK_UART4\t\t6\n#define\tCLK_I2C0\t\t7\n#define\tCLK_I2C1\t\t8\n#define\tCLK_I2C2\t\t9\n#define\tCLK_I2C3\t\t10\n#define\tCLK_I2C4\t\t11\n#define\tCLK_I2C5\t\t12\n#define\tCLK_SPI0\t\t13\n#define\tCLK_SPI1\t\t14\n#define\tCLK_SPI2\t\t15\n#define\tCLK_SPI3\t\t16\n#define\tCLK_IIS0\t\t17\n#define\tCLK_IIS1\t\t18\n#define\tCLK_IIS2\t\t19\n#define\tCLK_IIS3\t\t20\n#define CLK_AP_CLK_NUM\t\t(CLK_IIS3 + 1)\n\n#define\tCLK_AON_APB\t\t0\n#define\tCLK_AUX0\t\t1\n#define\tCLK_AUX1\t\t2\n#define\tCLK_AUX2\t\t3\n#define\tCLK_PROBE\t\t4\n#define\tCLK_SP_AHB\t\t5\n#define\tCLK_CCI\t\t\t6\n#define\tCLK_GIC\t\t\t7\n#define\tCLK_CSSYS\t\t8\n#define\tCLK_SDIO0_2X\t\t9\n#define\tCLK_SDIO1_2X\t\t10\n#define\tCLK_SDIO2_2X\t\t11\n#define\tCLK_EMMC_2X\t\t12\n#define\tCLK_SDIO0_1X\t\t13\n#define\tCLK_SDIO1_1X\t\t14\n#define\tCLK_SDIO2_1X\t\t15\n#define\tCLK_EMMC_1X\t\t16\n#define\tCLK_ADI\t\t\t17\n#define\tCLK_PWM0\t\t18\n#define\tCLK_PWM1\t\t19\n#define\tCLK_PWM2\t\t20\n#define\tCLK_PWM3\t\t21\n#define\tCLK_EFUSE\t\t22\n#define\tCLK_CM3_UART0\t\t23\n#define\tCLK_CM3_UART1\t\t24\n#define\tCLK_THM\t\t\t25\n#define\tCLK_CM3_I2C0\t\t26\n#define\tCLK_CM3_I2C1\t\t27\n#define\tCLK_CM4_SPI\t\t28\n#define\tCLK_AON_I2C\t\t29\n#define\tCLK_AVS\t\t\t30\n#define\tCLK_CA53_DAP\t\t31\n#define\tCLK_CA53_TS\t\t32\n#define\tCLK_DJTAG_TCK\t\t33\n#define\tCLK_PMU\t\t\t34\n#define\tCLK_PMU_26M\t\t35\n#define\tCLK_DEBOUNCE\t\t36\n#define\tCLK_OTG2_REF\t\t37\n#define\tCLK_USB3_REF\t\t38\n#define\tCLK_AP_AXI\t\t39\n#define CLK_AON_PREDIV_NUM\t(CLK_AP_AXI + 1)\n\n#define\tCLK_USB3_EB\t\t0\n#define\tCLK_USB3_SUSPEND_EB\t1\n#define\tCLK_USB3_REF_EB\t\t2\n#define\tCLK_DMA_EB\t\t3\n#define\tCLK_SDIO0_EB\t\t4\n#define\tCLK_SDIO1_EB\t\t5\n#define\tCLK_SDIO2_EB\t\t6\n#define\tCLK_EMMC_EB\t\t7\n#define\tCLK_ROM_EB\t\t8\n#define\tCLK_BUSMON_EB\t\t9\n#define\tCLK_CC63S_EB\t\t10\n#define\tCLK_CC63P_EB\t\t11\n#define\tCLK_CE0_EB\t\t12\n#define\tCLK_CE1_EB\t\t13\n#define CLK_APAHB_GATE_NUM\t(CLK_CE1_EB + 1)\n\n#define\tCLK_AVS_LIT_EB\t\t0\n#define\tCLK_AVS_BIG_EB\t\t1\n#define\tCLK_AP_INTC5_EB\t\t2\n#define\tCLK_GPIO_EB\t\t3\n#define\tCLK_PWM0_EB\t\t4\n#define\tCLK_PWM1_EB\t\t5\n#define\tCLK_PWM2_EB\t\t6\n#define\tCLK_PWM3_EB\t\t7\n#define\tCLK_KPD_EB\t\t8\n#define\tCLK_AON_SYS_EB\t\t9\n#define\tCLK_AP_SYS_EB\t\t10\n#define\tCLK_AON_TMR_EB\t\t11\n#define\tCLK_AP_TMR0_EB\t\t12\n#define\tCLK_EFUSE_EB\t\t13\n#define\tCLK_EIC_EB\t\t14\n#define\tCLK_PUB1_REG_EB\t\t15\n#define\tCLK_ADI_EB\t\t16\n#define\tCLK_AP_INTC0_EB\t\t17\n#define\tCLK_AP_INTC1_EB\t\t18\n#define\tCLK_AP_INTC2_EB\t\t19\n#define\tCLK_AP_INTC3_EB\t\t20\n#define\tCLK_AP_INTC4_EB\t\t21\n#define\tCLK_SPLK_EB\t\t22\n#define\tCLK_MSPI_EB\t\t23\n#define\tCLK_PUB0_REG_EB\t\t24\n#define\tCLK_PIN_EB\t\t25\n#define\tCLK_AON_CKG_EB\t\t26\n#define\tCLK_GPU_EB\t\t27\n#define\tCLK_APCPU_TS0_EB\t28\n#define\tCLK_APCPU_TS1_EB\t29\n#define\tCLK_DAP_EB\t\t30\n#define\tCLK_I2C_EB\t\t31\n#define\tCLK_PMU_EB\t\t32\n#define\tCLK_THM_EB\t\t33\n#define\tCLK_AUX0_EB\t\t34\n#define\tCLK_AUX1_EB\t\t35\n#define\tCLK_AUX2_EB\t\t36\n#define\tCLK_PROBE_EB\t\t37\n#define\tCLK_GPU0_AVS_EB\t\t38\n#define\tCLK_GPU1_AVS_EB\t\t39\n#define\tCLK_APCPU_WDG_EB\t40\n#define\tCLK_AP_TMR1_EB\t\t41\n#define\tCLK_AP_TMR2_EB\t\t42\n#define\tCLK_DISP_EMC_EB\t\t43\n#define\tCLK_ZIP_EMC_EB\t\t44\n#define\tCLK_GSP_EMC_EB\t\t45\n#define\tCLK_OSC_AON_EB\t\t46\n#define\tCLK_LVDS_TRX_EB\t\t47\n#define\tCLK_LVDS_TCXO_EB\t48\n#define\tCLK_MDAR_EB\t\t49\n#define\tCLK_RTC4M0_CAL_EB\t50\n#define\tCLK_RCT100M_CAL_EB\t51\n#define\tCLK_DJTAG_EB\t\t52\n#define\tCLK_MBOX_EB\t\t53\n#define\tCLK_AON_DMA_EB\t\t54\n#define\tCLK_DBG_EMC_EB\t\t55\n#define\tCLK_LVDS_PLL_DIV_EN\t56\n#define\tCLK_DEF_EB\t\t57\n#define\tCLK_AON_APB_RSV0\t58\n#define\tCLK_ORP_JTAG_EB\t\t59\n#define\tCLK_VSP_EB\t\t60\n#define\tCLK_CAM_EB\t\t61\n#define\tCLK_DISP_EB\t\t62\n#define\tCLK_DBG_AXI_IF_EB\t63\n#define\tCLK_SDIO0_2X_EN\t\t64\n#define\tCLK_SDIO1_2X_EN\t\t65\n#define\tCLK_SDIO2_2X_EN\t\t66\n#define\tCLK_EMMC_2X_EN\t\t67\n#define\tCLK_ARCH_RTC_EB\t\t68\n#define\tCLK_KPB_RTC_EB\t\t69\n#define\tCLK_AON_SYST_RTC_EB\t70\n#define\tCLK_AP_SYST_RTC_EB\t71\n#define\tCLK_AON_TMR_RTC_EB\t72\n#define\tCLK_AP_TMR0_RTC_EB\t73\n#define\tCLK_EIC_RTC_EB\t\t74\n#define\tCLK_EIC_RTCDV5_EB\t75\n#define\tCLK_AP_WDG_RTC_EB\t76\n#define\tCLK_AP_TMR1_RTC_EB\t77\n#define\tCLK_AP_TMR2_RTC_EB\t78\n#define\tCLK_DCXO_TMR_RTC_EB\t79\n#define\tCLK_BB_CAL_RTC_EB\t80\n#define\tCLK_AVS_BIG_RTC_EB\t81\n#define\tCLK_AVS_LIT_RTC_EB\t82\n#define\tCLK_AVS_GPU0_RTC_EB\t83\n#define\tCLK_AVS_GPU1_RTC_EB\t84\n#define\tCLK_GPU_TS_EB\t\t85\n#define\tCLK_RTCDV10_EB\t\t86\n#define\tCLK_AON_GATE_NUM\t(CLK_RTCDV10_EB + 1)\n\n#define\tCLK_LIT_MCU\t\t0\n#define\tCLK_BIG_MCU\t\t1\n#define CLK_AONSECURE_NUM\t(CLK_BIG_MCU + 1)\n\n#define\tCLK_AGCP_IIS0_EB\t0\n#define\tCLK_AGCP_IIS1_EB\t1\n#define\tCLK_AGCP_IIS2_EB\t2\n#define\tCLK_AGCP_IIS3_EB\t3\n#define\tCLK_AGCP_UART_EB\t4\n#define\tCLK_AGCP_DMACP_EB\t5\n#define\tCLK_AGCP_DMAAP_EB\t6\n#define\tCLK_AGCP_ARC48K_EB\t7\n#define\tCLK_AGCP_SRC44P1K_EB\t8\n#define\tCLK_AGCP_MCDT_EB\t9\n#define\tCLK_AGCP_VBCIFD_EB\t10\n#define\tCLK_AGCP_VBC_EB\t\t11\n#define\tCLK_AGCP_SPINLOCK_EB\t12\n#define\tCLK_AGCP_ICU_EB\t\t13\n#define\tCLK_AGCP_AP_ASHB_EB\t14\n#define\tCLK_AGCP_CP_ASHB_EB\t15\n#define\tCLK_AGCP_AUD_EB\t\t16\n#define\tCLK_AGCP_AUDIF_EB\t17\n#define CLK_AGCP_GATE_NUM\t(CLK_AGCP_AUDIF_EB + 1)\n\n#define\tCLK_GPU\t\t\t0\n#define CLK_GPU_NUM\t\t(CLK_GPU + 1)\n\n#define\tCLK_AHB_VSP\t\t0\n#define\tCLK_VSP\t\t\t1\n#define\tCLK_VSP_ENC\t\t2\n#define\tCLK_VPP\t\t\t3\n#define\tCLK_VSP_26M\t\t4\n#define CLK_VSP_NUM\t\t(CLK_VSP_26M + 1)\n\n#define\tCLK_VSP_DEC_EB\t\t0\n#define\tCLK_VSP_CKG_EB\t\t1\n#define\tCLK_VSP_MMU_EB\t\t2\n#define\tCLK_VSP_ENC_EB\t\t3\n#define\tCLK_VPP_EB\t\t4\n#define\tCLK_VSP_26M_EB\t\t5\n#define\tCLK_VSP_AXI_GATE\t6\n#define\tCLK_VSP_ENC_GATE\t7\n#define\tCLK_VPP_AXI_GATE\t8\n#define\tCLK_VSP_BM_GATE\t\t9\n#define\tCLK_VSP_ENC_BM_GATE\t10\n#define\tCLK_VPP_BM_GATE\t\t11\n#define CLK_VSP_GATE_NUM\t(CLK_VPP_BM_GATE + 1)\n\n#define\tCLK_AHB_CAM\t\t0\n#define\tCLK_SENSOR0\t\t1\n#define\tCLK_SENSOR1\t\t2\n#define\tCLK_SENSOR2\t\t3\n#define\tCLK_MIPI_CSI0_EB\t4\n#define\tCLK_MIPI_CSI1_EB\t5\n#define CLK_CAM_NUM\t\t(CLK_MIPI_CSI1_EB + 1)\n\n#define\tCLK_DCAM0_EB\t\t0\n#define\tCLK_DCAM1_EB\t\t1\n#define\tCLK_ISP0_EB\t\t2\n#define\tCLK_CSI0_EB\t\t3\n#define\tCLK_CSI1_EB\t\t4\n#define\tCLK_JPG0_EB\t\t5\n#define\tCLK_JPG1_EB\t\t6\n#define\tCLK_CAM_CKG_EB\t\t7\n#define\tCLK_CAM_MMU_EB\t\t8\n#define\tCLK_ISP1_EB\t\t9\n#define\tCLK_CPP_EB\t\t10\n#define\tCLK_MMU_PF_EB\t\t11\n#define\tCLK_ISP2_EB\t\t12\n#define\tCLK_DCAM2ISP_IF_EB\t13\n#define\tCLK_ISP2DCAM_IF_EB\t14\n#define\tCLK_ISP_LCLK_EB\t\t15\n#define\tCLK_ISP_ICLK_EB\t\t16\n#define\tCLK_ISP_MCLK_EB\t\t17\n#define\tCLK_ISP_PCLK_EB\t\t18\n#define\tCLK_ISP_ISP2DCAM_EB\t19\n#define\tCLK_DCAM0_IF_EB\t\t20\n#define\tCLK_CLK26M_IF_EB\t21\n#define\tCLK_CPHY0_GATE\t\t22\n#define\tCLK_MIPI_CSI0_GATE\t23\n#define\tCLK_CPHY1_GATE\t\t24\n#define\tCLK_MIPI_CSI1\t\t25\n#define\tCLK_DCAM0_AXI_GATE\t26\n#define\tCLK_DCAM1_AXI_GATE\t27\n#define\tCLK_SENSOR0_GATE\t28\n#define\tCLK_SENSOR1_GATE\t29\n#define\tCLK_JPG0_AXI_GATE\t30\n#define\tCLK_GPG1_AXI_GATE\t31\n#define\tCLK_ISP0_AXI_GATE\t32\n#define\tCLK_ISP1_AXI_GATE\t33\n#define\tCLK_ISP2_AXI_GATE\t34\n#define\tCLK_CPP_AXI_GATE\t35\n#define\tCLK_D0_IF_AXI_GATE\t36\n#define\tCLK_D2I_IF_AXI_GATE\t37\n#define\tCLK_I2D_IF_AXI_GATE\t38\n#define\tCLK_SPARE_AXI_GATE\t39\n#define\tCLK_SENSOR2_GATE\t40\n#define\tCLK_D0IF_IN_D_EN\t41\n#define\tCLK_D1IF_IN_D_EN\t42\n#define\tCLK_D0IF_IN_D2I_EN\t43\n#define\tCLK_D1IF_IN_D2I_EN\t44\n#define\tCLK_IA_IN_D2I_EN\t45\n#define\tCLK_IB_IN_D2I_EN\t46\n#define\tCLK_IC_IN_D2I_EN\t47\n#define\tCLK_IA_IN_I_EN\t\t48\n#define\tCLK_IB_IN_I_EN\t\t49\n#define\tCLK_IC_IN_I_EN\t\t50\n#define CLK_CAM_GATE_NUM\t(CLK_IC_IN_I_EN + 1)\n\n#define\tCLK_AHB_DISP\t\t0\n#define\tCLK_DISPC0_DPI\t\t1\n#define\tCLK_DISPC1_DPI\t\t2\n#define CLK_DISP_NUM\t\t(CLK_DISPC1_DPI + 1)\n\n#define\tCLK_DISPC0_EB\t\t0\n#define\tCLK_DISPC1_EB\t\t1\n#define\tCLK_DISPC_MMU_EB\t2\n#define\tCLK_GSP0_EB\t\t3\n#define\tCLK_GSP1_EB\t\t4\n#define\tCLK_GSP0_MMU_EB\t\t5\n#define\tCLK_GSP1_MMU_EB\t\t6\n#define\tCLK_DSI0_EB\t\t7\n#define\tCLK_DSI1_EB\t\t8\n#define\tCLK_DISP_CKG_EB\t\t9\n#define\tCLK_DISP_GPU_EB\t\t10\n#define\tCLK_GPU_MTX_EB\t\t11\n#define\tCLK_GSP_MTX_EB\t\t12\n#define\tCLK_TMC_MTX_EB\t\t13\n#define\tCLK_DISPC_MTX_EB\t14\n#define\tCLK_DPHY0_GATE\t\t15\n#define\tCLK_DPHY1_GATE\t\t16\n#define\tCLK_GSP0_A_GATE\t\t17\n#define\tCLK_GSP1_A_GATE\t\t18\n#define\tCLK_GSP0_F_GATE\t\t19\n#define\tCLK_GSP1_F_GATE\t\t20\n#define\tCLK_D_MTX_F_GATE\t21\n#define\tCLK_D_MTX_A_GATE\t22\n#define\tCLK_D_NOC_F_GATE\t23\n#define\tCLK_D_NOC_A_GATE\t24\n#define\tCLK_GSP_MTX_F_GATE\t25\n#define\tCLK_GSP_MTX_A_GATE\t26\n#define\tCLK_GSP_NOC_F_GATE\t27\n#define\tCLK_GSP_NOC_A_GATE\t28\n#define\tCLK_DISPM0IDLE_GATE\t29\n#define\tCLK_GSPM0IDLE_GATE\t30\n#define CLK_DISP_GATE_NUM\t(CLK_GSPM0IDLE_GATE + 1)\n\n#define\tCLK_SIM0_EB\t\t0\n#define\tCLK_IIS0_EB\t\t1\n#define\tCLK_IIS1_EB\t\t2\n#define\tCLK_IIS2_EB\t\t3\n#define\tCLK_IIS3_EB\t\t4\n#define\tCLK_SPI0_EB\t\t5\n#define\tCLK_SPI1_EB\t\t6\n#define\tCLK_SPI2_EB\t\t7\n#define\tCLK_I2C0_EB\t\t8\n#define\tCLK_I2C1_EB\t\t9\n#define\tCLK_I2C2_EB\t\t10\n#define\tCLK_I2C3_EB\t\t11\n#define\tCLK_I2C4_EB\t\t12\n#define\tCLK_I2C5_EB\t\t13\n#define\tCLK_UART0_EB\t\t14\n#define\tCLK_UART1_EB\t\t15\n#define\tCLK_UART2_EB\t\t16\n#define\tCLK_UART3_EB\t\t17\n#define\tCLK_UART4_EB\t\t18\n#define\tCLK_AP_CKG_EB\t\t19\n#define\tCLK_SPI3_EB\t\t20\n#define CLK_APAPB_GATE_NUM\t(CLK_SPI3_EB + 1)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}