INFO: [VRFC 10-2263] Analyzing Verilog file "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v" into library float_lib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/clock_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_floating
WARNING: [VRFC 10-756] identifier i is used before its declaration [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v:190]
WARNING: [VRFC 10-756] identifier i is used before its declaration [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v:192]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v" into library float_lib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sim_1/imports/Desktop/OGTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OGTestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
