#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d5a690 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d5a820 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1d66460 .functor NOT 1, L_0x1d915e0, C4<0>, C4<0>, C4<0>;
L_0x1d91370 .functor XOR 1, L_0x1d91210, L_0x1d912d0, C4<0>, C4<0>;
L_0x1d914d0 .functor XOR 1, L_0x1d91370, L_0x1d91430, C4<0>, C4<0>;
v0x1d8d630_0 .net *"_ivl_10", 0 0, L_0x1d91430;  1 drivers
v0x1d8d730_0 .net *"_ivl_12", 0 0, L_0x1d914d0;  1 drivers
v0x1d8d810_0 .net *"_ivl_2", 0 0, L_0x1d902c0;  1 drivers
v0x1d8d8d0_0 .net *"_ivl_4", 0 0, L_0x1d91210;  1 drivers
v0x1d8d9b0_0 .net *"_ivl_6", 0 0, L_0x1d912d0;  1 drivers
v0x1d8dae0_0 .net *"_ivl_8", 0 0, L_0x1d91370;  1 drivers
v0x1d8dbc0_0 .net "a", 0 0, v0x1d8a9d0_0;  1 drivers
v0x1d8dc60_0 .net "b", 0 0, v0x1d8aa70_0;  1 drivers
v0x1d8dd00_0 .net "c", 0 0, v0x1d8ab10_0;  1 drivers
v0x1d8dda0_0 .var "clk", 0 0;
v0x1d8de40_0 .net "d", 0 0, v0x1d8ac80_0;  1 drivers
v0x1d8dee0_0 .net "out_dut", 0 0, L_0x1d90fb0;  1 drivers
v0x1d8df80_0 .net "out_ref", 0 0, L_0x1d8ee40;  1 drivers
v0x1d8e020_0 .var/2u "stats1", 159 0;
v0x1d8e0c0_0 .var/2u "strobe", 0 0;
v0x1d8e160_0 .net "tb_match", 0 0, L_0x1d915e0;  1 drivers
v0x1d8e220_0 .net "tb_mismatch", 0 0, L_0x1d66460;  1 drivers
v0x1d8e2e0_0 .net "wavedrom_enable", 0 0, v0x1d8ad70_0;  1 drivers
v0x1d8e380_0 .net "wavedrom_title", 511 0, v0x1d8ae10_0;  1 drivers
L_0x1d902c0 .concat [ 1 0 0 0], L_0x1d8ee40;
L_0x1d91210 .concat [ 1 0 0 0], L_0x1d8ee40;
L_0x1d912d0 .concat [ 1 0 0 0], L_0x1d90fb0;
L_0x1d91430 .concat [ 1 0 0 0], L_0x1d8ee40;
L_0x1d915e0 .cmp/eeq 1, L_0x1d902c0, L_0x1d914d0;
S_0x1d5a9b0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1d5a820;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d5b130 .functor NOT 1, v0x1d8ab10_0, C4<0>, C4<0>, C4<0>;
L_0x1d66d20 .functor NOT 1, v0x1d8aa70_0, C4<0>, C4<0>, C4<0>;
L_0x1d8e590 .functor AND 1, L_0x1d5b130, L_0x1d66d20, C4<1>, C4<1>;
L_0x1d8e630 .functor NOT 1, v0x1d8ac80_0, C4<0>, C4<0>, C4<0>;
L_0x1d8e760 .functor NOT 1, v0x1d8a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d8e860 .functor AND 1, L_0x1d8e630, L_0x1d8e760, C4<1>, C4<1>;
L_0x1d8e940 .functor OR 1, L_0x1d8e590, L_0x1d8e860, C4<0>, C4<0>;
L_0x1d8ea00 .functor AND 1, v0x1d8a9d0_0, v0x1d8ab10_0, C4<1>, C4<1>;
L_0x1d8eac0 .functor AND 1, L_0x1d8ea00, v0x1d8ac80_0, C4<1>, C4<1>;
L_0x1d8eb80 .functor OR 1, L_0x1d8e940, L_0x1d8eac0, C4<0>, C4<0>;
L_0x1d8ecf0 .functor AND 1, v0x1d8aa70_0, v0x1d8ab10_0, C4<1>, C4<1>;
L_0x1d8ed60 .functor AND 1, L_0x1d8ecf0, v0x1d8ac80_0, C4<1>, C4<1>;
L_0x1d8ee40 .functor OR 1, L_0x1d8eb80, L_0x1d8ed60, C4<0>, C4<0>;
v0x1d666d0_0 .net *"_ivl_0", 0 0, L_0x1d5b130;  1 drivers
v0x1d66770_0 .net *"_ivl_10", 0 0, L_0x1d8e860;  1 drivers
v0x1d891c0_0 .net *"_ivl_12", 0 0, L_0x1d8e940;  1 drivers
v0x1d89280_0 .net *"_ivl_14", 0 0, L_0x1d8ea00;  1 drivers
v0x1d89360_0 .net *"_ivl_16", 0 0, L_0x1d8eac0;  1 drivers
v0x1d89490_0 .net *"_ivl_18", 0 0, L_0x1d8eb80;  1 drivers
v0x1d89570_0 .net *"_ivl_2", 0 0, L_0x1d66d20;  1 drivers
v0x1d89650_0 .net *"_ivl_20", 0 0, L_0x1d8ecf0;  1 drivers
v0x1d89730_0 .net *"_ivl_22", 0 0, L_0x1d8ed60;  1 drivers
v0x1d89810_0 .net *"_ivl_4", 0 0, L_0x1d8e590;  1 drivers
v0x1d898f0_0 .net *"_ivl_6", 0 0, L_0x1d8e630;  1 drivers
v0x1d899d0_0 .net *"_ivl_8", 0 0, L_0x1d8e760;  1 drivers
v0x1d89ab0_0 .net "a", 0 0, v0x1d8a9d0_0;  alias, 1 drivers
v0x1d89b70_0 .net "b", 0 0, v0x1d8aa70_0;  alias, 1 drivers
v0x1d89c30_0 .net "c", 0 0, v0x1d8ab10_0;  alias, 1 drivers
v0x1d89cf0_0 .net "d", 0 0, v0x1d8ac80_0;  alias, 1 drivers
v0x1d89db0_0 .net "out", 0 0, L_0x1d8ee40;  alias, 1 drivers
S_0x1d89f10 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1d5a820;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d8a9d0_0 .var "a", 0 0;
v0x1d8aa70_0 .var "b", 0 0;
v0x1d8ab10_0 .var "c", 0 0;
v0x1d8abe0_0 .net "clk", 0 0, v0x1d8dda0_0;  1 drivers
v0x1d8ac80_0 .var "d", 0 0;
v0x1d8ad70_0 .var "wavedrom_enable", 0 0;
v0x1d8ae10_0 .var "wavedrom_title", 511 0;
S_0x1d8a1b0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1d89f10;
 .timescale -12 -12;
v0x1d8a410_0 .var/2s "count", 31 0;
E_0x1d555e0/0 .event negedge, v0x1d8abe0_0;
E_0x1d555e0/1 .event posedge, v0x1d8abe0_0;
E_0x1d555e0 .event/or E_0x1d555e0/0, E_0x1d555e0/1;
E_0x1d55830 .event negedge, v0x1d8abe0_0;
E_0x1d3f9f0 .event posedge, v0x1d8abe0_0;
S_0x1d8a510 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d89f10;
 .timescale -12 -12;
v0x1d8a710_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d8a7f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d89f10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d8af70 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1d5a820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d8efa0 .functor NOT 1, v0x1d8a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d8f010 .functor NOT 1, v0x1d8aa70_0, C4<0>, C4<0>, C4<0>;
L_0x1d8f0a0 .functor AND 1, L_0x1d8efa0, L_0x1d8f010, C4<1>, C4<1>;
L_0x1d8f1b0 .functor NOT 1, v0x1d8ab10_0, C4<0>, C4<0>, C4<0>;
L_0x1d8f250 .functor AND 1, L_0x1d8f0a0, L_0x1d8f1b0, C4<1>, C4<1>;
L_0x1d8f360 .functor NOT 1, v0x1d8a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d8f410 .functor AND 1, L_0x1d8f360, v0x1d8ac80_0, C4<1>, C4<1>;
L_0x1d8f4d0 .functor AND 1, L_0x1d8f410, v0x1d8ab10_0, C4<1>, C4<1>;
L_0x1d8f6f0 .functor OR 1, L_0x1d8f250, L_0x1d8f4d0, C4<0>, C4<0>;
L_0x1d8f800 .functor AND 1, v0x1d8aa70_0, v0x1d8ab10_0, C4<1>, C4<1>;
L_0x1d8f8d0 .functor AND 1, L_0x1d8f800, v0x1d8ac80_0, C4<1>, C4<1>;
L_0x1d8fa50 .functor OR 1, L_0x1d8f6f0, L_0x1d8f8d0, C4<0>, C4<0>;
L_0x1d8fbd0 .functor NOT 1, v0x1d8aa70_0, C4<0>, C4<0>, C4<0>;
L_0x1d8fd50 .functor NOT 1, v0x1d8ab10_0, C4<0>, C4<0>, C4<0>;
L_0x1d8fb60 .functor AND 1, L_0x1d8fbd0, L_0x1d8fd50, C4<1>, C4<1>;
L_0x1d8fee0 .functor AND 1, L_0x1d8fb60, v0x1d8ac80_0, C4<1>, C4<1>;
L_0x1d90030 .functor OR 1, L_0x1d8fa50, L_0x1d8fee0, C4<0>, C4<0>;
L_0x1d90140 .functor NOT 1, v0x1d8a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d90360 .functor NOT 1, v0x1d8aa70_0, C4<0>, C4<0>, C4<0>;
L_0x1d903d0 .functor AND 1, L_0x1d90140, L_0x1d90360, C4<1>, C4<1>;
L_0x1d90590 .functor AND 1, L_0x1d903d0, v0x1d8ab10_0, C4<1>, C4<1>;
L_0x1d90650 .functor OR 1, L_0x1d90030, L_0x1d90590, C4<0>, C4<0>;
L_0x1d90820 .functor NOT 1, v0x1d8a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d90890 .functor AND 1, L_0x1d90820, v0x1d8aa70_0, C4<1>, C4<1>;
L_0x1d90a20 .functor NOT 1, v0x1d8ac80_0, C4<0>, C4<0>, C4<0>;
L_0x1d90a90 .functor AND 1, L_0x1d90890, L_0x1d90a20, C4<1>, C4<1>;
L_0x1d90c80 .functor OR 1, L_0x1d90650, L_0x1d90a90, C4<0>, C4<0>;
L_0x1d90d90 .functor AND 1, v0x1d8a9d0_0, v0x1d8aa70_0, C4<1>, C4<1>;
L_0x1d90ef0 .functor AND 1, L_0x1d90d90, v0x1d8ab10_0, C4<1>, C4<1>;
L_0x1d90fb0 .functor OR 1, L_0x1d90c80, L_0x1d90ef0, C4<0>, C4<0>;
v0x1d8b260_0 .net *"_ivl_0", 0 0, L_0x1d8efa0;  1 drivers
v0x1d8b340_0 .net *"_ivl_10", 0 0, L_0x1d8f360;  1 drivers
v0x1d8b420_0 .net *"_ivl_12", 0 0, L_0x1d8f410;  1 drivers
v0x1d8b510_0 .net *"_ivl_14", 0 0, L_0x1d8f4d0;  1 drivers
v0x1d8b5f0_0 .net *"_ivl_16", 0 0, L_0x1d8f6f0;  1 drivers
v0x1d8b720_0 .net *"_ivl_18", 0 0, L_0x1d8f800;  1 drivers
v0x1d8b800_0 .net *"_ivl_2", 0 0, L_0x1d8f010;  1 drivers
v0x1d8b8e0_0 .net *"_ivl_20", 0 0, L_0x1d8f8d0;  1 drivers
v0x1d8b9c0_0 .net *"_ivl_22", 0 0, L_0x1d8fa50;  1 drivers
v0x1d8baa0_0 .net *"_ivl_24", 0 0, L_0x1d8fbd0;  1 drivers
v0x1d8bb80_0 .net *"_ivl_26", 0 0, L_0x1d8fd50;  1 drivers
v0x1d8bc60_0 .net *"_ivl_28", 0 0, L_0x1d8fb60;  1 drivers
v0x1d8bd40_0 .net *"_ivl_30", 0 0, L_0x1d8fee0;  1 drivers
v0x1d8be20_0 .net *"_ivl_32", 0 0, L_0x1d90030;  1 drivers
v0x1d8bf00_0 .net *"_ivl_34", 0 0, L_0x1d90140;  1 drivers
v0x1d8bfe0_0 .net *"_ivl_36", 0 0, L_0x1d90360;  1 drivers
v0x1d8c0c0_0 .net *"_ivl_38", 0 0, L_0x1d903d0;  1 drivers
v0x1d8c2b0_0 .net *"_ivl_4", 0 0, L_0x1d8f0a0;  1 drivers
v0x1d8c390_0 .net *"_ivl_40", 0 0, L_0x1d90590;  1 drivers
v0x1d8c470_0 .net *"_ivl_42", 0 0, L_0x1d90650;  1 drivers
v0x1d8c550_0 .net *"_ivl_44", 0 0, L_0x1d90820;  1 drivers
v0x1d8c630_0 .net *"_ivl_46", 0 0, L_0x1d90890;  1 drivers
v0x1d8c710_0 .net *"_ivl_48", 0 0, L_0x1d90a20;  1 drivers
v0x1d8c7f0_0 .net *"_ivl_50", 0 0, L_0x1d90a90;  1 drivers
v0x1d8c8d0_0 .net *"_ivl_52", 0 0, L_0x1d90c80;  1 drivers
v0x1d8c9b0_0 .net *"_ivl_54", 0 0, L_0x1d90d90;  1 drivers
v0x1d8ca90_0 .net *"_ivl_56", 0 0, L_0x1d90ef0;  1 drivers
v0x1d8cb70_0 .net *"_ivl_6", 0 0, L_0x1d8f1b0;  1 drivers
v0x1d8cc50_0 .net *"_ivl_8", 0 0, L_0x1d8f250;  1 drivers
v0x1d8cd30_0 .net "a", 0 0, v0x1d8a9d0_0;  alias, 1 drivers
v0x1d8cdd0_0 .net "b", 0 0, v0x1d8aa70_0;  alias, 1 drivers
v0x1d8cec0_0 .net "c", 0 0, v0x1d8ab10_0;  alias, 1 drivers
v0x1d8cfb0_0 .net "d", 0 0, v0x1d8ac80_0;  alias, 1 drivers
v0x1d8d2b0_0 .net "out", 0 0, L_0x1d90fb0;  alias, 1 drivers
S_0x1d8d410 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1d5a820;
 .timescale -12 -12;
E_0x1d55380 .event anyedge, v0x1d8e0c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d8e0c0_0;
    %nor/r;
    %assign/vec4 v0x1d8e0c0_0, 0;
    %wait E_0x1d55380;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d89f10;
T_3 ;
    %fork t_1, S_0x1d8a1b0;
    %jmp t_0;
    .scope S_0x1d8a1b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d8a410_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d8ac80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8aa70_0, 0;
    %assign/vec4 v0x1d8a9d0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d3f9f0;
    %load/vec4 v0x1d8a410_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1d8a410_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d8ac80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8aa70_0, 0;
    %assign/vec4 v0x1d8a9d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1d55830;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d8a7f0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d555e0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d8a9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8aa70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8ab10_0, 0;
    %assign/vec4 v0x1d8ac80_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1d89f10;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1d5a820;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d8dda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d8e0c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d5a820;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d8dda0_0;
    %inv;
    %store/vec4 v0x1d8dda0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d5a820;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d8abe0_0, v0x1d8e220_0, v0x1d8dbc0_0, v0x1d8dc60_0, v0x1d8dd00_0, v0x1d8de40_0, v0x1d8df80_0, v0x1d8dee0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d5a820;
T_7 ;
    %load/vec4 v0x1d8e020_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d8e020_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d8e020_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d8e020_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d8e020_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d8e020_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d8e020_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d5a820;
T_8 ;
    %wait E_0x1d555e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d8e020_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8e020_0, 4, 32;
    %load/vec4 v0x1d8e160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d8e020_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8e020_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d8e020_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8e020_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d8df80_0;
    %load/vec4 v0x1d8df80_0;
    %load/vec4 v0x1d8dee0_0;
    %xor;
    %load/vec4 v0x1d8df80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d8e020_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8e020_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d8e020_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8e020_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth0/human/kmap2/iter0/response4/top_module.sv";
