// Seed: 4075985809
module module_0 #(
    parameter id_1 = 32'd66
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire _id_1;
  logic [1  >>  -1 'b0 : id_1] id_6;
endmodule
module module_1 #(
    parameter id_10 = 32'd10,
    parameter id_4  = 32'd8,
    parameter id_5  = 32'd41
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output reg id_9;
  output wire id_8;
  input wire id_7;
  input logic [7:0] id_6;
  inout wire _id_5;
  output wire _id_4;
  inout wire id_3;
  output tri id_2;
  output wire id_1;
  always id_9 <= 1;
  wire [-1 : 1] _id_10;
  generate
    assign id_2 = 1;
  endgenerate
  assign id_9 = id_6[id_10];
  wire [id_5 : (  1  )] id_11;
  assign id_4 = id_10;
  wire id_12;
  wire [1 : id_4] id_13;
  assign id_9 = -1;
  assign id_1 = id_12;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_11,
      id_13,
      id_3
  );
  logic id_14 = id_12;
endmodule
