<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>generate loops in Verilog</title>
  <style>
    code{white-space: pre-wrap;}
    span.smallcaps{font-variant: small-caps;}
    span.underline{text-decoration: underline;}
    div.column{display: inline-block; vertical-align: top; width: 50%;}
    div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
    ul.task-list{list-style: none;}
    pre > code.sourceCode { white-space: pre; position: relative; }
    pre > code.sourceCode > span { display: inline-block; line-height: 1.25; }
    pre > code.sourceCode > span:empty { height: 1.2em; }
    code.sourceCode > span { color: inherit; text-decoration: inherit; }
    div.sourceCode { margin: 1em 0; }
    pre.sourceCode { margin: 0; }
    @media screen {
    div.sourceCode { overflow: auto; }
    }
    @media print {
    pre > code.sourceCode { white-space: pre-wrap; }
    pre > code.sourceCode > span { text-indent: -5em; padding-left: 5em; }
    }
    pre.numberSource code
      { counter-reset: source-line 0; }
    pre.numberSource code > span
      { position: relative; left: -4em; counter-increment: source-line; }
    pre.numberSource code > span > a:first-child::before
      { content: counter(source-line);
        position: relative; left: -1em; text-align: right; vertical-align: baseline;
        border: none; display: inline-block;
        -webkit-touch-callout: none; -webkit-user-select: none;
        -khtml-user-select: none; -moz-user-select: none;
        -ms-user-select: none; user-select: none;
        padding: 0 4px; width: 4em;
        color: #aaaaaa;
      }
    pre.numberSource { margin-left: 3em; border-left: 1px solid #aaaaaa;  padding-left: 4px; }
    div.sourceCode
      {   }
    @media screen {
    pre > code.sourceCode > span > a:first-child::before { text-decoration: underline; }
    }
    code span.al { color: #ff0000; font-weight: bold; } /* Alert */
    code span.an { color: #60a0b0; font-weight: bold; font-style: italic; } /* Annotation */
    code span.at { color: #7d9029; } /* Attribute */
    code span.bn { color: #40a070; } /* BaseN */
    code span.bu { } /* BuiltIn */
    code span.cf { color: #007020; font-weight: bold; } /* ControlFlow */
    code span.ch { color: #4070a0; } /* Char */
    code span.cn { color: #880000; } /* Constant */
    code span.co { color: #60a0b0; font-style: italic; } /* Comment */
    code span.cv { color: #60a0b0; font-weight: bold; font-style: italic; } /* CommentVar */
    code span.do { color: #ba2121; font-style: italic; } /* Documentation */
    code span.dt { color: #902000; } /* DataType */
    code span.dv { color: #40a070; } /* DecVal */
    code span.er { color: #ff0000; font-weight: bold; } /* Error */
    code span.ex { } /* Extension */
    code span.fl { color: #40a070; } /* Float */
    code span.fu { color: #06287e; } /* Function */
    code span.im { } /* Import */
    code span.in { color: #60a0b0; font-weight: bold; font-style: italic; } /* Information */
    code span.kw { color: #007020; font-weight: bold; } /* Keyword */
    code span.op { color: #666666; } /* Operator */
    code span.ot { color: #007020; } /* Other */
    code span.pp { color: #bc7a00; } /* Preprocessor */
    code span.sc { color: #4070a0; } /* SpecialChar */
    code span.ss { color: #bb6688; } /* SpecialString */
    code span.st { color: #4070a0; } /* String */
    code span.va { color: #19177c; } /* Variable */
    code span.vs { color: #4070a0; } /* VerbatimString */
    code span.wa { color: #60a0b0; font-weight: bold; font-style: italic; } /* Warning */
    .display.math{display: block; text-align: center; margin: 0.5rem auto;}
  </style>
  <link rel="stylesheet" href="../../../3700.css" />
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>
<header id="title-block-header">
<h1 class="title"><code class="sourceCode verilog"><span class="kw">generate</span></code> loops in Verilog</h1>
</header>
<nav id="TOC" role="doc-toc">
<ul>
<li><a href="#generate-loops-in-verilog">Generate Loops in Verilog</a></li>
<li><a href="#assigned-tasks">Assigned Tasks</a>
<ul>
<li><a href="#simulate-the-design">Simulate the Design</a></li>
<li><a href="#view-the-hierarchy">View the Hierarchy</a></li>
<li><a href="#named-generate-blocks">Named <code class="sourceCode verilog"><span class="kw">generate</span></code> blocks</a></li>
</ul></li>
</ul>
</nav>
<h1 id="generate-loops-in-verilog">Generate Loops in Verilog</h1>
<p>Traditional <code class="sourceCode verilog"><span class="kw">for</span></code> and <code class="sourceCode verilog"><span class="kw">while</span></code> loops are “behavioral” loops. Verilog also supports <strong>structural</strong> loops that create repeated instances of a submodule, or repeated assignments. This capability uses the <code class="sourceCode verilog"><span class="kw">generate</span></code> syntax. As an example, we will implement a classic <em>ripple carry adder</em> using structural syntax.</p>
<p>You may be familiar with the standard <strong>full adder</strong> logic module, defined in the code below.</p>
<div class="sourceCode" id="cb1"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb1-1"><a href="#cb1-1" aria-hidden="true" tabindex="-1"></a><span class="kw">module</span> full_adder</span>
<span id="cb1-2"><a href="#cb1-2" aria-hidden="true" tabindex="-1"></a>  (</span>
<span id="cb1-3"><a href="#cb1-3" aria-hidden="true" tabindex="-1"></a>      <span class="dt">input</span>      a,</span>
<span id="cb1-4"><a href="#cb1-4" aria-hidden="true" tabindex="-1"></a>      <span class="dt">input</span>      b,</span>
<span id="cb1-5"><a href="#cb1-5" aria-hidden="true" tabindex="-1"></a>      <span class="dt">input</span>      c_in,</span>
<span id="cb1-6"><a href="#cb1-6" aria-hidden="true" tabindex="-1"></a>      <span class="dt">output</span> <span class="dt">reg</span> s,</span>
<span id="cb1-7"><a href="#cb1-7" aria-hidden="true" tabindex="-1"></a>      <span class="dt">output</span> <span class="dt">reg</span> c_out</span>
<span id="cb1-8"><a href="#cb1-8" aria-hidden="true" tabindex="-1"></a>   );</span>
<span id="cb1-9"><a href="#cb1-9" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb1-10"><a href="#cb1-10" aria-hidden="true" tabindex="-1"></a>   <span class="kw">always</span> @(*) <span class="kw">begin</span></span>
<span id="cb1-11"><a href="#cb1-11" aria-hidden="true" tabindex="-1"></a>      s     = (a ^ b) ^ c_in;                     <span class="co">// sum</span></span>
<span id="cb1-12"><a href="#cb1-12" aria-hidden="true" tabindex="-1"></a>      c_out = (a &amp; b) | (b &amp; c_in) | (a &amp; c_in);  <span class="co">// carry bit </span></span>
<span id="cb1-13"><a href="#cb1-13" aria-hidden="true" tabindex="-1"></a>   <span class="kw">end</span></span>
<span id="cb1-14"><a href="#cb1-14" aria-hidden="true" tabindex="-1"></a><span class="kw">endmodule</span></span></code></pre></div>
<p>The ripple-carry adder is a string of full-adder modules, where the <code class="sourceCode verilog">c_out</code> (carry out) from each module connects to the <code class="sourceCode verilog">c_in</code> (carry in) of the next module. This is illustrated in the schematic figure shown below.</p>
<figure>
<img src="figures/ripple_carry_structure.svg" style="width:95.0%" alt="Ripple-carry adder schematic." /><figcaption aria-hidden="true">Ripple-carry adder schematic.</figcaption>
</figure>
<p>In Verilog, a <strong>structural</strong> model is a direct description of a schematic like the one in the figure. Some models require many repetitions of the same submodule, and it is inefficient to code each instantiation separately. The <code class="sourceCode verilog"><span class="kw">generate</span></code> statement allows us to place and connect all the modules automatically. An additional benefit is that <code class="sourceCode verilog"><span class="kw">generate</span></code> loops can be <strong>parameterized</strong>, so the structure is adjustable.</p>
<p>The code below describes an <code class="sourceCode verilog">N</code> bit ripple-carry adder with default size <code class="sourceCode verilog">N=<span class="dv">4</span></code>.</p>
<div class="sourceCode" id="cb2"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb2-1"><a href="#cb2-1" aria-hidden="true" tabindex="-1"></a><span class="kw">module</span> adder</span>
<span id="cb2-2"><a href="#cb2-2" aria-hidden="true" tabindex="-1"></a>  #( </span>
<span id="cb2-3"><a href="#cb2-3" aria-hidden="true" tabindex="-1"></a>     <span class="dt">parameter</span> N=<span class="dv">4</span></span>
<span id="cb2-4"><a href="#cb2-4" aria-hidden="true" tabindex="-1"></a>  )</span>
<span id="cb2-5"><a href="#cb2-5" aria-hidden="true" tabindex="-1"></a>  (</span>
<span id="cb2-6"><a href="#cb2-6" aria-hidden="true" tabindex="-1"></a>     <span class="dt">input</span>   [N<span class="dv">-1</span>:<span class="dv">0</span>] a,</span>
<span id="cb2-7"><a href="#cb2-7" aria-hidden="true" tabindex="-1"></a>     <span class="dt">input</span>   [N<span class="dv">-1</span>:<span class="dv">0</span>] b,</span>
<span id="cb2-8"><a href="#cb2-8" aria-hidden="true" tabindex="-1"></a>     <span class="dt">input</span>           c_in,</span>
<span id="cb2-9"><a href="#cb2-9" aria-hidden="true" tabindex="-1"></a>     <span class="dt">output</span>  [N<span class="dv">-1</span>:<span class="dv">0</span>] s,</span>
<span id="cb2-10"><a href="#cb2-10" aria-hidden="true" tabindex="-1"></a>     <span class="dt">output</span>          c_out</span>
<span id="cb2-11"><a href="#cb2-11" aria-hidden="true" tabindex="-1"></a>  );</span>
<span id="cb2-12"><a href="#cb2-12" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb2-13"><a href="#cb2-13" aria-hidden="true" tabindex="-1"></a>  <span class="co">// Create a vector for the carry signals:</span></span>
<span id="cb2-14"><a href="#cb2-14" aria-hidden="true" tabindex="-1"></a>  <span class="dt">wire</span> [N:<span class="dv">0</span>] c;</span>
<span id="cb2-15"><a href="#cb2-15" aria-hidden="true" tabindex="-1"></a>  <span class="kw">assign</span>     c[<span class="dv">0</span>]  = c_in;</span>
<span id="cb2-16"><a href="#cb2-16" aria-hidden="true" tabindex="-1"></a>  <span class="kw">assign</span>     c_out = c[N];</span>
<span id="cb2-17"><a href="#cb2-17" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb2-18"><a href="#cb2-18" aria-hidden="true" tabindex="-1"></a>  <span class="dt">genvar</span> i;</span>
<span id="cb2-19"><a href="#cb2-19" aria-hidden="true" tabindex="-1"></a>  <span class="kw">generate</span> </span>
<span id="cb2-20"><a href="#cb2-20" aria-hidden="true" tabindex="-1"></a>     <span class="kw">for</span> (i=<span class="dv">0</span>; i&lt;N; i=i+<span class="dv">1</span>) <span class="kw">begin</span> </span>
<span id="cb2-21"><a href="#cb2-21" aria-hidden="true" tabindex="-1"></a>        full_adder fa (.a(a[i]),.b(b[i]),.c_in(c[i]),.s(s[i]),.c_out(c[i+<span class="dv">1</span>]));</span>
<span id="cb2-22"><a href="#cb2-22" aria-hidden="true" tabindex="-1"></a>     <span class="kw">end</span></span>
<span id="cb2-23"><a href="#cb2-23" aria-hidden="true" tabindex="-1"></a>  <span class="kw">endgenerate</span></span>
<span id="cb2-24"><a href="#cb2-24" aria-hidden="true" tabindex="-1"></a><span class="kw">endmodule</span></span></code></pre></div>
<p>To connect the carry chain, we declared a <code class="sourceCode verilog"><span class="dt">wire</span></code> vector named <code class="sourceCode verilog">c</code>, corresponding to the blue labels in the schematic diagram. The <code class="sourceCode verilog"><span class="dt">wire</span></code> signals can be directly connected to submodule ports. To connect the end-points at <code class="sourceCode verilog">c_in</code> and <code class="sourceCode verilog">c_out</code>, we use <code class="sourceCode verilog"><span class="kw">assign</span></code> statements.</p>
<h1 id="assigned-tasks">Assigned Tasks</h1>
<p>In the <code class="sourceCode verilog">src/</code> directory, create files named <code class="sourceCode verilog">full_adder.v</code> and <code class="sourceCode verilog">adder.v</code> containing the module definitions given above.</p>
<h2 id="simulate-the-design">Simulate the Design</h2>
<p>Edit the testbench template in <code class="sourceCode verilog">testbench.v</code> and make the following additions:</p>
<ul>
<li>To create an <strong>exhaustive test</strong> spanning all input combinations, use the concatenation operator to make simultaneous assignments to <code class="sourceCode verilog">a</code>, <code class="sourceCode verilog">b</code>, and <code class="sourceCode verilog">c_in</code> like this:</li>
</ul>
<div class="sourceCode" id="cb3"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb3-1"><a href="#cb3-1" aria-hidden="true" tabindex="-1"></a>      {a,b,c_in} &lt;= clk_count;</span></code></pre></div>
<p>Place this assignment in the <code class="sourceCode verilog"><span class="kw">always</span></code> block labeled “CREATE STIMULI”.</p>
<ul>
<li>Since <code class="sourceCode verilog">a</code> and <code class="sourceCode verilog">b</code> have four bits, and <code class="sourceCode verilog">c_in</code> has one bit, there are a total of 9 input bits. To verify all input combinations, we need to simulate 2^9 cases. The <code class="sourceCode verilog">clk_count</code> signal takes gets a unique value every clock cycle, so after 2^9 cycles we should have incremented through all the test cases. Find the termination condition in the testbench, and change it so that it stops when <code class="sourceCode verilog">clk_count</code> equals 2^9.</li>
</ul>
<p>After making the changes, run <code class="sourceCode verilog">make simulate</code> to verify the behavior. You should see a table of outputs like this:</p>
<pre class="text"><code>clk:            0       a:   0  b:   0  c_in:  0        s:  0   c_out: 0
clk:            1       a:   0  b:   0  c_in:  0        s:  0   c_out: 0
clk:            2       a:   0  b:   0  c_in:  1        s:  1   c_out: 0
clk:            3       a:   0  b:   1  c_in:  0        s:  1   c_out: 0
clk:            4       a:   0  b:   1  c_in:  1        s:  2   c_out: 0
clk:            5       a:   0  b:   2  c_in:  0        s:  2   c_out: 0</code></pre>
<p>Notice that <code class="sourceCode verilog">a</code>, <code class="sourceCode verilog">b</code>, and <code class="sourceCode verilog">s</code> are printed as <strong>decimal</strong> values thanks to the <code class="sourceCode verilog">%d</code> option in the <code class="sourceCode verilog"><span class="dt">$write</span></code> statements:</p>
<div class="sourceCode" id="cb5"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb5-1"><a href="#cb5-1" aria-hidden="true" tabindex="-1"></a><span class="dt">$write</span>(<span class="st">&quot;</span><span class="ch">\t</span><span class="st">a:  %d&quot;</span>, a);</span></code></pre></div>
<p>Scroll through the results and verify that the correct sum and carry are produced.</p>
<h2 id="view-the-hierarchy">View the Hierarchy</h2>
<p>Next open <code class="sourceCode verilog">build.tcl</code> and notice that some changes were made. The <code class="sourceCode verilog">synth_design</code> line has some extra commands that request a partial synthesis:</p>
<div class="sourceCode" id="cb6"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb6-1"><a href="#cb6-1" aria-hidden="true" tabindex="-1"></a>synth_design -rtl -flatten_hierarchy none -top adder -mode out_of_context</span>
<span id="cb6-2"><a href="#cb6-2" aria-hidden="true" tabindex="-1"></a>write_verilog -<span class="kw">cell</span> adder -<span class="kw">force</span> rtl-synth.v</span></code></pre></div>
<p>The options here request that Vivado perform “rtl” synthesis (not targeted to any specific FPGA chip), and preserve the design hierarchy. After synthesis, the result is written to a file called <code class="sourceCode verilog">rtl-synth.v</code>. Run <code class="sourceCode verilog">make implement</code> to perform the partial synthesis, then open the <code class="sourceCode verilog">rtl-synth.v</code> file. You should see that the <code class="sourceCode verilog"><span class="kw">generate</span></code> loop is expanded into four <code class="sourceCode verilog">full_adder</code> modules that look like this:</p>
<div class="sourceCode" id="cb7"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb7-1"><a href="#cb7-1" aria-hidden="true" tabindex="-1"></a>  full_adder \genblk1[<span class="dv">0</span>].fa </span>
<span id="cb7-2"><a href="#cb7-2" aria-hidden="true" tabindex="-1"></a>       (.a(a[<span class="dv">0</span>]),</span>
<span id="cb7-3"><a href="#cb7-3" aria-hidden="true" tabindex="-1"></a>        .b(b[<span class="dv">0</span>]),</span>
<span id="cb7-4"><a href="#cb7-4" aria-hidden="true" tabindex="-1"></a>        .c_in(c_in),</span>
<span id="cb7-5"><a href="#cb7-5" aria-hidden="true" tabindex="-1"></a>        .c_out(c_1),</span>
<span id="cb7-6"><a href="#cb7-6" aria-hidden="true" tabindex="-1"></a>        .s(s[<span class="dv">0</span>]));</span></code></pre></div>
<p>The <code class="sourceCode verilog"><span class="kw">generate</span></code> loop is assigned a default name, <code class="sourceCode verilog">genblk1</code>. The instances within <code class="sourceCode verilog">genblk1</code> are referenced like a vector as <code class="sourceCode verilog">genblk1[<span class="dv">0</span>]</code>, <code class="sourceCode verilog">genblk1[<span class="dv">1</span>]</code>, and so on. Within each <code class="sourceCode verilog">genblk1</code> instance, the <code class="sourceCode verilog">full_adder</code> instances are named <code class="sourceCode verilog">genblk1[<span class="dv">0</span>].fa</code>, <code class="sourceCode verilog">genblk1[<span class="dv">1</span>].fa</code>, and so on.</p>
<h2 id="named-generate-blocks">Named <code class="sourceCode verilog"><span class="kw">generate</span></code> blocks</h2>
<p>When testing and debugging a design, default names like <code class="sourceCode verilog">genblk1</code> can be mysterious and confusing. Verilog allows named <code class="sourceCode verilog"><span class="kw">generate</span></code> loops. Modify the <code class="sourceCode verilog"><span class="kw">generate</span></code> loop in <code class="sourceCode verilog">adder.v</code> so that it has the name <code class="sourceCode verilog">myadder</code>, like this:</p>
<div class="sourceCode" id="cb8"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb8-1"><a href="#cb8-1" aria-hidden="true" tabindex="-1"></a>   <span class="kw">generate</span> </span>
<span id="cb8-2"><a href="#cb8-2" aria-hidden="true" tabindex="-1"></a>      <span class="kw">for</span> (i=<span class="dv">0</span>; i&lt;N; i=i+<span class="dv">1</span>) <span class="kw">begin :</span><span class="dt"> myadder</span></span>
<span id="cb8-3"><a href="#cb8-3" aria-hidden="true" tabindex="-1"></a>         full_adder fa (.a(a[i]),.b(b[i]),.c_in(c[i]),.s(s[i]),.c_out(c[i+<span class="dv">1</span>])); </span>
<span id="cb8-4"><a href="#cb8-4" aria-hidden="true" tabindex="-1"></a>      <span class="kw">end</span></span>
<span id="cb8-5"><a href="#cb8-5" aria-hidden="true" tabindex="-1"></a>   <span class="kw">endgenerate</span></span></code></pre></div>
<p>Then modify the <code class="sourceCode verilog"><span class="dt">$write</span></code> and <code class="sourceCode verilog"><span class="dt">$fwrite</span></code> statements in <code class="sourceCode verilog">testbench.v</code> so that it prints <strong>submodule signals</strong> for <code class="sourceCode verilog">myadder[<span class="dv">0</span>].fa</code>. The generic format for referencing sub-module signals is <code class="sourceCode verilog">submodule1.submodule2.signal_name</code>, like this:</p>
<div class="sourceCode" id="cb9"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb9-1"><a href="#cb9-1" aria-hidden="true" tabindex="-1"></a>      <span class="dt">$write</span>(<span class="st">&quot;</span><span class="ch">\t</span><span class="st">%b+%b+%b=%b+%b0&quot;</span>,  <span class="co">// format string: a+b+c_in=s+c_out</span></span>
<span id="cb9-2"><a href="#cb9-2" aria-hidden="true" tabindex="-1"></a>          DUT.myadder[<span class="dv">0</span>].fa.a,  <span class="co">// submodule.generate_block.instance.signal</span></span>
<span id="cb9-3"><a href="#cb9-3" aria-hidden="true" tabindex="-1"></a>          DUT.myadder[<span class="dv">0</span>].fa.b,</span>
<span id="cb9-4"><a href="#cb9-4" aria-hidden="true" tabindex="-1"></a>          DUT.myadder[<span class="dv">0</span>].fa.c_in,</span>
<span id="cb9-5"><a href="#cb9-5" aria-hidden="true" tabindex="-1"></a>          DUT.myadder[<span class="dv">0</span>].fa.s,</span>
<span id="cb9-6"><a href="#cb9-6" aria-hidden="true" tabindex="-1"></a>          DUT.myadder[<span class="dv">0</span>].fa.c_out</span>
<span id="cb9-7"><a href="#cb9-7" aria-hidden="true" tabindex="-1"></a>         );</span></code></pre></div>
<p>Repeat the <code class="sourceCode verilog">make simulate</code> and <code class="sourceCode verilog">make implement</code> actions. In the file <code class="sourceCode verilog">rtl-synth.v</code> you should notice that the <code class="sourceCode verilog"><span class="kw">generate</span></code> instances are now named <code class="sourceCode verilog">myadder[<span class="dv">0</span>].fa</code>, <code class="sourceCode verilog">myadder[<span class="dv">1</span>].fa</code>, and so on.</p>
<p>Examine the final results in <code class="sourceCode verilog">test_result.txt</code> and verify that the submodule signals are correct.</p>
<p>Turn in your work using <code class="sourceCode verilog">git</code>:</p>
<div class="sourceCode" id="cb10"><pre class="sourceCode bash"><code class="sourceCode bash"><span id="cb10-1"><a href="#cb10-1" aria-hidden="true" tabindex="-1"></a><span class="fu">git</span> add src/*.v *.v *.txt *.tcl </span>
<span id="cb10-2"><a href="#cb10-2" aria-hidden="true" tabindex="-1"></a><span class="fu">git</span> commit . -m <span class="st">&quot;Complete&quot;</span></span>
<span id="cb10-3"><a href="#cb10-3" aria-hidden="true" tabindex="-1"></a><span class="fu">git</span> push origin master</span></code></pre></div>
<p>Indicate on Canvas that your assignment is done.</p>
</body>
</html>
