# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../8-bit_ripple_carry_adder.srcs/sources_1/new/fulladder.vhd" \
"../../../../8-bit_ripple_carry_adder.srcs/sources_1/new/halfadder.vhd" \
"../../../../8-bit_ripple_carry_adder.srcs/sources_1/new/ripplecarryadder.vhd" \
"../../../../8-bit_ripple_carry_adder.srcs/sim_1/new/ripplecarry_tb.vhd" \

# Do not sort compile order
nosort
