Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec  9 17:27:50 2022
| Host         : g110b-3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DEVICE_timing_summary_routed.rpt -pb DEVICE_timing_summary_routed.pb -rpx DEVICE_timing_summary_routed.rpx -warn_on_violation
| Design       : DEVICE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: div26/cnt_reg[10]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.311     -368.518                    230                  771        0.178        0.000                      0                  771        4.500        0.000                       0                   349  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.311     -368.518                    230                  771        0.178        0.000                      0                  771        4.500        0.000                       0                   349  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          230  Failing Endpoints,  Worst Slack       -2.311ns,  Total Violation     -368.518ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 prima3/smoller_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prima3/matrix_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.030ns  (logic 3.449ns (28.671%)  route 8.581ns (71.329%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.724     5.327    prima3/clk_old_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  prima3/smoller_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  prima3/smoller_reg[2][1]/Q
                         net (fo=2, routed)           0.825     6.670    prima3/smoller_reg[2]_6[1]
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.124     6.794 r  prima3/matrix[3][19]_i_38/O
                         net (fo=5, routed)           0.686     7.481    prima3/matrix[3][19]_i_38_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.605 f  prima3/matrix[3][18]_i_5/O
                         net (fo=3, routed)           0.585     8.190    prima3/matrix[3][18]_i_5_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.124     8.314 r  prima3/matrix[3][19]_i_40/O
                         net (fo=4, routed)           0.505     8.818    prima3/matrix[3][19]_i_40_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.124     8.942 r  prima3/matrix[3][19]_i_16/O
                         net (fo=16, routed)          0.205     9.147    prima3/matrix[3][19]_i_16_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I1_O)        0.124     9.271 f  prima3/matrix[1][3]_i_5/O
                         net (fo=2, routed)           0.820    10.092    prima3/matrix[1][3]_i_5_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.216 r  prima3/matrix[3][19]_i_17/O
                         net (fo=44, routed)          0.557    10.772    prima3/matrix[3][19]_i_17_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124    10.896 r  prima3/i[31]_i_12/O
                         net (fo=1, routed)           0.428    11.324    prima3/i[31]_i_12_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124    11.448 r  prima3/i[31]_i_9/O
                         net (fo=47, routed)          1.083    12.531    prima3/i[31]_i_9_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I1_O)        0.124    12.655 r  prima3/matrix[3][19]_i_93/O
                         net (fo=1, routed)           0.000    12.655    prima3/matrix[3][19]_i_93_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.205 r  prima3/matrix_reg[3][19]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.205    prima3/matrix_reg[3][19]_i_54_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.319 r  prima3/matrix_reg[3][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.319    prima3/matrix_reg[3][19]_i_20_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.433 r  prima3/matrix_reg[3][19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.433    prima3/matrix_reg[3][19]_i_61_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.672 f  prima3/matrix_reg[3][19]_i_60/O[2]
                         net (fo=1, routed)           0.643    14.316    prima3/matrix_reg[3][19]_i_60_n_5
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.302    14.618 f  prima3/matrix[3][19]_i_49/O
                         net (fo=1, routed)           0.299    14.917    prima3/matrix[3][19]_i_49_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124    15.041 f  prima3/matrix[3][19]_i_18/O
                         net (fo=1, routed)           0.433    15.474    prima3/matrix[3][19]_i_18_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.124    15.598 f  prima3/matrix[3][19]_i_10/O
                         net (fo=12, routed)          0.500    16.098    prima3/matrix[3][19]_i_10_n_0
    SLICE_X1Y59          LUT4 (Prop_lut4_I0_O)        0.124    16.222 f  prima3/matrix[3][3]_i_3/O
                         net (fo=18, routed)          0.528    16.750    prima3/matrix[3][3]_i_3_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I3_O)        0.124    16.874 r  prima3/matrix[1][3]_i_1/O
                         net (fo=4, routed)           0.482    17.356    prima3/matrix[1][3]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  prima3/matrix_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.604    15.027    prima3/clk_old_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  prima3/matrix_reg[1][0]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y57          FDRE (Setup_fdre_C_CE)      -0.205    15.045    prima3/matrix_reg[1][0]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -17.356    
  -------------------------------------------------------------------
                         slack                                 -2.311    

Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 prima3/smoller_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prima3/matrix_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.030ns  (logic 3.449ns (28.671%)  route 8.581ns (71.329%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.724     5.327    prima3/clk_old_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  prima3/smoller_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  prima3/smoller_reg[2][1]/Q
                         net (fo=2, routed)           0.825     6.670    prima3/smoller_reg[2]_6[1]
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.124     6.794 r  prima3/matrix[3][19]_i_38/O
                         net (fo=5, routed)           0.686     7.481    prima3/matrix[3][19]_i_38_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.605 f  prima3/matrix[3][18]_i_5/O
                         net (fo=3, routed)           0.585     8.190    prima3/matrix[3][18]_i_5_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.124     8.314 r  prima3/matrix[3][19]_i_40/O
                         net (fo=4, routed)           0.505     8.818    prima3/matrix[3][19]_i_40_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.124     8.942 r  prima3/matrix[3][19]_i_16/O
                         net (fo=16, routed)          0.205     9.147    prima3/matrix[3][19]_i_16_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I1_O)        0.124     9.271 f  prima3/matrix[1][3]_i_5/O
                         net (fo=2, routed)           0.820    10.092    prima3/matrix[1][3]_i_5_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.216 r  prima3/matrix[3][19]_i_17/O
                         net (fo=44, routed)          0.557    10.772    prima3/matrix[3][19]_i_17_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124    10.896 r  prima3/i[31]_i_12/O
                         net (fo=1, routed)           0.428    11.324    prima3/i[31]_i_12_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124    11.448 r  prima3/i[31]_i_9/O
                         net (fo=47, routed)          1.083    12.531    prima3/i[31]_i_9_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I1_O)        0.124    12.655 r  prima3/matrix[3][19]_i_93/O
                         net (fo=1, routed)           0.000    12.655    prima3/matrix[3][19]_i_93_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.205 r  prima3/matrix_reg[3][19]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.205    prima3/matrix_reg[3][19]_i_54_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.319 r  prima3/matrix_reg[3][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.319    prima3/matrix_reg[3][19]_i_20_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.433 r  prima3/matrix_reg[3][19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.433    prima3/matrix_reg[3][19]_i_61_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.672 f  prima3/matrix_reg[3][19]_i_60/O[2]
                         net (fo=1, routed)           0.643    14.316    prima3/matrix_reg[3][19]_i_60_n_5
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.302    14.618 f  prima3/matrix[3][19]_i_49/O
                         net (fo=1, routed)           0.299    14.917    prima3/matrix[3][19]_i_49_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124    15.041 f  prima3/matrix[3][19]_i_18/O
                         net (fo=1, routed)           0.433    15.474    prima3/matrix[3][19]_i_18_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.124    15.598 f  prima3/matrix[3][19]_i_10/O
                         net (fo=12, routed)          0.500    16.098    prima3/matrix[3][19]_i_10_n_0
    SLICE_X1Y59          LUT4 (Prop_lut4_I0_O)        0.124    16.222 f  prima3/matrix[3][3]_i_3/O
                         net (fo=18, routed)          0.528    16.750    prima3/matrix[3][3]_i_3_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I3_O)        0.124    16.874 r  prima3/matrix[1][3]_i_1/O
                         net (fo=4, routed)           0.482    17.356    prima3/matrix[1][3]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  prima3/matrix_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.604    15.027    prima3/clk_old_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  prima3/matrix_reg[1][1]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y57          FDRE (Setup_fdre_C_CE)      -0.205    15.045    prima3/matrix_reg[1][1]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -17.356    
  -------------------------------------------------------------------
                         slack                                 -2.311    

Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 prima3/smoller_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prima3/matrix_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.030ns  (logic 3.449ns (28.671%)  route 8.581ns (71.329%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.724     5.327    prima3/clk_old_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  prima3/smoller_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  prima3/smoller_reg[2][1]/Q
                         net (fo=2, routed)           0.825     6.670    prima3/smoller_reg[2]_6[1]
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.124     6.794 r  prima3/matrix[3][19]_i_38/O
                         net (fo=5, routed)           0.686     7.481    prima3/matrix[3][19]_i_38_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.605 f  prima3/matrix[3][18]_i_5/O
                         net (fo=3, routed)           0.585     8.190    prima3/matrix[3][18]_i_5_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.124     8.314 r  prima3/matrix[3][19]_i_40/O
                         net (fo=4, routed)           0.505     8.818    prima3/matrix[3][19]_i_40_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.124     8.942 r  prima3/matrix[3][19]_i_16/O
                         net (fo=16, routed)          0.205     9.147    prima3/matrix[3][19]_i_16_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I1_O)        0.124     9.271 f  prima3/matrix[1][3]_i_5/O
                         net (fo=2, routed)           0.820    10.092    prima3/matrix[1][3]_i_5_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.216 r  prima3/matrix[3][19]_i_17/O
                         net (fo=44, routed)          0.557    10.772    prima3/matrix[3][19]_i_17_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124    10.896 r  prima3/i[31]_i_12/O
                         net (fo=1, routed)           0.428    11.324    prima3/i[31]_i_12_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124    11.448 r  prima3/i[31]_i_9/O
                         net (fo=47, routed)          1.083    12.531    prima3/i[31]_i_9_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I1_O)        0.124    12.655 r  prima3/matrix[3][19]_i_93/O
                         net (fo=1, routed)           0.000    12.655    prima3/matrix[3][19]_i_93_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.205 r  prima3/matrix_reg[3][19]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.205    prima3/matrix_reg[3][19]_i_54_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.319 r  prima3/matrix_reg[3][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.319    prima3/matrix_reg[3][19]_i_20_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.433 r  prima3/matrix_reg[3][19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.433    prima3/matrix_reg[3][19]_i_61_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.672 f  prima3/matrix_reg[3][19]_i_60/O[2]
                         net (fo=1, routed)           0.643    14.316    prima3/matrix_reg[3][19]_i_60_n_5
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.302    14.618 f  prima3/matrix[3][19]_i_49/O
                         net (fo=1, routed)           0.299    14.917    prima3/matrix[3][19]_i_49_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124    15.041 f  prima3/matrix[3][19]_i_18/O
                         net (fo=1, routed)           0.433    15.474    prima3/matrix[3][19]_i_18_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.124    15.598 f  prima3/matrix[3][19]_i_10/O
                         net (fo=12, routed)          0.500    16.098    prima3/matrix[3][19]_i_10_n_0
    SLICE_X1Y59          LUT4 (Prop_lut4_I0_O)        0.124    16.222 f  prima3/matrix[3][3]_i_3/O
                         net (fo=18, routed)          0.528    16.750    prima3/matrix[3][3]_i_3_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I3_O)        0.124    16.874 r  prima3/matrix[1][3]_i_1/O
                         net (fo=4, routed)           0.482    17.356    prima3/matrix[1][3]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  prima3/matrix_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.604    15.027    prima3/clk_old_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  prima3/matrix_reg[1][2]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y57          FDRE (Setup_fdre_C_CE)      -0.205    15.045    prima3/matrix_reg[1][2]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -17.356    
  -------------------------------------------------------------------
                         slack                                 -2.311    

Slack (VIOLATED) :        -2.307ns  (required time - arrival time)
  Source:                 prima3/smoller_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prima3/matrix_reg[4][19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.036ns  (logic 3.449ns (28.656%)  route 8.587ns (71.344%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.724     5.327    prima3/clk_old_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  prima3/smoller_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  prima3/smoller_reg[2][1]/Q
                         net (fo=2, routed)           0.825     6.670    prima3/smoller_reg[2]_6[1]
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.124     6.794 r  prima3/matrix[3][19]_i_38/O
                         net (fo=5, routed)           0.686     7.481    prima3/matrix[3][19]_i_38_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.605 f  prima3/matrix[3][18]_i_5/O
                         net (fo=3, routed)           0.585     8.190    prima3/matrix[3][18]_i_5_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.124     8.314 r  prima3/matrix[3][19]_i_40/O
                         net (fo=4, routed)           0.505     8.818    prima3/matrix[3][19]_i_40_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.124     8.942 r  prima3/matrix[3][19]_i_16/O
                         net (fo=16, routed)          0.205     9.147    prima3/matrix[3][19]_i_16_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I1_O)        0.124     9.271 f  prima3/matrix[1][3]_i_5/O
                         net (fo=2, routed)           0.820    10.092    prima3/matrix[1][3]_i_5_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.216 r  prima3/matrix[3][19]_i_17/O
                         net (fo=44, routed)          0.557    10.772    prima3/matrix[3][19]_i_17_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124    10.896 r  prima3/i[31]_i_12/O
                         net (fo=1, routed)           0.428    11.324    prima3/i[31]_i_12_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124    11.448 r  prima3/i[31]_i_9/O
                         net (fo=47, routed)          1.083    12.531    prima3/i[31]_i_9_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I1_O)        0.124    12.655 r  prima3/matrix[3][19]_i_93/O
                         net (fo=1, routed)           0.000    12.655    prima3/matrix[3][19]_i_93_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.205 r  prima3/matrix_reg[3][19]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.205    prima3/matrix_reg[3][19]_i_54_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.319 r  prima3/matrix_reg[3][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.319    prima3/matrix_reg[3][19]_i_20_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.433 r  prima3/matrix_reg[3][19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.433    prima3/matrix_reg[3][19]_i_61_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.672 f  prima3/matrix_reg[3][19]_i_60/O[2]
                         net (fo=1, routed)           0.643    14.316    prima3/matrix_reg[3][19]_i_60_n_5
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.302    14.618 f  prima3/matrix[3][19]_i_49/O
                         net (fo=1, routed)           0.299    14.917    prima3/matrix[3][19]_i_49_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124    15.041 f  prima3/matrix[3][19]_i_18/O
                         net (fo=1, routed)           0.433    15.474    prima3/matrix[3][19]_i_18_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.124    15.598 f  prima3/matrix[3][19]_i_10/O
                         net (fo=12, routed)          0.352    15.950    prima3/matrix[3][19]_i_10_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.124    16.074 f  prima3/matrix[3][19]_i_3/O
                         net (fo=25, routed)          0.691    16.765    prima3/matrix[3][19]_i_3_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I4_O)        0.124    16.889 r  prima3/matrix[4][19]_i_1/O
                         net (fo=4, routed)           0.474    17.362    prima3/matrix[4][19]_i_1_n_0
    SLICE_X7Y65          FDRE                                         r  prima3/matrix_reg[4][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.597    15.020    prima3/clk_old_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  prima3/matrix_reg[4][19]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X7Y65          FDRE (Setup_fdre_C_CE)      -0.205    15.055    prima3/matrix_reg[4][19]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -17.362    
  -------------------------------------------------------------------
                         slack                                 -2.307    

Slack (VIOLATED) :        -2.190ns  (required time - arrival time)
  Source:                 prima3/smoller_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prima3/matrix_reg[4][10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.862ns  (logic 3.449ns (29.076%)  route 8.413ns (70.924%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.724     5.327    prima3/clk_old_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  prima3/smoller_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  prima3/smoller_reg[2][1]/Q
                         net (fo=2, routed)           0.825     6.670    prima3/smoller_reg[2]_6[1]
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.124     6.794 r  prima3/matrix[3][19]_i_38/O
                         net (fo=5, routed)           0.686     7.481    prima3/matrix[3][19]_i_38_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.605 f  prima3/matrix[3][18]_i_5/O
                         net (fo=3, routed)           0.585     8.190    prima3/matrix[3][18]_i_5_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.124     8.314 r  prima3/matrix[3][19]_i_40/O
                         net (fo=4, routed)           0.505     8.818    prima3/matrix[3][19]_i_40_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.124     8.942 r  prima3/matrix[3][19]_i_16/O
                         net (fo=16, routed)          0.205     9.147    prima3/matrix[3][19]_i_16_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I1_O)        0.124     9.271 f  prima3/matrix[1][3]_i_5/O
                         net (fo=2, routed)           0.820    10.092    prima3/matrix[1][3]_i_5_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.216 r  prima3/matrix[3][19]_i_17/O
                         net (fo=44, routed)          0.557    10.772    prima3/matrix[3][19]_i_17_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124    10.896 r  prima3/i[31]_i_12/O
                         net (fo=1, routed)           0.428    11.324    prima3/i[31]_i_12_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124    11.448 r  prima3/i[31]_i_9/O
                         net (fo=47, routed)          1.083    12.531    prima3/i[31]_i_9_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I1_O)        0.124    12.655 r  prima3/matrix[3][19]_i_93/O
                         net (fo=1, routed)           0.000    12.655    prima3/matrix[3][19]_i_93_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.205 r  prima3/matrix_reg[3][19]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.205    prima3/matrix_reg[3][19]_i_54_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.319 r  prima3/matrix_reg[3][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.319    prima3/matrix_reg[3][19]_i_20_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.433 r  prima3/matrix_reg[3][19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.433    prima3/matrix_reg[3][19]_i_61_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.672 f  prima3/matrix_reg[3][19]_i_60/O[2]
                         net (fo=1, routed)           0.643    14.316    prima3/matrix_reg[3][19]_i_60_n_5
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.302    14.618 f  prima3/matrix[3][19]_i_49/O
                         net (fo=1, routed)           0.299    14.917    prima3/matrix[3][19]_i_49_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124    15.041 f  prima3/matrix[3][19]_i_18/O
                         net (fo=1, routed)           0.433    15.474    prima3/matrix[3][19]_i_18_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.124    15.598 f  prima3/matrix[3][19]_i_10/O
                         net (fo=12, routed)          0.347    15.945    prima3/matrix[3][19]_i_10_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.124    16.069 f  prima3/matrix[3][11]_i_4/O
                         net (fo=25, routed)          0.566    16.635    prima3/matrix[3][11]_i_4_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I4_O)        0.124    16.759 r  prima3/matrix[4][11]_i_1/O
                         net (fo=4, routed)           0.430    17.189    prima3/matrix[4][11]_i_1_n_0
    SLICE_X8Y61          FDRE                                         r  prima3/matrix_reg[4][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.521    14.944    prima3/clk_old_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  prima3/matrix_reg[4][10]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X8Y61          FDRE (Setup_fdre_C_CE)      -0.169    14.998    prima3/matrix_reg[4][10]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -17.189    
  -------------------------------------------------------------------
                         slack                                 -2.190    

Slack (VIOLATED) :        -2.190ns  (required time - arrival time)
  Source:                 prima3/smoller_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prima3/matrix_reg[4][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.862ns  (logic 3.449ns (29.076%)  route 8.413ns (70.924%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.724     5.327    prima3/clk_old_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  prima3/smoller_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  prima3/smoller_reg[2][1]/Q
                         net (fo=2, routed)           0.825     6.670    prima3/smoller_reg[2]_6[1]
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.124     6.794 r  prima3/matrix[3][19]_i_38/O
                         net (fo=5, routed)           0.686     7.481    prima3/matrix[3][19]_i_38_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.605 f  prima3/matrix[3][18]_i_5/O
                         net (fo=3, routed)           0.585     8.190    prima3/matrix[3][18]_i_5_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.124     8.314 r  prima3/matrix[3][19]_i_40/O
                         net (fo=4, routed)           0.505     8.818    prima3/matrix[3][19]_i_40_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.124     8.942 r  prima3/matrix[3][19]_i_16/O
                         net (fo=16, routed)          0.205     9.147    prima3/matrix[3][19]_i_16_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I1_O)        0.124     9.271 f  prima3/matrix[1][3]_i_5/O
                         net (fo=2, routed)           0.820    10.092    prima3/matrix[1][3]_i_5_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.216 r  prima3/matrix[3][19]_i_17/O
                         net (fo=44, routed)          0.557    10.772    prima3/matrix[3][19]_i_17_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124    10.896 r  prima3/i[31]_i_12/O
                         net (fo=1, routed)           0.428    11.324    prima3/i[31]_i_12_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124    11.448 r  prima3/i[31]_i_9/O
                         net (fo=47, routed)          1.083    12.531    prima3/i[31]_i_9_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I1_O)        0.124    12.655 r  prima3/matrix[3][19]_i_93/O
                         net (fo=1, routed)           0.000    12.655    prima3/matrix[3][19]_i_93_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.205 r  prima3/matrix_reg[3][19]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.205    prima3/matrix_reg[3][19]_i_54_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.319 r  prima3/matrix_reg[3][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.319    prima3/matrix_reg[3][19]_i_20_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.433 r  prima3/matrix_reg[3][19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.433    prima3/matrix_reg[3][19]_i_61_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.672 f  prima3/matrix_reg[3][19]_i_60/O[2]
                         net (fo=1, routed)           0.643    14.316    prima3/matrix_reg[3][19]_i_60_n_5
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.302    14.618 f  prima3/matrix[3][19]_i_49/O
                         net (fo=1, routed)           0.299    14.917    prima3/matrix[3][19]_i_49_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124    15.041 f  prima3/matrix[3][19]_i_18/O
                         net (fo=1, routed)           0.433    15.474    prima3/matrix[3][19]_i_18_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.124    15.598 f  prima3/matrix[3][19]_i_10/O
                         net (fo=12, routed)          0.347    15.945    prima3/matrix[3][19]_i_10_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.124    16.069 f  prima3/matrix[3][11]_i_4/O
                         net (fo=25, routed)          0.566    16.635    prima3/matrix[3][11]_i_4_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I4_O)        0.124    16.759 r  prima3/matrix[4][11]_i_1/O
                         net (fo=4, routed)           0.430    17.189    prima3/matrix[4][11]_i_1_n_0
    SLICE_X8Y61          FDRE                                         r  prima3/matrix_reg[4][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.521    14.944    prima3/clk_old_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  prima3/matrix_reg[4][11]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X8Y61          FDRE (Setup_fdre_C_CE)      -0.169    14.998    prima3/matrix_reg[4][11]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -17.189    
  -------------------------------------------------------------------
                         slack                                 -2.190    

Slack (VIOLATED) :        -2.190ns  (required time - arrival time)
  Source:                 prima3/smoller_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prima3/matrix_reg[4][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.862ns  (logic 3.449ns (29.076%)  route 8.413ns (70.924%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.724     5.327    prima3/clk_old_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  prima3/smoller_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  prima3/smoller_reg[2][1]/Q
                         net (fo=2, routed)           0.825     6.670    prima3/smoller_reg[2]_6[1]
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.124     6.794 r  prima3/matrix[3][19]_i_38/O
                         net (fo=5, routed)           0.686     7.481    prima3/matrix[3][19]_i_38_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.605 f  prima3/matrix[3][18]_i_5/O
                         net (fo=3, routed)           0.585     8.190    prima3/matrix[3][18]_i_5_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.124     8.314 r  prima3/matrix[3][19]_i_40/O
                         net (fo=4, routed)           0.505     8.818    prima3/matrix[3][19]_i_40_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.124     8.942 r  prima3/matrix[3][19]_i_16/O
                         net (fo=16, routed)          0.205     9.147    prima3/matrix[3][19]_i_16_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I1_O)        0.124     9.271 f  prima3/matrix[1][3]_i_5/O
                         net (fo=2, routed)           0.820    10.092    prima3/matrix[1][3]_i_5_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.216 r  prima3/matrix[3][19]_i_17/O
                         net (fo=44, routed)          0.557    10.772    prima3/matrix[3][19]_i_17_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124    10.896 r  prima3/i[31]_i_12/O
                         net (fo=1, routed)           0.428    11.324    prima3/i[31]_i_12_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124    11.448 r  prima3/i[31]_i_9/O
                         net (fo=47, routed)          1.083    12.531    prima3/i[31]_i_9_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I1_O)        0.124    12.655 r  prima3/matrix[3][19]_i_93/O
                         net (fo=1, routed)           0.000    12.655    prima3/matrix[3][19]_i_93_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.205 r  prima3/matrix_reg[3][19]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.205    prima3/matrix_reg[3][19]_i_54_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.319 r  prima3/matrix_reg[3][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.319    prima3/matrix_reg[3][19]_i_20_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.433 r  prima3/matrix_reg[3][19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.433    prima3/matrix_reg[3][19]_i_61_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.672 f  prima3/matrix_reg[3][19]_i_60/O[2]
                         net (fo=1, routed)           0.643    14.316    prima3/matrix_reg[3][19]_i_60_n_5
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.302    14.618 f  prima3/matrix[3][19]_i_49/O
                         net (fo=1, routed)           0.299    14.917    prima3/matrix[3][19]_i_49_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124    15.041 f  prima3/matrix[3][19]_i_18/O
                         net (fo=1, routed)           0.433    15.474    prima3/matrix[3][19]_i_18_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.124    15.598 f  prima3/matrix[3][19]_i_10/O
                         net (fo=12, routed)          0.347    15.945    prima3/matrix[3][19]_i_10_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.124    16.069 f  prima3/matrix[3][11]_i_4/O
                         net (fo=25, routed)          0.566    16.635    prima3/matrix[3][11]_i_4_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I4_O)        0.124    16.759 r  prima3/matrix[4][11]_i_1/O
                         net (fo=4, routed)           0.430    17.189    prima3/matrix[4][11]_i_1_n_0
    SLICE_X8Y61          FDRE                                         r  prima3/matrix_reg[4][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.521    14.944    prima3/clk_old_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  prima3/matrix_reg[4][8]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X8Y61          FDRE (Setup_fdre_C_CE)      -0.169    14.998    prima3/matrix_reg[4][8]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -17.189    
  -------------------------------------------------------------------
                         slack                                 -2.190    

Slack (VIOLATED) :        -2.189ns  (required time - arrival time)
  Source:                 prima3/smoller_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prima3/matrix_reg[4][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.923ns  (logic 3.449ns (28.927%)  route 8.474ns (71.073%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.724     5.327    prima3/clk_old_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  prima3/smoller_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  prima3/smoller_reg[2][1]/Q
                         net (fo=2, routed)           0.825     6.670    prima3/smoller_reg[2]_6[1]
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.124     6.794 r  prima3/matrix[3][19]_i_38/O
                         net (fo=5, routed)           0.686     7.481    prima3/matrix[3][19]_i_38_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.605 f  prima3/matrix[3][18]_i_5/O
                         net (fo=3, routed)           0.585     8.190    prima3/matrix[3][18]_i_5_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.124     8.314 r  prima3/matrix[3][19]_i_40/O
                         net (fo=4, routed)           0.505     8.818    prima3/matrix[3][19]_i_40_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.124     8.942 r  prima3/matrix[3][19]_i_16/O
                         net (fo=16, routed)          0.205     9.147    prima3/matrix[3][19]_i_16_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I1_O)        0.124     9.271 f  prima3/matrix[1][3]_i_5/O
                         net (fo=2, routed)           0.820    10.092    prima3/matrix[1][3]_i_5_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.216 r  prima3/matrix[3][19]_i_17/O
                         net (fo=44, routed)          0.557    10.772    prima3/matrix[3][19]_i_17_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124    10.896 r  prima3/i[31]_i_12/O
                         net (fo=1, routed)           0.428    11.324    prima3/i[31]_i_12_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124    11.448 r  prima3/i[31]_i_9/O
                         net (fo=47, routed)          1.083    12.531    prima3/i[31]_i_9_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I1_O)        0.124    12.655 r  prima3/matrix[3][19]_i_93/O
                         net (fo=1, routed)           0.000    12.655    prima3/matrix[3][19]_i_93_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.205 r  prima3/matrix_reg[3][19]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.205    prima3/matrix_reg[3][19]_i_54_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.319 r  prima3/matrix_reg[3][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.319    prima3/matrix_reg[3][19]_i_20_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.433 r  prima3/matrix_reg[3][19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.433    prima3/matrix_reg[3][19]_i_61_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.672 f  prima3/matrix_reg[3][19]_i_60/O[2]
                         net (fo=1, routed)           0.643    14.316    prima3/matrix_reg[3][19]_i_60_n_5
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.302    14.618 f  prima3/matrix[3][19]_i_49/O
                         net (fo=1, routed)           0.299    14.917    prima3/matrix[3][19]_i_49_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124    15.041 f  prima3/matrix[3][19]_i_18/O
                         net (fo=1, routed)           0.433    15.474    prima3/matrix[3][19]_i_18_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.124    15.598 f  prima3/matrix[3][19]_i_10/O
                         net (fo=12, routed)          0.500    16.098    prima3/matrix[3][19]_i_10_n_0
    SLICE_X1Y59          LUT4 (Prop_lut4_I0_O)        0.124    16.222 f  prima3/matrix[3][3]_i_3/O
                         net (fo=18, routed)          0.363    16.586    prima3/matrix[3][3]_i_3_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124    16.710 r  prima3/matrix[4][3]_i_1/O
                         net (fo=4, routed)           0.540    17.250    prima3/matrix[4][3]_i_1_n_0
    SLICE_X4Y57          FDRE                                         r  prima3/matrix_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.602    15.025    prima3/clk_old_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  prima3/matrix_reg[4][2]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y57          FDRE (Setup_fdre_C_CE)      -0.205    15.060    prima3/matrix_reg[4][2]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -17.250    
  -------------------------------------------------------------------
                         slack                                 -2.189    

Slack (VIOLATED) :        -2.187ns  (required time - arrival time)
  Source:                 prima3/smoller_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prima3/matrix_reg[4][9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.917ns  (logic 3.449ns (28.942%)  route 8.468ns (71.058%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.724     5.327    prima3/clk_old_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  prima3/smoller_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  prima3/smoller_reg[2][1]/Q
                         net (fo=2, routed)           0.825     6.670    prima3/smoller_reg[2]_6[1]
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.124     6.794 r  prima3/matrix[3][19]_i_38/O
                         net (fo=5, routed)           0.686     7.481    prima3/matrix[3][19]_i_38_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.605 f  prima3/matrix[3][18]_i_5/O
                         net (fo=3, routed)           0.585     8.190    prima3/matrix[3][18]_i_5_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.124     8.314 r  prima3/matrix[3][19]_i_40/O
                         net (fo=4, routed)           0.505     8.818    prima3/matrix[3][19]_i_40_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.124     8.942 r  prima3/matrix[3][19]_i_16/O
                         net (fo=16, routed)          0.205     9.147    prima3/matrix[3][19]_i_16_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I1_O)        0.124     9.271 f  prima3/matrix[1][3]_i_5/O
                         net (fo=2, routed)           0.820    10.092    prima3/matrix[1][3]_i_5_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.216 r  prima3/matrix[3][19]_i_17/O
                         net (fo=44, routed)          0.557    10.772    prima3/matrix[3][19]_i_17_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124    10.896 r  prima3/i[31]_i_12/O
                         net (fo=1, routed)           0.428    11.324    prima3/i[31]_i_12_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124    11.448 r  prima3/i[31]_i_9/O
                         net (fo=47, routed)          1.083    12.531    prima3/i[31]_i_9_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I1_O)        0.124    12.655 r  prima3/matrix[3][19]_i_93/O
                         net (fo=1, routed)           0.000    12.655    prima3/matrix[3][19]_i_93_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.205 r  prima3/matrix_reg[3][19]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.205    prima3/matrix_reg[3][19]_i_54_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.319 r  prima3/matrix_reg[3][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.319    prima3/matrix_reg[3][19]_i_20_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.433 r  prima3/matrix_reg[3][19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.433    prima3/matrix_reg[3][19]_i_61_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.672 f  prima3/matrix_reg[3][19]_i_60/O[2]
                         net (fo=1, routed)           0.643    14.316    prima3/matrix_reg[3][19]_i_60_n_5
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.302    14.618 f  prima3/matrix[3][19]_i_49/O
                         net (fo=1, routed)           0.299    14.917    prima3/matrix[3][19]_i_49_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124    15.041 f  prima3/matrix[3][19]_i_18/O
                         net (fo=1, routed)           0.433    15.474    prima3/matrix[3][19]_i_18_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.124    15.598 f  prima3/matrix[3][19]_i_10/O
                         net (fo=12, routed)          0.347    15.945    prima3/matrix[3][19]_i_10_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.124    16.069 f  prima3/matrix[3][11]_i_4/O
                         net (fo=25, routed)          0.566    16.635    prima3/matrix[3][11]_i_4_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I4_O)        0.124    16.759 r  prima3/matrix[4][11]_i_1/O
                         net (fo=4, routed)           0.485    17.244    prima3/matrix[4][11]_i_1_n_0
    SLICE_X7Y64          FDRE                                         r  prima3/matrix_reg[4][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.598    15.021    prima3/clk_old_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  prima3/matrix_reg[4][9]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y64          FDRE (Setup_fdre_C_CE)      -0.205    15.056    prima3/matrix_reg[4][9]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -17.244    
  -------------------------------------------------------------------
                         slack                                 -2.187    

Slack (VIOLATED) :        -2.182ns  (required time - arrival time)
  Source:                 prima3/smoller_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prima3/matrix_reg[3][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.915ns  (logic 3.449ns (28.946%)  route 8.466ns (71.054%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.724     5.327    prima3/clk_old_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  prima3/smoller_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  prima3/smoller_reg[2][1]/Q
                         net (fo=2, routed)           0.825     6.670    prima3/smoller_reg[2]_6[1]
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.124     6.794 r  prima3/matrix[3][19]_i_38/O
                         net (fo=5, routed)           0.686     7.481    prima3/matrix[3][19]_i_38_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.605 f  prima3/matrix[3][18]_i_5/O
                         net (fo=3, routed)           0.585     8.190    prima3/matrix[3][18]_i_5_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.124     8.314 r  prima3/matrix[3][19]_i_40/O
                         net (fo=4, routed)           0.505     8.818    prima3/matrix[3][19]_i_40_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.124     8.942 r  prima3/matrix[3][19]_i_16/O
                         net (fo=16, routed)          0.205     9.147    prima3/matrix[3][19]_i_16_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I1_O)        0.124     9.271 f  prima3/matrix[1][3]_i_5/O
                         net (fo=2, routed)           0.820    10.092    prima3/matrix[1][3]_i_5_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.216 r  prima3/matrix[3][19]_i_17/O
                         net (fo=44, routed)          0.557    10.772    prima3/matrix[3][19]_i_17_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124    10.896 r  prima3/i[31]_i_12/O
                         net (fo=1, routed)           0.428    11.324    prima3/i[31]_i_12_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124    11.448 r  prima3/i[31]_i_9/O
                         net (fo=47, routed)          1.083    12.531    prima3/i[31]_i_9_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I1_O)        0.124    12.655 r  prima3/matrix[3][19]_i_93/O
                         net (fo=1, routed)           0.000    12.655    prima3/matrix[3][19]_i_93_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.205 r  prima3/matrix_reg[3][19]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.205    prima3/matrix_reg[3][19]_i_54_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.319 r  prima3/matrix_reg[3][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.319    prima3/matrix_reg[3][19]_i_20_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.433 r  prima3/matrix_reg[3][19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.433    prima3/matrix_reg[3][19]_i_61_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.672 f  prima3/matrix_reg[3][19]_i_60/O[2]
                         net (fo=1, routed)           0.643    14.316    prima3/matrix_reg[3][19]_i_60_n_5
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.302    14.618 f  prima3/matrix[3][19]_i_49/O
                         net (fo=1, routed)           0.299    14.917    prima3/matrix[3][19]_i_49_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124    15.041 f  prima3/matrix[3][19]_i_18/O
                         net (fo=1, routed)           0.433    15.474    prima3/matrix[3][19]_i_18_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.124    15.598 f  prima3/matrix[3][19]_i_10/O
                         net (fo=12, routed)          0.500    16.098    prima3/matrix[3][19]_i_10_n_0
    SLICE_X1Y59          LUT4 (Prop_lut4_I0_O)        0.124    16.222 f  prima3/matrix[3][3]_i_3/O
                         net (fo=18, routed)          0.388    16.610    prima3/matrix[3][3]_i_3_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I2_O)        0.124    16.734 r  prima3/matrix[3][3]_i_1/O
                         net (fo=4, routed)           0.508    17.242    prima3/matrix[3][3]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  prima3/matrix_reg[3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.602    15.025    prima3/clk_old_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  prima3/matrix_reg[3][3]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y58          FDRE (Setup_fdre_C_CE)      -0.205    15.060    prima3/matrix_reg[3][3]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -17.242    
  -------------------------------------------------------------------
                         slack                                 -2.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 prima3/matrix_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prima3/RES_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.162%)  route 0.127ns (37.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.574     1.493    prima3/clk_old_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  prima3/matrix_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  prima3/matrix_reg[4][5]/Q
                         net (fo=6, routed)           0.127     1.785    prima3/matrix_reg_n_0_[4][5]
    SLICE_X10Y59         LUT4 (Prop_lut4_I1_O)        0.045     1.830 r  prima3/RES[5]_i_1/O
                         net (fo=1, routed)           0.000     1.830    prima3/RES[5]_i_1_n_0
    SLICE_X10Y59         FDRE                                         r  prima3/RES_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.845     2.010    prima3/clk_old_IBUF_BUFG
    SLICE_X10Y59         FDRE                                         r  prima3/RES_reg[5]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.121     1.651    prima3/RES_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 prima3/matrix_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prima3/RES_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.484%)  route 0.161ns (43.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.574     1.493    prima3/clk_old_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  prima3/matrix_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  prima3/matrix_reg[4][7]/Q
                         net (fo=5, routed)           0.161     1.818    prima3/matrix_reg_n_0_[4][7]
    SLICE_X10Y59         LUT4 (Prop_lut4_I1_O)        0.045     1.863 r  prima3/RES[7]_i_1/O
                         net (fo=1, routed)           0.000     1.863    prima3/RES[7]_i_1_n_0
    SLICE_X10Y59         FDRE                                         r  prima3/RES_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.845     2.010    prima3/clk_old_IBUF_BUFG
    SLICE_X10Y59         FDRE                                         r  prima3/RES_reg[7]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.121     1.651    prima3/RES_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 memory_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.328%)  route 0.143ns (40.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.571     1.490    clk_old_IBUF_BUFG
    SLICE_X12Y63         FDRE                                         r  memory_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  memory_reg[18]/Q
                         net (fo=2, routed)           0.143     1.798    rec_uart/data4[2]
    SLICE_X14Y63         LUT5 (Prop_lut5_I0_O)        0.045     1.843 r  rec_uart/memory[26]_i_1/O
                         net (fo=1, routed)           0.000     1.843    rec_uart_n_16
    SLICE_X14Y63         FDRE                                         r  memory_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.841     2.006    clk_old_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  memory_reg[26]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X14Y63         FDRE (Hold_fdre_C_D)         0.120     1.625    memory_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 memory_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.253%)  route 0.116ns (35.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.573     1.492    clk_old_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  memory_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  memory_reg[9]/Q
                         net (fo=2, routed)           0.116     1.773    prima3/data2[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  prima3/memory[17]_i_1/O
                         net (fo=1, routed)           0.000     1.818    prima3_n_19
    SLICE_X13Y62         FDRE                                         r  memory_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.842     2.007    clk_old_IBUF_BUFG
    SLICE_X13Y62         FDRE                                         r  memory_reg[17]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X13Y62         FDRE (Hold_fdre_C_D)         0.092     1.598    memory_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 memory_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.240%)  route 0.121ns (36.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.573     1.492    clk_old_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  memory_reg[3]/Q
                         net (fo=2, routed)           0.121     1.778    prima3/memory_reg[11]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.823 r  prima3/memory[11]_i_1/O
                         net (fo=1, routed)           0.000     1.823    prima3_n_13
    SLICE_X13Y62         FDRE                                         r  memory_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.842     2.007    clk_old_IBUF_BUFG
    SLICE_X13Y62         FDRE                                         r  memory_reg[11]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X13Y62         FDRE (Hold_fdre_C_D)         0.091     1.597    memory_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uart/read_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.341%)  route 0.183ns (49.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.574     1.493    uart/clk_old_IBUF_BUFG
    SLICE_X13Y58         FDRE                                         r  uart/read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  uart/read_reg/Q
                         net (fo=41, routed)          0.183     1.818    rec_uart/read_signal
    SLICE_X12Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.863 r  rec_uart/memory[3]_i_1/O
                         net (fo=1, routed)           0.000     1.863    rec_uart_n_6
    SLICE_X12Y60         FDRE                                         r  memory_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.844     2.009    clk_old_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  memory_reg[3]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X12Y60         FDRE (Hold_fdre_C_D)         0.121     1.629    memory_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart/read_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.069%)  route 0.185ns (49.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.574     1.493    uart/clk_old_IBUF_BUFG
    SLICE_X13Y58         FDRE                                         r  uart/read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  uart/read_reg/Q
                         net (fo=41, routed)          0.185     1.820    rec_uart/read_signal
    SLICE_X12Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.865 r  rec_uart/memory[1]_i_1/O
                         net (fo=1, routed)           0.000     1.865    rec_uart_n_4
    SLICE_X12Y60         FDRE                                         r  memory_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.844     2.009    clk_old_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  memory_reg[1]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X12Y60         FDRE (Hold_fdre_C_D)         0.120     1.628    memory_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 prima3/matrix_reg[4][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prima3/smoller_reg[4][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.717%)  route 0.196ns (51.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.600     1.519    prima3/clk_old_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  prima3/matrix_reg[4][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  prima3/matrix_reg[4][15]/Q
                         net (fo=11, routed)          0.196     1.856    prima3/matrix_reg_n_0_[4][15]
    SLICE_X6Y56          LUT6 (Prop_lut6_I1_O)        0.045     1.901 r  prima3/smoller[4][4]_i_1/O
                         net (fo=1, routed)           0.000     1.901    prima3/smoller[4][4]_i_1_n_0
    SLICE_X6Y56          FDSE                                         r  prima3/smoller_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.874     2.039    prima3/clk_old_IBUF_BUFG
    SLICE_X6Y56          FDSE                                         r  prima3/smoller_reg[4][4]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y56          FDSE (Hold_fdse_C_D)         0.121     1.659    prima3/smoller_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 uart/fsmData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fsmData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.597%)  route 0.198ns (58.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.574     1.493    uart/clk_old_IBUF_BUFG
    SLICE_X13Y59         FDRE                                         r  uart/fsmData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  uart/fsmData_reg[3]/Q
                         net (fo=2, routed)           0.198     1.832    uart/fsmData_reg[19]_0[3]
    SLICE_X8Y60          FDRE                                         r  uart/fsmData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.844     2.009    uart/clk_old_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  uart/fsmData_reg[7]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X8Y60          FDRE (Hold_fdre_C_D)         0.059     1.588    uart/fsmData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 rec_uart/R_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/read_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.505%)  route 0.353ns (65.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.642     1.562    rec_uart/clk_old_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  rec_uart/R_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  rec_uart/R_O_reg/Q
                         net (fo=38, routed)          0.353     2.056    rec_uart/recR_O
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.045     2.101 r  rec_uart/read_i_1/O
                         net (fo=1, routed)           0.000     2.101    uart/read_reg_0
    SLICE_X13Y58         FDRE                                         r  uart/read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.845     2.010    uart/clk_old_IBUF_BUFG
    SLICE_X13Y58         FDRE                                         r  uart/read_reg/C
                         clock pessimism             -0.250     1.759    
    SLICE_X13Y58         FDRE (Hold_fdre_C_D)         0.092     1.851    uart/read_reg
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_old }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_old_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y65    an_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y65    an_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y65    an_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y65    an_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y65    an_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y61    memory_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y61    memory_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y60    memory_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y63    memory_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y53    rec_uart/received_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y58    uart/fsmData_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y57    prima3/RES_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y57     prima3/RES_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y58    uart/fsmData_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y58    uart/fsmData_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y57     uart/fsmData_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58     prima3/RES_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y57    prima3/RES_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y58    uart/read_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     prima3/matrix_reg[1][16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     prima3/matrix_reg[1][17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     prima3/matrix_reg[1][18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     prima3/matrix_reg[1][19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     prima3/matrix_reg[4][16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     prima3/matrix_reg[4][17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     prima3/matrix_reg[4][18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y65     prima3/matrix_reg[4][19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y67    div26/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65     prima3/i_reg[21]/C



