digraph "CFG for 'safe_rshift_func_int16_t_s_s' function" {
	label="CFG for 'safe_rshift_func_int16_t_s_s' function";

	Node0xa978e38 [shape=record,label="{entry:\l  %left.addr = alloca i16, align 2\l  %right.addr = alloca i32, align 4\l  store i16 %left, i16* %left.addr, align 2\l  store i32 %right, i32* %right.addr, align 4\l  %0 = load i16* %left.addr, align 2\l  %conv = sext i16 %0 to i32\l  %cmp = icmp slt i32 %conv, 0\l  br i1 %cmp, label %cond.true, label %lor.lhs.false\l|{<s0>T|<s1>F}}"];
	Node0xa978e38:s0 -> Node0xa978ec8;
	Node0xa978e38:s1 -> Node0xa978e68;
	Node0xa978e68 [shape=record,label="{lor.lhs.false:                                    \l  %1 = load i32* %right.addr, align 4\l  %cmp2 = icmp slt i32 %1, 0\l  br i1 %cmp2, label %cond.true, label %lor.lhs.false4\l|{<s0>T|<s1>F}}"];
	Node0xa978e68:s0 -> Node0xa978ec8;
	Node0xa978e68:s1 -> Node0xa978e98;
	Node0xa978e98 [shape=record,label="{lor.lhs.false4:                                   \l  %2 = load i32* %right.addr, align 4\l  %cmp5 = icmp sge i32 %2, 32\l  br i1 %cmp5, label %cond.true, label %cond.false\l|{<s0>T|<s1>F}}"];
	Node0xa978e98:s0 -> Node0xa978ec8;
	Node0xa978e98:s1 -> Node0xa978ef8;
	Node0xa978ec8 [shape=record,label="{cond.true:                                        \l  %3 = load i16* %left.addr, align 2\l  %conv7 = sext i16 %3 to i32\l  br label %cond.end\l}"];
	Node0xa978ec8 -> Node0xa978f28;
	Node0xa978ef8 [shape=record,label="{cond.false:                                       \l  %4 = load i16* %left.addr, align 2\l  %conv8 = sext i16 %4 to i32\l  %5 = load i32* %right.addr, align 4\l  %shr = ashr i32 %conv8, %5\l  br label %cond.end\l}"];
	Node0xa978ef8 -> Node0xa978f28;
	Node0xa978f28 [shape=record,label="{cond.end:                                         \l  %cond = phi i32 [ %conv7, %cond.true ], [ %shr, %cond.false ]\l  %conv9 = trunc i32 %cond to i16\l  ret i16 %conv9\l}"];
}
