/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [19:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_1z ? celloutsig_0_2z : celloutsig_0_1z;
  assign celloutsig_0_6z = celloutsig_0_0z[0] ? celloutsig_0_0z[7] : in_data[20];
  assign celloutsig_0_1z = in_data[68] ? celloutsig_0_0z[11] : in_data[60];
  assign celloutsig_1_15z = celloutsig_1_10z ? celloutsig_1_8z : celloutsig_1_13z;
  assign celloutsig_0_8z = { celloutsig_0_4z[12:10], celloutsig_0_6z, celloutsig_0_2z } >= celloutsig_0_4z[15:11];
  assign celloutsig_1_9z = { in_data[168:167], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z } >= { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_13z = { in_data[174], celloutsig_1_12z, celloutsig_1_10z } >= { celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_0_2z = in_data[56:51] >= { celloutsig_0_0z[14:10], celloutsig_0_1z };
  assign celloutsig_1_4z = { celloutsig_1_3z[3:1], celloutsig_1_1z, celloutsig_1_1z } < { celloutsig_1_3z[3:1], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_3z[3:2], celloutsig_1_1z } < { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z } < { in_data[130:127], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[57:43] % { 1'h1, in_data[84:71] };
  assign celloutsig_0_9z = celloutsig_0_4z[11:0] % { 1'h1, celloutsig_0_4z[18:10], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_5z = | { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, in_data[112:99] };
  assign celloutsig_1_6z = | { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, in_data[149:147] };
  assign celloutsig_1_11z = | { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, in_data[112:99] };
  assign celloutsig_1_19z = | in_data[186:172];
  assign celloutsig_1_3z = in_data[148:145] >> in_data[171:168];
  assign celloutsig_1_0z = ~((in_data[169] & in_data[114]) | in_data[138]);
  assign celloutsig_1_1z = ~((in_data[188] & in_data[152]) | celloutsig_1_0z);
  assign celloutsig_1_8z = ~((celloutsig_1_1z & celloutsig_1_1z) | in_data[140]);
  assign celloutsig_1_12z = ~((celloutsig_1_11z & celloutsig_1_11z) | celloutsig_1_0z);
  assign celloutsig_1_18z = ~((celloutsig_1_15z & celloutsig_1_6z) | in_data[104]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_4z = 20'h00000;
    else if (clkin_data[0]) celloutsig_0_4z = { in_data[69:54], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
