DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "hsio"
unitName "pkg_hsio_globals"
)
]
libraryRefs [
"ieee"
"utils"
"hsio"
]
)
version "25.1"
appVersion "2012.1 (Build 6)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 148,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 53,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 10,0
)
)
uid 127,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 10
suid 20,0
)
)
uid 147,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 2
suid 70,0
)
)
uid 2203,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_noise_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 18
suid 110,0
)
)
uid 4963,0
)
*18 (LogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_l1r_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 17
suid 111,0
)
)
uid 4965,0
)
*19 (LogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_com_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 16
suid 112,0
)
)
uid 4967,0
)
*20 (LogPort
port (LogicalPort
decl (Decl
n "dat_pi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 4
suid 114,0
)
)
uid 4971,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "dat_ni"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 3
suid 115,0
)
)
uid 4973,0
)
*22 (LogPort
port (LogicalPort
m 1
decl (Decl
n "noise_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 22
suid 116,0
)
)
uid 5058,0
)
*23 (LogPort
port (LogicalPort
m 1
decl (Decl
n "l1r_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 20
suid 119,0
)
)
uid 5064,0
)
*24 (LogPort
port (LogicalPort
m 1
decl (Decl
n "l1r_no"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 19
suid 127,0
)
)
uid 5378,0
)
*25 (LogPort
port (LogicalPort
m 1
decl (Decl
n "noise_no"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 21
suid 128,0
)
)
uid 5380,0
)
*26 (LogPort
port (LogicalPort
m 1
decl (Decl
n "bco_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 13
suid 131,0
)
)
uid 5452,0
)
*27 (LogPort
port (LogicalPort
m 1
decl (Decl
n "bco_no"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 12
suid 132,0
)
)
uid 5454,0
)
*28 (LogPort
port (LogicalPort
m 1
decl (Decl
n "com_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 15
suid 133,0
)
)
uid 5499,0
)
*29 (LogPort
port (LogicalPort
m 1
decl (Decl
n "com_no"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 14
suid 134,0
)
)
uid 5501,0
)
*30 (LogPort
port (LogicalPort
decl (Decl
n "noise_i"
t "std_ulogic"
o 7
suid 135,0
)
)
uid 5536,0
)
*31 (LogPort
port (LogicalPort
decl (Decl
n "l1r_i"
t "std_logic"
o 6
suid 136,0
)
)
uid 5538,0
)
*32 (LogPort
port (LogicalPort
decl (Decl
n "rawcom_i"
t "std_logic"
o 8
suid 139,0
)
)
uid 5611,0
)
*33 (LogPort
port (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 9
suid 143,0
)
)
uid 5848,0
)
*34 (LogPort
port (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 5
suid 144,0
)
)
uid 6154,0
)
*35 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_strm_o"
t "std_logic_vector"
b "(47 downto 0)"
o 24
suid 145,0
)
)
uid 6156,0
)
*36 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_link_idelayed_o"
t "std_logic_vector"
b "(23 downto 0)"
o 23
suid 147,0
)
)
uid 6160,0
)
*37 (LogPort
port (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 11
suid 148,0
)
)
uid 6346,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 66,0
optionalChildren [
*38 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *39 (MRCItem
litem &1
pos 24
dimension 20
)
uid 68,0
optionalChildren [
*40 (MRCItem
litem &2
pos 0
dimension 20
uid 69,0
)
*41 (MRCItem
litem &3
pos 1
dimension 23
uid 70,0
)
*42 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 71,0
)
*43 (MRCItem
litem &14
pos 0
dimension 20
uid 126,0
)
*44 (MRCItem
litem &15
pos 1
dimension 20
uid 146,0
)
*45 (MRCItem
litem &16
pos 17
dimension 20
uid 2202,0
)
*46 (MRCItem
litem &17
pos 2
dimension 20
uid 4962,0
)
*47 (MRCItem
litem &18
pos 3
dimension 20
uid 4964,0
)
*48 (MRCItem
litem &19
pos 4
dimension 20
uid 4966,0
)
*49 (MRCItem
litem &20
pos 7
dimension 20
uid 4970,0
)
*50 (MRCItem
litem &21
pos 8
dimension 20
uid 4972,0
)
*51 (MRCItem
litem &22
pos 9
dimension 20
uid 5057,0
)
*52 (MRCItem
litem &23
pos 10
dimension 20
uid 5063,0
)
*53 (MRCItem
litem &24
pos 11
dimension 20
uid 5377,0
)
*54 (MRCItem
litem &25
pos 12
dimension 20
uid 5379,0
)
*55 (MRCItem
litem &26
pos 13
dimension 20
uid 5451,0
)
*56 (MRCItem
litem &27
pos 14
dimension 20
uid 5453,0
)
*57 (MRCItem
litem &28
pos 15
dimension 20
uid 5498,0
)
*58 (MRCItem
litem &29
pos 16
dimension 20
uid 5500,0
)
*59 (MRCItem
litem &30
pos 5
dimension 20
uid 5535,0
)
*60 (MRCItem
litem &31
pos 6
dimension 20
uid 5537,0
)
*61 (MRCItem
litem &32
pos 18
dimension 20
uid 5610,0
)
*62 (MRCItem
litem &33
pos 19
dimension 20
uid 5847,0
)
*63 (MRCItem
litem &34
pos 20
dimension 20
uid 6153,0
)
*64 (MRCItem
litem &35
pos 21
dimension 20
uid 6155,0
)
*65 (MRCItem
litem &36
pos 22
dimension 20
uid 6159,0
)
*66 (MRCItem
litem &37
pos 23
dimension 20
uid 6345,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 72,0
optionalChildren [
*67 (MRCItem
litem &5
pos 0
dimension 20
uid 73,0
)
*68 (MRCItem
litem &7
pos 1
dimension 50
uid 74,0
)
*69 (MRCItem
litem &8
pos 2
dimension 100
uid 75,0
)
*70 (MRCItem
litem &9
pos 3
dimension 50
uid 76,0
)
*71 (MRCItem
litem &10
pos 4
dimension 100
uid 77,0
)
*72 (MRCItem
litem &11
pos 5
dimension 100
uid 78,0
)
*73 (MRCItem
litem &12
pos 6
dimension 50
uid 79,0
)
*74 (MRCItem
litem &13
pos 7
dimension 80
uid 80,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 67,0
vaOverrides [
]
)
]
)
uid 52,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *75 (LEmptyRow
)
uid 82,0
optionalChildren [
*76 (RefLabelRowHdr
)
*77 (TitleRowHdr
)
*78 (FilterRowHdr
)
*79 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*80 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*81 (GroupColHdr
tm "GroupColHdrMgr"
)
*82 (NameColHdr
tm "GenericNameColHdrMgr"
)
*83 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*84 (InitColHdr
tm "GenericValueColHdrMgr"
)
*85 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*86 (EolColHdr
tm "GenericEolColHdrMgr"
)
*87 (LogGeneric
generic (GiElement
name "LINK_ID_MIN"
type "integer"
value "0"
)
uid 6319,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 94,0
optionalChildren [
*88 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *89 (MRCItem
litem &75
pos 1
dimension 20
)
uid 96,0
optionalChildren [
*90 (MRCItem
litem &76
pos 0
dimension 20
uid 97,0
)
*91 (MRCItem
litem &77
pos 1
dimension 23
uid 98,0
)
*92 (MRCItem
litem &78
pos 2
hidden 1
dimension 20
uid 99,0
)
*93 (MRCItem
litem &87
pos 0
dimension 20
uid 6320,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 100,0
optionalChildren [
*94 (MRCItem
litem &79
pos 0
dimension 20
uid 101,0
)
*95 (MRCItem
litem &81
pos 1
dimension 50
uid 102,0
)
*96 (MRCItem
litem &82
pos 2
dimension 100
uid 103,0
)
*97 (MRCItem
litem &83
pos 3
dimension 100
uid 104,0
)
*98 (MRCItem
litem &84
pos 4
dimension 50
uid 105,0
)
*99 (MRCItem
litem &85
pos 5
dimension 50
uid 106,0
)
*100 (MRCItem
litem &86
pos 6
dimension 80
uid 107,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 95,0
vaOverrides [
]
)
]
)
uid 81,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_st/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_st/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_st"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_st"
)
(vvPair
variable "date"
value "11/15/13"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "15"
)
(vvPair
variable "entity_name"
value "dio_ibeos_st"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "dio_ibeos_st"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_st/symbol.sb"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_st/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "15:49:47"
)
(vvPair
variable "unit"
value "dio_ibeos_st"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 51,0
optionalChildren [
*101 (SymbolBody
uid 8,0
optionalChildren [
*102 (CptPort
uid 199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,28625,17000,29375"
)
tg (CPTG
uid 201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 202,0
va (VaSet
)
xt "18000,28500,19000,29500"
st "clk"
blo "18000,29300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 203,0
va (VaSet
)
xt "44000,2000,54900,3000"
st "clk                : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 10,0
)
)
)
*103 (CptPort
uid 249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,29625,17000,30375"
)
tg (CPTG
uid 251,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 252,0
va (VaSet
)
xt "18000,29500,19000,30500"
st "rst"
blo "18000,30300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 253,0
va (VaSet
)
xt "44000,15000,54900,16000"
st "rst                : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 10
suid 20,0
)
)
)
*104 (CptPort
uid 2204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2205,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,39625,17000,40375"
)
tg (CPTG
uid 2206,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2207,0
va (VaSet
)
xt "18000,39500,20200,40500"
st "com_i"
blo "18000,40300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2208,0
va (VaSet
)
xt "44000,3000,55700,4000"
st "com_i              : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 2
suid 70,0
)
)
)
*105 (CptPort
uid 5004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5005,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,44625,33750,45375"
)
tg (CPTG
uid 5006,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5007,0
va (VaSet
)
xt "26500,44500,32000,45500"
st "dbg_noise_o"
ju 2
blo "32000,45300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5008,0
va (VaSet
)
xt "44000,25000,57600,27000"
st "--dbg_sig_o  : out    std_logic;
dbg_noise_o        : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_noise_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 18
suid 110,0
)
)
)
*106 (CptPort
uid 5009,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5010,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,40625,33750,41375"
)
tg (CPTG
uid 5011,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5012,0
va (VaSet
)
xt "28000,40500,32000,41500"
st "dbg_l1r_o"
ju 2
blo "32000,41300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5013,0
va (VaSet
)
xt "44000,23000,57000,25000"
st "--dbg_sig_o  : out    std_logic;
dbg_l1r_o          : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_l1r_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 17
suid 111,0
)
)
)
*107 (CptPort
uid 5014,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5015,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,36625,33750,37375"
)
tg (CPTG
uid 5016,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5017,0
va (VaSet
)
xt "27500,36500,32000,37500"
st "dbg_com_o"
ju 2
blo "32000,37300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5018,0
va (VaSet
)
xt "44000,21000,57500,23000"
st "--dbg_sig_o  : out    std_logic;
dbg_com_o          : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_com_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 16
suid 112,0
)
)
)
*108 (CptPort
uid 5024,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5025,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,46625,33750,47375"
)
tg (CPTG
uid 5026,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5027,0
va (VaSet
)
xt "26200,46500,32000,47500"
st "dat_pi : (23:0)"
ju 2
blo "32000,47300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5028,0
va (VaSet
)
xt "44000,5000,79500,6000"
st "dat_pi             : in     std_logic_vector (23 DOWNTO 0) ; -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
)
thePort (LogicalPort
decl (Decl
n "dat_pi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 4
suid 114,0
)
)
)
*109 (CptPort
uid 5029,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5030,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,47625,33750,48375"
)
tg (CPTG
uid 5031,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5032,0
va (VaSet
)
xt "26200,47500,32000,48500"
st "dat_ni : (23:0)"
ju 2
blo "32000,48300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5033,0
va (VaSet
)
xt "44000,4000,79500,5000"
st "dat_ni             : in     std_logic_vector (23 DOWNTO 0) ; -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
)
thePort (LogicalPort
decl (Decl
n "dat_ni"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 3
suid 115,0
)
)
)
*110 (CptPort
uid 5073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5074,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,42625,33750,43375"
)
tg (CPTG
uid 5075,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5076,0
va (VaSet
)
xt "28500,42500,32000,43500"
st "noise_po"
ju 2
blo "32000,43300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5077,0
va (VaSet
)
xt "44000,30000,74200,31000"
st "noise_po           : out    std_logic  ; -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
)
thePort (LogicalPort
m 1
decl (Decl
n "noise_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 22
suid 116,0
)
)
)
*111 (CptPort
uid 5088,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5089,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,38625,33750,39375"
)
tg (CPTG
uid 5090,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5091,0
va (VaSet
)
xt "29500,38500,32000,39500"
st "l1r_po"
ju 2
blo "32000,39300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5092,0
va (VaSet
)
xt "44000,28000,71900,29000"
st "l1r_po             : out    std_logic  ; -- LONE (J32.9/J33.5) LONE_IN (J26.E3)"
)
thePort (LogicalPort
m 1
decl (Decl
n "l1r_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 20
suid 119,0
)
)
)
*112 (CptPort
uid 5391,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5392,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,39625,33750,40375"
)
tg (CPTG
uid 5393,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5394,0
va (VaSet
)
xt "29500,39500,32000,40500"
st "l1r_no"
ju 2
blo "32000,40300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5395,0
va (VaSet
)
xt "44000,27000,73500,28000"
st "l1r_no             : out    std_logic  ; -- LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
)
thePort (LogicalPort
m 1
decl (Decl
n "l1r_no"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 19
suid 127,0
)
)
)
*113 (CptPort
uid 5396,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5397,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,43625,33750,44375"
)
tg (CPTG
uid 5398,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5399,0
va (VaSet
)
xt "28500,43500,32000,44500"
st "noise_no"
ju 2
blo "32000,44300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5400,0
va (VaSet
)
xt "44000,29000,74800,30000"
st "noise_no           : out    std_logic  ; -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
)
thePort (LogicalPort
m 1
decl (Decl
n "noise_no"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 21
suid 128,0
)
)
)
*114 (CptPort
uid 5465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,31625,33750,32375"
)
tg (CPTG
uid 5467,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5468,0
va (VaSet
)
xt "29100,31500,32000,32500"
st "bco_po"
ju 2
blo "32000,32300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5469,0
va (VaSet
)
xt "44000,18000,74300,19000"
st "bco_po             : out    std_logic  ; -- HARDRESET (J32.5/J33.13) HRST (J26.A3)"
)
thePort (LogicalPort
m 1
decl (Decl
n "bco_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 13
suid 131,0
)
)
)
*115 (CptPort
uid 5470,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5471,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,32625,33750,33375"
)
tg (CPTG
uid 5472,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5473,0
va (VaSet
)
xt "29100,32500,32000,33500"
st "bco_no"
ju 2
blo "32000,33300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5474,0
va (VaSet
)
xt "44000,17000,75500,18000"
st "bco_no             : out    std_logic  ; -- HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
)
thePort (LogicalPort
m 1
decl (Decl
n "bco_no"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 12
suid 132,0
)
)
)
*116 (CptPort
uid 5502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5503,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,34625,33750,35375"
)
tg (CPTG
uid 5504,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5505,0
va (VaSet
)
xt "29000,34500,32000,35500"
st "com_po"
ju 2
blo "32000,35300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5506,0
va (VaSet
)
xt "44000,20000,74100,21000"
st "com_po             : out    std_logic  ; -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
)
thePort (LogicalPort
m 1
decl (Decl
n "com_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 15
suid 133,0
)
)
)
*117 (CptPort
uid 5507,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5508,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,35625,33750,36375"
)
tg (CPTG
uid 5509,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5510,0
va (VaSet
)
xt "29000,35500,32000,36500"
st "com_no"
ju 2
blo "32000,36300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5511,0
va (VaSet
)
xt "44000,19000,74700,20000"
st "com_no             : out    std_logic  ; -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
)
thePort (LogicalPort
m 1
decl (Decl
n "com_no"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 14
suid 134,0
)
)
)
*118 (CptPort
uid 5543,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5544,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,41625,17000,42375"
)
tg (CPTG
uid 5545,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5546,0
va (VaSet
)
xt "18000,41500,20700,42500"
st "noise_i"
blo "18000,42300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5547,0
va (VaSet
)
xt "44000,11000,56200,12000"
st "noise_i            : in     std_ulogic  ;"
)
thePort (LogicalPort
decl (Decl
n "noise_i"
t "std_ulogic"
o 7
suid 135,0
)
)
)
*119 (CptPort
uid 5548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5549,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,40625,17000,41375"
)
tg (CPTG
uid 5550,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5551,0
va (VaSet
)
xt "18000,40500,19700,41500"
st "l1r_i"
blo "18000,41300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5552,0
va (VaSet
)
xt "44000,10000,55200,11000"
st "l1r_i              : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "l1r_i"
t "std_logic"
o 6
suid 136,0
)
)
)
*120 (CptPort
uid 5612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5613,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,35625,17000,36375"
)
tg (CPTG
uid 5614,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5615,0
va (VaSet
)
xt "18000,35500,21500,36500"
st "rawcom_i"
blo "18000,36300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5616,0
va (VaSet
)
xt "44000,12000,56400,13000"
st "rawcom_i           : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "rawcom_i"
t "std_logic"
o 8
suid 139,0
)
)
)
*121 (CptPort
uid 5849,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5850,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,33625,17000,34375"
)
tg (CPTG
uid 5851,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5852,0
va (VaSet
)
xt "18000,33500,19200,34500"
st "reg"
blo "18000,34300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5853,0
va (VaSet
)
xt "44000,13000,55400,15000"
st "-- registers
reg                : in     t_reg_bus  ;"
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 9
suid 143,0
)
)
)
*122 (CptPort
uid 6161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6162,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,43625,17000,44375"
)
tg (CPTG
uid 6163,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6164,0
va (VaSet
)
xt "18000,43500,22700,44500"
st "idelay_ctl_i"
blo "18000,44300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6165,0
va (VaSet
)
xt "44000,6000,65100,10000"
st "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);
idelay_ctl_i       : in     t_idelay_ctl  ;"
)
thePort (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 5
suid 144,0
)
)
)
*123 (CptPort
uid 6166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6167,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,45625,17000,46375"
)
tg (CPTG
uid 6168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6169,0
va (VaSet
)
xt "18000,45500,25300,46500"
st "rx_strm_o : (47:0)"
blo "18000,46300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6170,0
va (VaSet
)
xt "44000,32000,64800,33000"
st "rx_strm_o          : out    std_logic_vector (47 downto 0)"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_strm_o"
t "std_logic_vector"
b "(47 downto 0)"
o 24
suid 145,0
)
)
)
*124 (CptPort
uid 6176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6177,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,48625,17000,49375"
)
tg (CPTG
uid 6178,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6179,0
va (VaSet
)
xt "18000,48500,28500,49500"
st "rx_link_idelayed_o : (23:0)"
blo "18000,49300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6180,0
va (VaSet
)
xt "44000,31000,66600,32000"
st "rx_link_idelayed_o : out    std_logic_vector (23 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_link_idelayed_o"
t "std_logic_vector"
b "(23 downto 0)"
o 23
suid 147,0
)
)
)
*125 (CptPort
uid 6347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6348,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,31625,17000,32375"
)
tg (CPTG
uid 6349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6350,0
va (VaSet
)
xt "18000,31500,22600,32500"
st "strobe40_i"
blo "18000,32300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6351,0
va (VaSet
)
xt "44000,16000,56600,17000"
st "strobe40_i         : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 11
suid 148,0
)
)
)
]
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "17000,28000,33000,50000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "helvetica,8,1"
)
xt "23850,28000,25550,29000"
st "hsio"
blo "23850,28800"
)
second (Text
uid 12,0
va (VaSet
font "helvetica,8,1"
)
xt "23850,29000,29550,30000"
st "dio_ibeos_st"
blo "23850,29800"
)
)
gi *126 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
)
xt "22000,19000,31600,22000"
st "Generic Declarations

LINK_ID_MIN integer 0  "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "LINK_ID_MIN"
type "integer"
value "0"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
*127 (Grouping
uid 16,0
optionalChildren [
*128 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "33000,63000,50000,64000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "33200,63000,43700,64000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*129 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "50000,59000,54000,60000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "50200,59000,53100,60000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*130 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "33000,61000,50000,62000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "33200,61000,43100,62000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*131 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "29000,61000,33000,62000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "29200,61000,30900,62000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*132 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "50000,60000,70000,64000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "50200,60200,59300,61200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*133 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,59000,70000,60000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "54200,59000,55800,60000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*134 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "29000,59000,50000,61000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "36050,59500,42950,60500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*135 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "29000,62000,33000,63000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "29200,62000,31200,63000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*136 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "29000,63000,33000,64000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "29200,63000,31900,64000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*137 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "33000,62000,50000,63000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "33200,62000,43200,63000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "29000,59000,70000,64000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *138 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
uid 49,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*140 (MLText
uid 50,0
va (VaSet
)
xt "0,900,12100,11900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;


library utils;
use utils.pkg_types.all;

library hsio;
use hsio.pkg_hsio_globals.all;"
tm "PackageList"
)
]
)
windowSize "-4,1,1604,1155"
viewArea "-1142,1646,84666,62610"
cachedDiagramExtent "0,0,79500,64000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1800,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3600,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,34000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,15000,26150,16000"
st "<library>"
blo "22850,15800"
)
second (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,16000,24950,17000"
st "<cell>"
blo "22850,16800"
)
)
gi *141 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "0,12000,8100,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1200,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *142 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,0,47500,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,1000,44400,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,33000,44100,34000"
st "User:"
blo "42000,33800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
)
xt "44000,34000,44000,34000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 6627,0
okToSyncOnLoad 1
OkToSyncGenericsOnLoad 1
activeModelName "Symbol"
)
