// Seed: 4199805222
module module_0 (
    output logic id_0,
    output id_1
    , id_11,
    input id_2,
    input id_3,
    input id_4,
    output id_5,
    output logic id_6,
    output logic id_7,
    output reg id_8,
    output id_9,
    output id_10
);
  logic id_12 = id_12;
  assign {1, 1, id_3} = 1 ? 1 : 1 - 1;
  logic id_13;
  logic id_14;
  logic id_15;
  logic id_16;
  logic id_17;
  always @(posedge 1) begin
    id_8 <= 1'd0;
  end
  type_27(
      {id_4, 1}, 1'b0 + 1, id_13, 1, id_14
  );
endmodule
