
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.974685                       # Number of seconds simulated
sim_ticks                                1974685273000                       # Number of ticks simulated
final_tick                               1974685273000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1032159                       # Simulator instruction rate (inst/s)
host_op_rate                                  1653457                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2188071485                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660260                       # Number of bytes of host memory used
host_seconds                                   902.48                       # Real time elapsed on the host
sim_insts                                   931499909                       # Number of instructions simulated
sim_ops                                    1492207792                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1974685273000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        10625344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10648128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       647104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          647104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           166021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              166377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10111                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10111                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              11538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            5380778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5392317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         11538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          327700                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               327700                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          327700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             11538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           5380778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5720016                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1974685273000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1974685273000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684109                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342491                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936609                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1974685273000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1974685273000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1422005636                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1974685273000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3949370546                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931499909                       # Number of instructions committed
system.cpu.committedOps                    1492207792                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491701078                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571461                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491701078                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935068                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545512949                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199332                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310530                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026595                       # number of memory refs
system.cpu.num_load_insts                   382684105                       # Number of load instructions
system.cpu.num_store_insts                   56342490                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3949370546                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742413                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 914844158     61.31%     61.34% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.07%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.65%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492207792                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1974685273000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.922281                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026600                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1767598                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            248.374687                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.922281                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          436                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1757873998                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1757873998                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1974685273000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    380933508                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       380933508                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56325493                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56325493                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     437259001                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        437259001                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    437259001                       # number of overall hits
system.cpu.dcache.overall_hits::total       437259001                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1750601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1750601                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        16998                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16998                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1767599                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1767599                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1767599                       # number of overall misses
system.cpu.dcache.overall_misses::total       1767599                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 111930333000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 111930333000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3420325500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3420325500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 115350658500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 115350658500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 115350658500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 115350658500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684109                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684109                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026600                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026600                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026600                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026600                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004575                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000302                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000302                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004026                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004026                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004026                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004026                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63938.232070                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63938.232070                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 201219.290505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 201219.290505                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 65258.386376                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65258.386376                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 65258.386376                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65258.386376                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1767086                       # number of writebacks
system.cpu.dcache.writebacks::total           1767086                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1750601                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1750601                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        16998                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16998                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1767599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1767599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1767599                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1767599                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 110179732000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 110179732000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3403327500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3403327500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 113583059500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 113583059500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 113583059500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 113583059500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004026                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004026                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004026                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004026                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62938.232070                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62938.232070                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 200219.290505                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 200219.290505                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 64258.386376                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64258.386376                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 64258.386376                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64258.386376                       # average overall mshr miss latency
system.cpu.dcache.replacements                1767086                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1974685273000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1974685273000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1974685273000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           309.934364                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1422005636                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3994397.853933                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   309.934364                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.605341                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.605341                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          343                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          305                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.669922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5688022900                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5688022900                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1974685273000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1422005280                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1422005280                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1422005280                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1422005280                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1422005280                       # number of overall hits
system.cpu.icache.overall_hits::total      1422005280                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     70338000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70338000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     70338000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70338000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     70338000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70338000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1422005636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1422005636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1422005636                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1422005636                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1422005636                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1422005636                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 197578.651685                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 197578.651685                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 197578.651685                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 197578.651685                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 197578.651685                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 197578.651685                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           13                       # number of writebacks
system.cpu.icache.writebacks::total                13                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     69982000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69982000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     69982000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69982000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     69982000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69982000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 196578.651685                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 196578.651685                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 196578.651685                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 196578.651685                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 196578.651685                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 196578.651685                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1974685273000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1974685273000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1974685273000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.580206                       # Cycle average of tags in use
system.l2.tags.total_refs                     3535054                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1717167                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.058655                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        4.651521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.459664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2041.469020                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.996811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999307                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          800                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1150                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15857383                       # Number of tag accesses
system.l2.tags.data_accesses                 15857383                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1974685273000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        58682                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            58682                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1708417                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1708417                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                  2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          57110                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             57110                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 57112                       # number of demand (read+write) hits
system.l2.demand_hits::total                    57112                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                57112                       # number of overall hits
system.l2.overall_hits::total                   57112                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              356                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693491                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693491                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1710486                       # number of demand (read+write) misses
system.l2.demand_misses::total                1710842                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                356                       # number of overall misses
system.l2.overall_misses::cpu.data            1710486                       # number of overall misses
system.l2.overall_misses::total               1710842                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   3377799000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3377799000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     69447500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69447500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 106954175500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 106954175500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      69447500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  110331974500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     110401422000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     69447500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 110331974500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    110401422000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        58682                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        58682                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1708417                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1708417                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          16997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1750601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1750601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1767598                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1767954                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1767598                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1767954                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.967377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.967377                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.967689                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.967696                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.967689                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.967696                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 198752.515446                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 198752.515446                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 195077.247191                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 195077.247191                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 63156.034192                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 63156.034192                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 195077.247191                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 64503.290001                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 64530.460440                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 195077.247191                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 64503.290001                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 64530.460440                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1715119                       # number of writebacks
system.l2.writebacks::total                   1715119                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693491                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693491                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1710486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1710842                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1710486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1710842                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   3207849000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3207849000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     65887500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     65887500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  90019265500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  90019265500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     65887500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  93227114500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  93293002000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     65887500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  93227114500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  93293002000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.967377                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.967377                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.967689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.967696                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.967689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.967696                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 188752.515446                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 188752.515446                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 185077.247191                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 185077.247191                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 53156.034192                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 53156.034192                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 185077.247191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 54503.290001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54530.460440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 185077.247191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 54503.290001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54530.460440                       # average overall mshr miss latency
system.l2.replacements                        1715119                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1974685273000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  8161.644325                       # Cycle average of tags in use
system.l3.tags.total_refs                     3420377                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    314473                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     10.876536                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1446.340990                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          5.118753                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       6710.184582                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.176555                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000625                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.819114                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.996294                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          151                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         7871                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  13995981                       # Number of tag accesses
system.l3.tags.data_accesses                 13995981                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1974685273000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1504357                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1504357                       # number of WritebackDirty hits
system.l3.WritebackClean_hits::writebacks       205178                       # number of WritebackClean hits
system.l3.WritebackClean_hits::total           205178                       # number of WritebackClean hits
system.l3.ReadExReq_hits::cpu.data                 11                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1544454                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1544454                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1544465                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1544465                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1544465                       # number of overall hits
system.l3.overall_hits::total                 1544465                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16984                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16984                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          356                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       149037                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          149393                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              166021                       # number of demand (read+write) misses
system.l3.demand_misses::total                 166377                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                356                       # number of overall misses
system.l3.overall_misses::cpu.data             166021                       # number of overall misses
system.l3.overall_misses::total                166377                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   3020788500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    3020788500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     61971500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  55131985500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  55193957000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      61971500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   58152774000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      58214745500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     61971500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  58152774000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     58214745500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1504357                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1504357                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackClean_accesses::writebacks       205178                       # number of WritebackClean accesses(hits+misses)
system.l3.WritebackClean_accesses::total       205178                       # number of WritebackClean accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693491                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693847                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710486                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710842                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710486                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710842                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999353                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999353                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.088006                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.088197                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.097061                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.097249                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.097061                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.097249                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 177860.839614                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 177860.839614                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 174077.247191                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 369921.465811                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 369454.773651                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 174077.247191                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 350273.603942                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 349896.593279                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 174077.247191                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 350273.603942                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 349896.593279                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               306281                       # number of writebacks
system.l3.writebacks::total                    306281                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        16984                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16984                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          356                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       149037                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       149393                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         166021                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            166377                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        166021                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           166377                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   2850948500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2850948500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     58411500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  53641615500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  53700027000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     58411500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  56492564000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  56550975500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     58411500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  56492564000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  56550975500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999353                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999353                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.088006                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.088197                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.097061                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.097249                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.097061                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.097249                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 167860.839614                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 167860.839614                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 164077.247191                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 359921.465811                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 359454.773651                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 164077.247191                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 340273.603942                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 339896.593279                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 164077.247191                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 340273.603942                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 339896.593279                       # average overall mshr miss latency
system.l3.replacements                         306281                       # number of replacements
system.membus.snoop_filter.tot_requests        348517                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       182140                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1974685273000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             149393                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10111                       # Transaction distribution
system.membus.trans_dist::WritebackClean       147676                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16984                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16984                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        149393                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       490541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       490541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 490541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     20746496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     20746496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20746496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            166377                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  166377    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              166377                       # Request fanout histogram
system.membus.reqLayer2.occupancy           979845500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          831891500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3535054                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1767100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          54841                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        54841                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1974685273000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1750957                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1573150                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2215349                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16997                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1750601                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5302284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5303009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        23616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    226219776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              226243392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2021400                       # Total snoops (count)
system.tol2bus.snoopTraffic                 129369600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3789355                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014472                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.119428                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3734514     98.55%     98.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  54841      1.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3789355                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3534626000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            534000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2651397500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1974685273000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693847                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1514468                       # Transaction distribution
system.tol3bus.trans_dist::WritebackClean       501348                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693847                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5131219                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    218904128                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          306281                       # Total snoops (count)
system.tol3bus.snoopTraffic                  19601984                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3726676                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.082186                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.274648                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3420395     91.78%     91.78% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 306281      8.22%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3726676                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3419741482                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2566263018                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
