--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Slow_Storage\Program_Files\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
D:\OneDrive\Projects\CS240\Lab7\smartxplorer_results\run5\calc.ncd
D:\OneDrive\Projects\CS240\Lab7\smartxplorer_results\run5\calc.pcf -xml
D:\OneDrive\Projects\CS240\Lab7\smartxplorer_results\run5\calc.twx -v 3 -s 4 -n
3 -fastpaths -o
D:\OneDrive\Projects\CS240\Lab7\smartxplorer_results\run5\calc.twr

Design file:              calc.ncd
Physical constraint file: calc.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dataIn<0>   |    7.649(R)|    0.764(R)|clk_BUFGP         |   0.000|
dataIn<1>   |    8.180(R)|    0.866(R)|clk_BUFGP         |   0.000|
dataIn<2>   |    7.797(R)|    0.646(R)|clk_BUFGP         |   0.000|
dataIn<3>   |    7.818(R)|    0.628(R)|clk_BUFGP         |   0.000|
dataIn<4>   |    7.584(R)|    0.841(R)|clk_BUFGP         |   0.000|
dataIn<5>   |    8.319(R)|    0.467(R)|clk_BUFGP         |   0.000|
dataIn<6>   |    9.660(R)|    0.676(R)|clk_BUFGP         |   0.000|
dataIn<7>   |    8.661(R)|    1.041(R)|clk_BUFGP         |   0.000|
rst         |    2.531(R)|    0.596(R)|clk_BUFGP         |   0.000|
validIn     |    5.922(R)|    0.436(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dataOut<0>  |    7.715(R)|clk_BUFGP         |   0.000|
dataOut<1>  |    7.374(R)|clk_BUFGP         |   0.000|
dataOut<2>  |    7.711(R)|clk_BUFGP         |   0.000|
dataOut<3>  |    8.281(R)|clk_BUFGP         |   0.000|
dataOut<4>  |    7.756(R)|clk_BUFGP         |   0.000|
dataOut<5>  |    7.622(R)|clk_BUFGP         |   0.000|
dataOut<6>  |    7.829(R)|clk_BUFGP         |   0.000|
dataOut<7>  |    7.654(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.623|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 30 09:19:53 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



