<profile>

<section name = "Vitis HLS Report for 'Reset'" level="0">
<item name = "Date">Wed Jan  3 23:38:56 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">DynMap</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z035-ffg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.292 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">25653, 25678, 0.257 ms, 0.257 ms, 25653, 25678, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191">Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7, 12804, 12804, 0.128 ms, 0.128 ms, 12804, 12804, no</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197">Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9, 1602, 1602, 16.020 us, 16.020 us, 1602, 1602, no</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203">Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12, 25602, 25602, 0.256 ms, 0.256 ms, 25602, 25602, no</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209">Reset_Pipeline_VITIS_LOOP_704_13, 102, 102, 1.020 us, 1.020 us, 102, 102, no</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215">Reset_Pipeline_VITIS_LOOP_707_14, 102, 102, 1.020 us, 1.020 us, 102, 102, no</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221">Reset_Pipeline_VITIS_LOOP_710_15, 102, 102, 1.020 us, 1.020 us, 102, 102, no</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227">Reset_Pipeline_VITIS_LOOP_713_16, 102, 102, 1.020 us, 1.020 us, 102, 102, no</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233">Reset_Pipeline_VITIS_LOOP_716_17, 102, 102, 1.020 us, 1.020 us, 102, 102, no</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239">Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20, 174, 424, 1.740 us, 4.240 us, 174, 424, no</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249">Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22, 344, 844, 3.440 us, 8.440 us, 344, 844, no</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259">Reset_Pipeline_VITIS_LOOP_719_18, 19, 44, 0.190 us, 0.440 us, 19, 44, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_674_1">10, 10, 1, -, -, 10, no</column>
<column name="- VITIS_LOOP_677_2">16, 16, 1, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 40, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">11, 1, 559, 1314, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 155, -</column>
<column name="Register">-, -, 61, -, -</column>
<specialColumn name="Available">1000, 900, 343800, 171900, 0</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191">Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7, 0, 1, 56, 205, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197">Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9, 0, 0, 25, 119, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203">Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12, 0, 0, 62, 196, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209">Reset_Pipeline_VITIS_LOOP_704_13, 0, 0, 9, 37, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215">Reset_Pipeline_VITIS_LOOP_707_14, 0, 0, 9, 37, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221">Reset_Pipeline_VITIS_LOOP_710_15, 0, 0, 9, 37, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227">Reset_Pipeline_VITIS_LOOP_713_16, 0, 0, 9, 37, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233">Reset_Pipeline_VITIS_LOOP_716_17, 0, 0, 9, 37, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259">Reset_Pipeline_VITIS_LOOP_719_18, 1, 0, 15, 57, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239">Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20, 3, 0, 171, 252, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249">Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22, 7, 0, 185, 259, 0</column>
<column name="mul_3ns_8ns_10_1_1_U24">mul_3ns_8ns_10_1_1, 0, 0, 0, 41, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln674_fu_396_p2">+, 0, 0, 6, 4, 1</column>
<column name="add_ln677_fu_426_p2">+, 0, 0, 7, 5, 1</column>
<column name="add_ln724_fu_459_p2">+, 0, 0, 10, 10, 10</column>
<column name="add_ln736_fu_488_p2">+, 0, 0, 11, 11, 11</column>
<column name="icmp_ln674_fu_390_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="icmp_ln677_fu_420_p2">icmp, 0, 0, 3, 5, 6</column>
<column name="ap_block_state5_on_subcall_done">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 8, 1, 8</column>
<column name="i_11_fu_146">9, 2, 5, 10</column>
<column name="i_fu_142">9, 2, 4, 8</column>
<column name="placement_dynamic_dict_Opt2PC_keys_address0">13, 3, 7, 21</column>
<column name="placement_dynamic_dict_Opt2PC_keys_ce0">13, 3, 1, 3</column>
<column name="placement_dynamic_dict_Opt2PC_keys_d0">13, 3, 8, 24</column>
<column name="placement_dynamic_dict_Opt2PC_keys_we0">13, 3, 1, 3</column>
<column name="placement_dynamic_dict_Opt2Tile_keys_address0">13, 3, 7, 21</column>
<column name="placement_dynamic_dict_Opt2Tile_keys_ce0">13, 3, 1, 3</column>
<column name="placement_dynamic_dict_Opt2Tile_keys_d0">13, 3, 8, 24</column>
<column name="placement_dynamic_dict_Opt2Tile_keys_we0">13, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="DFG_NodesCount_kernels_values_load_reg_517">6, 0, 6, 0</column>
<column name="add_ln724_reg_539">9, 0, 10, 1</column>
<column name="add_ln736_reg_544">9, 0, 11, 2</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_ap_start_reg">1, 0, 1, 0</column>
<column name="i_11_fu_146">5, 0, 5, 0</column>
<column name="i_fu_142">4, 0, 4, 0</column>
<column name="mul_ln727_reg_510">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Reset, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Reset, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Reset, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Reset, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Reset, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Reset, return value</column>
<column name="IDX_pd">out, 8, ap_vld, IDX_pd, pointer</column>
<column name="IDX_pd_ap_vld">out, 1, ap_vld, IDX_pd, pointer</column>
<column name="idx_pd_r">out, 4, ap_vld, idx_pd_r, pointer</column>
<column name="idx_pd_r_ap_vld">out, 1, ap_vld, idx_pd_r, pointer</column>
<column name="IDX_pd_modulo">out, 7, ap_vld, IDX_pd_modulo, pointer</column>
<column name="IDX_pd_modulo_ap_vld">out, 1, ap_vld, IDX_pd_modulo, pointer</column>
<column name="IDX_pd_bypass">out, 8, ap_vld, IDX_pd_bypass, pointer</column>
<column name="IDX_pd_bypass_ap_vld">out, 1, ap_vld, IDX_pd_bypass, pointer</column>
<column name="bypassOptIdx">out, 8, ap_vld, bypassOptIdx, pointer</column>
<column name="bypassOptIdx_ap_vld">out, 1, ap_vld, bypassOptIdx, pointer</column>
<column name="bypassOpt">out, 8, ap_vld, bypassOpt, pointer</column>
<column name="bypassOpt_ap_vld">out, 1, ap_vld, bypassOpt, pointer</column>
<column name="bypassSrcOpt">out, 8, ap_vld, bypassSrcOpt, pointer</column>
<column name="bypassSrcOpt_ap_vld">out, 1, ap_vld, bypassSrcOpt, pointer</column>
<column name="bypassTgtOpt">out, 7, ap_vld, bypassTgtOpt, pointer</column>
<column name="bypassTgtOpt_ap_vld">out, 1, ap_vld, bypassTgtOpt, pointer</column>
<column name="predTile1">out, 4, ap_vld, predTile1, pointer</column>
<column name="predTile1_ap_vld">out, 1, ap_vld, predTile1, pointer</column>
<column name="bypassSrcTile">out, 5, ap_vld, bypassSrcTile, pointer</column>
<column name="bypassSrcTile_ap_vld">out, 1, ap_vld, bypassSrcTile, pointer</column>
<column name="bypassTgtTile">out, 4, ap_vld, bypassTgtTile, pointer</column>
<column name="bypassTgtTile_ap_vld">out, 1, ap_vld, bypassTgtTile, pointer</column>
<column name="dependency_forward">out, 1, ap_vld, dependency_forward, pointer</column>
<column name="dependency_forward_ap_vld">out, 1, ap_vld, dependency_forward, pointer</column>
<column name="dependency_backward">out, 1, ap_vld, dependency_backward, pointer</column>
<column name="dependency_backward_ap_vld">out, 1, ap_vld, dependency_backward, pointer</column>
<column name="kernel_idx">in, 3, ap_none, kernel_idx, pointer</column>
<column name="DFG_NodesCount_kernels_values_address0">out, 3, ap_memory, DFG_NodesCount_kernels_values, array</column>
<column name="DFG_NodesCount_kernels_values_ce0">out, 1, ap_memory, DFG_NodesCount_kernels_values, array</column>
<column name="DFG_NodesCount_kernels_values_q0">in, 6, ap_memory, DFG_NodesCount_kernels_values, array</column>
<column name="bypassOpt_wrAddr">out, 8, ap_vld, bypassOpt_wrAddr, pointer</column>
<column name="bypassOpt_wrAddr_ap_vld">out, 1, ap_vld, bypassOpt_wrAddr, pointer</column>
<column name="predecessors_address0">out, 4, ap_memory, predecessors, array</column>
<column name="predecessors_ce0">out, 1, ap_memory, predecessors, array</column>
<column name="predecessors_we0">out, 1, ap_memory, predecessors, array</column>
<column name="predecessors_d0">out, 8, ap_memory, predecessors, array</column>
<column name="placement_dynamic_bypass_address0">out, 14, ap_memory, placement_dynamic_bypass, array</column>
<column name="placement_dynamic_bypass_ce0">out, 1, ap_memory, placement_dynamic_bypass, array</column>
<column name="placement_dynamic_bypass_we0">out, 1, ap_memory, placement_dynamic_bypass, array</column>
<column name="placement_dynamic_bypass_d0">out, 8, ap_memory, placement_dynamic_bypass, array</column>
<column name="placement_dynamic_occupy_address0">out, 11, ap_memory, placement_dynamic_occupy, array</column>
<column name="placement_dynamic_occupy_ce0">out, 1, ap_memory, placement_dynamic_occupy, array</column>
<column name="placement_dynamic_occupy_we0">out, 1, ap_memory, placement_dynamic_occupy, array</column>
<column name="placement_dynamic_occupy_d0">out, 1, ap_memory, placement_dynamic_occupy, array</column>
<column name="placement_dynamic_bypass_occupy_address0">out, 15, ap_memory, placement_dynamic_bypass_occupy, array</column>
<column name="placement_dynamic_bypass_occupy_ce0">out, 1, ap_memory, placement_dynamic_bypass_occupy, array</column>
<column name="placement_dynamic_bypass_occupy_we0">out, 1, ap_memory, placement_dynamic_bypass_occupy, array</column>
<column name="placement_dynamic_bypass_occupy_d0">out, 1, ap_memory, placement_dynamic_bypass_occupy, array</column>
<column name="placement_dynamic_dict_Opt2PC_keys_address0">out, 7, ap_memory, placement_dynamic_dict_Opt2PC_keys, array</column>
<column name="placement_dynamic_dict_Opt2PC_keys_ce0">out, 1, ap_memory, placement_dynamic_dict_Opt2PC_keys, array</column>
<column name="placement_dynamic_dict_Opt2PC_keys_we0">out, 1, ap_memory, placement_dynamic_dict_Opt2PC_keys, array</column>
<column name="placement_dynamic_dict_Opt2PC_keys_d0">out, 8, ap_memory, placement_dynamic_dict_Opt2PC_keys, array</column>
<column name="placement_dynamic_dict_Opt2PC_values_address0">out, 7, ap_memory, placement_dynamic_dict_Opt2PC_values, array</column>
<column name="placement_dynamic_dict_Opt2PC_values_ce0">out, 1, ap_memory, placement_dynamic_dict_Opt2PC_values, array</column>
<column name="placement_dynamic_dict_Opt2PC_values_we0">out, 1, ap_memory, placement_dynamic_dict_Opt2PC_values, array</column>
<column name="placement_dynamic_dict_Opt2PC_values_d0">out, 8, ap_memory, placement_dynamic_dict_Opt2PC_values, array</column>
<column name="placement_dynamic_dict_Opt2Tile_keys_address0">out, 7, ap_memory, placement_dynamic_dict_Opt2Tile_keys, array</column>
<column name="placement_dynamic_dict_Opt2Tile_keys_ce0">out, 1, ap_memory, placement_dynamic_dict_Opt2Tile_keys, array</column>
<column name="placement_dynamic_dict_Opt2Tile_keys_we0">out, 1, ap_memory, placement_dynamic_dict_Opt2Tile_keys, array</column>
<column name="placement_dynamic_dict_Opt2Tile_keys_d0">out, 8, ap_memory, placement_dynamic_dict_Opt2Tile_keys, array</column>
<column name="placement_dynamic_dict_Opt2Tile_values_address0">out, 7, ap_memory, placement_dynamic_dict_Opt2Tile_values, array</column>
<column name="placement_dynamic_dict_Opt2Tile_values_ce0">out, 1, ap_memory, placement_dynamic_dict_Opt2Tile_values, array</column>
<column name="placement_dynamic_dict_Opt2Tile_values_we0">out, 1, ap_memory, placement_dynamic_dict_Opt2Tile_values, array</column>
<column name="placement_dynamic_dict_Opt2Tile_values_d0">out, 5, ap_memory, placement_dynamic_dict_Opt2Tile_values, array</column>
<column name="placement_done_values_address0">out, 7, ap_memory, placement_done_values, array</column>
<column name="placement_done_values_ce0">out, 1, ap_memory, placement_done_values, array</column>
<column name="placement_done_values_we0">out, 1, ap_memory, placement_done_values, array</column>
<column name="placement_done_values_d0">out, 1, ap_memory, placement_done_values, array</column>
<column name="dependency_predecessor_values_address0">out, 10, ap_memory, dependency_predecessor_values, array</column>
<column name="dependency_predecessor_values_ce0">out, 1, ap_memory, dependency_predecessor_values, array</column>
<column name="dependency_predecessor_values_we0">out, 1, ap_memory, dependency_predecessor_values, array</column>
<column name="dependency_predecessor_values_d0">out, 8, ap_memory, dependency_predecessor_values, array</column>
<column name="dependency_successor_values_address0">out, 11, ap_memory, dependency_successor_values, array</column>
<column name="dependency_successor_values_ce0">out, 1, ap_memory, dependency_successor_values, array</column>
<column name="dependency_successor_values_we0">out, 1, ap_memory, dependency_successor_values, array</column>
<column name="dependency_successor_values_d0">out, 8, ap_memory, dependency_successor_values, array</column>
<column name="curOptPotentialPlacement_address0">out, 4, ap_memory, curOptPotentialPlacement, array</column>
<column name="curOptPotentialPlacement_ce0">out, 1, ap_memory, curOptPotentialPlacement, array</column>
<column name="curOptPotentialPlacement_we0">out, 1, ap_memory, curOptPotentialPlacement, array</column>
<column name="curOptPotentialPlacement_d0">out, 5, ap_memory, curOptPotentialPlacement, array</column>
</table>
</item>
</section>
</profile>
