Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar  5 20:41:42 2020
| Host         : KomaroKomp running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a200tsbg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 27
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic             | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 25         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on dip_switches_8bits_tri_i[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on dip_switches_8bits_tri_i[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on dip_switches_8bits_tri_i[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on dip_switches_8bits_tri_i[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on dip_switches_8bits_tri_i[4] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on dip_switches_8bits_tri_i[5] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on dip_switches_8bits_tri_i[6] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on dip_switches_8bits_tri_i[7] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ja_pin10_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ja_pin1_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on ja_pin2_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on ja_pin3_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on ja_pin4_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on ja_pin7_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on ja_pin8_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on ja_pin9_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on led_8bits_tri_o[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on led_8bits_tri_o[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on led_8bits_tri_o[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on led_8bits_tri_o[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on led_8bits_tri_o[4] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on led_8bits_tri_o[5] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on led_8bits_tri_o[6] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on led_8bits_tri_o[7] relative to clock(s) sys_clock
Related violations: <none>


