<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Interrupt Status Register - isr</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_p_i_m___i_s_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Interrupt Status Register - isr</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_p_i_m.html">Component : SPI Master Module - ALT_SPIM</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register reports the status of the SPI Master interrupts after they have been masked.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXEIS">Transmit FIFO Empty Interrupt Status</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXOIS">Transmit FIFO Overflow Interrupt Status</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXUIS">Receive FIFO Underflow Interrupt Status</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXOIS">Receive FIFO Overflow Interrupt Status</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXFIS">Receive FIFO Full Interrupt Status</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_MSTIS">Multi-Master Contention Interrupt Status</a> </td></tr>
<tr>
<td align="left">[31:6] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Transmit FIFO Empty Interrupt Status - txeis </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4b4bc690478db9a5d22c9baf860de200"></a><a class="anchor" id="ALT_SPIM_ISR_TXEIS"></a></p>
<p>Empty status.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga4f0e9c606182d095ed0efc6531dd6176">ALT_SPIM_ISR_TXEIS_E_INACT</a> </td><td align="left">0x0 </td><td align="left">spi_txe_intr interrupt is not active after </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga3994c66759a03fadc0c9211b7bdd1384">ALT_SPIM_ISR_TXEIS_E_ACT</a> </td><td align="left">0x1 </td><td align="left">spi_txe_intr interrupt is active after masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4f0e9c606182d095ed0efc6531dd6176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga4f0e9c606182d095ed0efc6531dd6176">ALT_SPIM_ISR_TXEIS_E_INACT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4f0e9c606182d095ed0efc6531dd6176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3994c66759a03fadc0c9211b7bdd1384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga3994c66759a03fadc0c9211b7bdd1384">ALT_SPIM_ISR_TXEIS_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga3994c66759a03fadc0c9211b7bdd1384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacec0b5738b071690ec21fc8de8f7cac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gacec0b5738b071690ec21fc8de8f7cac0">ALT_SPIM_ISR_TXEIS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gacec0b5738b071690ec21fc8de8f7cac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b48623fd4efae504c97d57c45fb1e5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga5b48623fd4efae504c97d57c45fb1e5c">ALT_SPIM_ISR_TXEIS_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5b48623fd4efae504c97d57c45fb1e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b0b071bb8365991999a1ae59a3b97ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga9b0b071bb8365991999a1ae59a3b97ec">ALT_SPIM_ISR_TXEIS_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9b0b071bb8365991999a1ae59a3b97ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7992fd414badaf711d170feab689f319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga7992fd414badaf711d170feab689f319">ALT_SPIM_ISR_TXEIS_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga7992fd414badaf711d170feab689f319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888bbc270bedd5920f561c43a7ba04a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga888bbc270bedd5920f561c43a7ba04a3">ALT_SPIM_ISR_TXEIS_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga888bbc270bedd5920f561c43a7ba04a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a35a677f5bbb87322b84303933137d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga73a35a677f5bbb87322b84303933137d">ALT_SPIM_ISR_TXEIS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga73a35a677f5bbb87322b84303933137d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1303ddd804cd86da29cdcb9ea8ccfd5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga1303ddd804cd86da29cdcb9ea8ccfd5d">ALT_SPIM_ISR_TXEIS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga1303ddd804cd86da29cdcb9ea8ccfd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9693364244268053184e38d81e273e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gab9693364244268053184e38d81e273e7">ALT_SPIM_ISR_TXEIS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gab9693364244268053184e38d81e273e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Transmit FIFO Overflow Interrupt Status - txois </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd3ad5ba85d5841c97a38e4926f1b8415"></a><a class="anchor" id="ALT_SPIM_ISR_TXOIS"></a></p>
<p>Overflow Status.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga4a5c74854d60e0c8cc0c15d78b83c55c">ALT_SPIM_ISR_TXOIS_E_INACT</a> </td><td align="left">0x0 </td><td align="left">spi_txo_intr interrupt is not active after </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga0b16b5e71748177aef46dadfb10cc7cd">ALT_SPIM_ISR_TXOIS_E_ACT</a> </td><td align="left">0x1 </td><td align="left">spi_txo_intr interrupt is active after masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4a5c74854d60e0c8cc0c15d78b83c55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga4a5c74854d60e0c8cc0c15d78b83c55c">ALT_SPIM_ISR_TXOIS_E_INACT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4a5c74854d60e0c8cc0c15d78b83c55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b16b5e71748177aef46dadfb10cc7cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga0b16b5e71748177aef46dadfb10cc7cd">ALT_SPIM_ISR_TXOIS_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga0b16b5e71748177aef46dadfb10cc7cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92453349f61716826ece28c4065d0141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga92453349f61716826ece28c4065d0141">ALT_SPIM_ISR_TXOIS_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga92453349f61716826ece28c4065d0141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52d6faf0250fcbfe18c6ecae8c7597e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga52d6faf0250fcbfe18c6ecae8c7597e0">ALT_SPIM_ISR_TXOIS_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga52d6faf0250fcbfe18c6ecae8c7597e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad336590a6fb6dc09eef41ec1e063d4d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gad336590a6fb6dc09eef41ec1e063d4d4">ALT_SPIM_ISR_TXOIS_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad336590a6fb6dc09eef41ec1e063d4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2435f09d115c37fcc4c25760ab375d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga1a2435f09d115c37fcc4c25760ab375d">ALT_SPIM_ISR_TXOIS_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga1a2435f09d115c37fcc4c25760ab375d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087533e8d433b2986f60135db834c889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga087533e8d433b2986f60135db834c889">ALT_SPIM_ISR_TXOIS_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga087533e8d433b2986f60135db834c889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1937a5a0e9eb8c2a75da54095421fc4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga1937a5a0e9eb8c2a75da54095421fc4e">ALT_SPIM_ISR_TXOIS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1937a5a0e9eb8c2a75da54095421fc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652eb4d9e4ded466451105d94ce2decb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga652eb4d9e4ded466451105d94ce2decb">ALT_SPIM_ISR_TXOIS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga652eb4d9e4ded466451105d94ce2decb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca47975e0c4c8b33928747d31744408c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gaca47975e0c4c8b33928747d31744408c">ALT_SPIM_ISR_TXOIS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:gaca47975e0c4c8b33928747d31744408c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive FIFO Underflow Interrupt Status - rxuis </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc563b330d6f417d903b6c02877863baf"></a><a class="anchor" id="ALT_SPIM_ISR_RXUIS"></a></p>
<p>Underflow Status.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga48e8efde9ed85501e94451f1a3542330">ALT_SPIM_ISR_RXUIS_E_INACT</a> </td><td align="left">0x0 </td><td align="left">spi_rxu_intr interrupt is not active after </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gadbd1da09e4ce33ec391c81c4800b1185">ALT_SPIM_ISR_RXUIS_E_ACT</a> </td><td align="left">0x1 </td><td align="left">spi_rxu_intr interrupt is active after masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga48e8efde9ed85501e94451f1a3542330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga48e8efde9ed85501e94451f1a3542330">ALT_SPIM_ISR_RXUIS_E_INACT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga48e8efde9ed85501e94451f1a3542330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd1da09e4ce33ec391c81c4800b1185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gadbd1da09e4ce33ec391c81c4800b1185">ALT_SPIM_ISR_RXUIS_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gadbd1da09e4ce33ec391c81c4800b1185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca47ad616ce5a1cb43dc4c88b92cc40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga9ca47ad616ce5a1cb43dc4c88b92cc40">ALT_SPIM_ISR_RXUIS_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga9ca47ad616ce5a1cb43dc4c88b92cc40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc023012ca776eb9184402302e199045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gadc023012ca776eb9184402302e199045">ALT_SPIM_ISR_RXUIS_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gadc023012ca776eb9184402302e199045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b536cf1c85e2e11bdc32fc87975b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga01b536cf1c85e2e11bdc32fc87975b5b">ALT_SPIM_ISR_RXUIS_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga01b536cf1c85e2e11bdc32fc87975b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12bb62d18890b9fd3b810484e63c59d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga12bb62d18890b9fd3b810484e63c59d8">ALT_SPIM_ISR_RXUIS_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga12bb62d18890b9fd3b810484e63c59d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga146fad5df0a58a2e5a94c71324454a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga146fad5df0a58a2e5a94c71324454a70">ALT_SPIM_ISR_RXUIS_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga146fad5df0a58a2e5a94c71324454a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ac6e68a64a2a0816afb8a06ed2dbcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gac8ac6e68a64a2a0816afb8a06ed2dbcf">ALT_SPIM_ISR_RXUIS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac8ac6e68a64a2a0816afb8a06ed2dbcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7fc9e3bad169afc8466c2104166aef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gaf7fc9e3bad169afc8466c2104166aef5">ALT_SPIM_ISR_RXUIS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gaf7fc9e3bad169afc8466c2104166aef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e5c31769c939cb1dc9b59ce0a21895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gaf9e5c31769c939cb1dc9b59ce0a21895">ALT_SPIM_ISR_RXUIS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:gaf9e5c31769c939cb1dc9b59ce0a21895"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive FIFO Overflow Interrupt Status - rxois </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7449fcf7aa19eebf5c506dc6dcce5436"></a><a class="anchor" id="ALT_SPIM_ISR_RXOIS"></a></p>
<p>Overflow Status.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga606a779ab227d2cc8fe296a1c05803e3">ALT_SPIM_ISR_RXOIS_E_INACT</a> </td><td align="left">0x0 </td><td align="left">spi_rxo_intr interrupt is not active after </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga4ca3ce6a020854f8d865eff178af7b04">ALT_SPIM_ISR_RXOIS_E_ACT</a> </td><td align="left">0x1 </td><td align="left">spi_rxo_intr interrupt is active after masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga606a779ab227d2cc8fe296a1c05803e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga606a779ab227d2cc8fe296a1c05803e3">ALT_SPIM_ISR_RXOIS_E_INACT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga606a779ab227d2cc8fe296a1c05803e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca3ce6a020854f8d865eff178af7b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga4ca3ce6a020854f8d865eff178af7b04">ALT_SPIM_ISR_RXOIS_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga4ca3ce6a020854f8d865eff178af7b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea44680e2cec61d3bae632f06841ba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga7ea44680e2cec61d3bae632f06841ba7">ALT_SPIM_ISR_RXOIS_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga7ea44680e2cec61d3bae632f06841ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5ae5cf3a9eb1ec335ee4a5f64aa7559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gaf5ae5cf3a9eb1ec335ee4a5f64aa7559">ALT_SPIM_ISR_RXOIS_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaf5ae5cf3a9eb1ec335ee4a5f64aa7559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a150e7a84f617738aefbfceaa92c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga54a150e7a84f617738aefbfceaa92c8b">ALT_SPIM_ISR_RXOIS_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga54a150e7a84f617738aefbfceaa92c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f48056aab5ffe40e85b46c99fd427a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga8f48056aab5ffe40e85b46c99fd427a9">ALT_SPIM_ISR_RXOIS_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga8f48056aab5ffe40e85b46c99fd427a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05f827a31629f69b1ba3ad36ac9244d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga05f827a31629f69b1ba3ad36ac9244d0">ALT_SPIM_ISR_RXOIS_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga05f827a31629f69b1ba3ad36ac9244d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b5880d69b739372c26ab61339978cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga81b5880d69b739372c26ab61339978cb">ALT_SPIM_ISR_RXOIS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga81b5880d69b739372c26ab61339978cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa4287744a027825285b48d2786db7c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gaaa4287744a027825285b48d2786db7c8">ALT_SPIM_ISR_RXOIS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:gaaa4287744a027825285b48d2786db7c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb053f4887f836e2d0ec9e12338bff75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gafb053f4887f836e2d0ec9e12338bff75">ALT_SPIM_ISR_RXOIS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:gafb053f4887f836e2d0ec9e12338bff75"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive FIFO Full Interrupt Status - rxfis </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9da211ce15a9bb959af2b86c104a7b95"></a><a class="anchor" id="ALT_SPIM_ISR_RXFIS"></a></p>
<p>Full Status.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga835dbf64c4381610bd2815a9ce3a62c8">ALT_SPIM_ISR_RXFIS_E_INACT</a> </td><td align="left">0x0 </td><td align="left">spi_rxf_intr interrupt is not active after </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga79f08f034e4c448d265de40eb5fbf5b0">ALT_SPIM_ISR_RXFIS_E_ACT</a> </td><td align="left">0x1 </td><td align="left">spi_rxf_intr interrupt is full after masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga835dbf64c4381610bd2815a9ce3a62c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga835dbf64c4381610bd2815a9ce3a62c8">ALT_SPIM_ISR_RXFIS_E_INACT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga835dbf64c4381610bd2815a9ce3a62c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f08f034e4c448d265de40eb5fbf5b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga79f08f034e4c448d265de40eb5fbf5b0">ALT_SPIM_ISR_RXFIS_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga79f08f034e4c448d265de40eb5fbf5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d499f230a07a8dbb6c1c2e38bcfc1b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga8d499f230a07a8dbb6c1c2e38bcfc1b9">ALT_SPIM_ISR_RXFIS_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga8d499f230a07a8dbb6c1c2e38bcfc1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae561bf46cfb7b42661890a538d28303d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gae561bf46cfb7b42661890a538d28303d">ALT_SPIM_ISR_RXFIS_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gae561bf46cfb7b42661890a538d28303d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa90fc71876822d4d03f44e5a3814cd45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gaa90fc71876822d4d03f44e5a3814cd45">ALT_SPIM_ISR_RXFIS_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa90fc71876822d4d03f44e5a3814cd45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4f1594e37817268a840c09fce6074e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga1c4f1594e37817268a840c09fce6074e">ALT_SPIM_ISR_RXFIS_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga1c4f1594e37817268a840c09fce6074e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78d1f4887bd12db0163c48ba521e8067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga78d1f4887bd12db0163c48ba521e8067">ALT_SPIM_ISR_RXFIS_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:ga78d1f4887bd12db0163c48ba521e8067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97276ebab54291ea4e6ebbc587b06d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga97276ebab54291ea4e6ebbc587b06d65">ALT_SPIM_ISR_RXFIS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga97276ebab54291ea4e6ebbc587b06d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab164f224add9291c352ef7a140f412ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gab164f224add9291c352ef7a140f412ba">ALT_SPIM_ISR_RXFIS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:gab164f224add9291c352ef7a140f412ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab22057070ec73f41885cc2b695f19fd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gab22057070ec73f41885cc2b695f19fd1">ALT_SPIM_ISR_RXFIS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:gab22057070ec73f41885cc2b695f19fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Multi-Master Contention Interrupt Status - mstis </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd40ec86f6738d819893c0394b4f24e12"></a><a class="anchor" id="ALT_SPIM_ISR_MSTIS"></a></p>
<p>Multi-master contention status.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gab198f5a41e771445bca4c455e7ce4296">ALT_SPIM_ISR_MSTIS_E_INACT</a> </td><td align="left">0x0 </td><td align="left">0 = ssi_mst_intr interrupt not active after </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga3595091a91a56744ca62503279e70df7">ALT_SPIM_ISR_MSTIS_E_ACT</a> </td><td align="left">0x1 </td><td align="left">1 = ssi_mst_intr interrupt is active after </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab198f5a41e771445bca4c455e7ce4296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gab198f5a41e771445bca4c455e7ce4296">ALT_SPIM_ISR_MSTIS_E_INACT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab198f5a41e771445bca4c455e7ce4296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3595091a91a56744ca62503279e70df7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga3595091a91a56744ca62503279e70df7">ALT_SPIM_ISR_MSTIS_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga3595091a91a56744ca62503279e70df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e47a831681e3857f1f637b51927fc40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga2e47a831681e3857f1f637b51927fc40">ALT_SPIM_ISR_MSTIS_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga2e47a831681e3857f1f637b51927fc40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d7b1e0de14c36824c1f500dd4707314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga1d7b1e0de14c36824c1f500dd4707314">ALT_SPIM_ISR_MSTIS_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga1d7b1e0de14c36824c1f500dd4707314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449b796f7a39c17f22089bc9c44386ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga449b796f7a39c17f22089bc9c44386ed">ALT_SPIM_ISR_MSTIS_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga449b796f7a39c17f22089bc9c44386ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c95f50ad57a14dc4043f003f2058dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga1c95f50ad57a14dc4043f003f2058dce">ALT_SPIM_ISR_MSTIS_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga1c95f50ad57a14dc4043f003f2058dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78c5dba03dec99cb8cf5afa5e3dc9a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga78c5dba03dec99cb8cf5afa5e3dc9a4e">ALT_SPIM_ISR_MSTIS_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga78c5dba03dec99cb8cf5afa5e3dc9a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b669715c57a3e12bedf00392124be8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga89b669715c57a3e12bedf00392124be8">ALT_SPIM_ISR_MSTIS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga89b669715c57a3e12bedf00392124be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e0f940833ee8dc7a58335a46ece480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga40e0f940833ee8dc7a58335a46ece480">ALT_SPIM_ISR_MSTIS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga40e0f940833ee8dc7a58335a46ece480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2630899a9093be5a0264bbb12100f53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gaf2630899a9093be5a0264bbb12100f53">ALT_SPIM_ISR_MSTIS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:gaf2630899a9093be5a0264bbb12100f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_p_i_m___i_s_r__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#struct_a_l_t___s_p_i_m___i_s_r__s">ALT_SPIM_ISR_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_p_i_m___i_s_r__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga84ad9f1460b345ed2b46505a2bce7289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga84ad9f1460b345ed2b46505a2bce7289">ALT_SPIM_ISR_OFST</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="separator:ga84ad9f1460b345ed2b46505a2bce7289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea3c0d1f9d3e420fca1ecbc867a57b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#gaea3c0d1f9d3e420fca1ecbc867a57b15">ALT_SPIM_ISR_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga84ad9f1460b345ed2b46505a2bce7289">ALT_SPIM_ISR_OFST</a>))</td></tr>
<tr class="separator:gaea3c0d1f9d3e420fca1ecbc867a57b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga2534f1cb7c6f994efea264e452c67d7f"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#struct_a_l_t___s_p_i_m___i_s_r__s">ALT_SPIM_ISR_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga2534f1cb7c6f994efea264e452c67d7f">ALT_SPIM_ISR_t</a></td></tr>
<tr class="separator:ga2534f1cb7c6f994efea264e452c67d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_p_i_m___i_s_r__s" id="struct_a_l_t___s_p_i_m___i_s_r__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SPIM_ISR_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html">ALT_SPIM_ISR</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aedddbab981d08832983e95a6aefb5a9f"></a>const uint32_t</td>
<td class="fieldname">
txeis: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXEIS">Transmit FIFO Empty Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a29ae1bda7c7504df725b3a167e4af07d"></a>const uint32_t</td>
<td class="fieldname">
txois: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXOIS">Transmit FIFO Overflow Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a45400a9dccbc98c991ba95b463cbd923"></a>const uint32_t</td>
<td class="fieldname">
rxuis: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXUIS">Receive FIFO Underflow Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1ef8a268a73ff37836b3a7121b64f3f2"></a>const uint32_t</td>
<td class="fieldname">
rxois: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXOIS">Receive FIFO Overflow Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a95b3b6967e202470b89804a4df1900ac"></a>const uint32_t</td>
<td class="fieldname">
rxfis: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXFIS">Receive FIFO Full Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a675f335d551fa428d5879755c8ef9f82"></a>const uint32_t</td>
<td class="fieldname">
mstis: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_MSTIS">Multi-Master Contention Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5e0df2a444952a7c3dce06d24cabc78a"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 26</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga4f0e9c606182d095ed0efc6531dd6176"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_TXEIS_E_INACT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXEIS">ALT_SPIM_ISR_TXEIS</a></p>
<p>spi_txe_intr interrupt is not active after masking </p>

</div>
</div>
<a class="anchor" id="ga3994c66759a03fadc0c9211b7bdd1384"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_TXEIS_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXEIS">ALT_SPIM_ISR_TXEIS</a></p>
<p>spi_txe_intr interrupt is active after masking </p>

</div>
</div>
<a class="anchor" id="gacec0b5738b071690ec21fc8de8f7cac0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_TXEIS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXEIS">ALT_SPIM_ISR_TXEIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5b48623fd4efae504c97d57c45fb1e5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_TXEIS_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXEIS">ALT_SPIM_ISR_TXEIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9b0b071bb8365991999a1ae59a3b97ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_TXEIS_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXEIS">ALT_SPIM_ISR_TXEIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7992fd414badaf711d170feab689f319"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_TXEIS_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXEIS">ALT_SPIM_ISR_TXEIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga888bbc270bedd5920f561c43a7ba04a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_TXEIS_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXEIS">ALT_SPIM_ISR_TXEIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga73a35a677f5bbb87322b84303933137d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_TXEIS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXEIS">ALT_SPIM_ISR_TXEIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1303ddd804cd86da29cdcb9ea8ccfd5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_TXEIS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXEIS">ALT_SPIM_ISR_TXEIS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab9693364244268053184e38d81e273e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_TXEIS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXEIS">ALT_SPIM_ISR_TXEIS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4a5c74854d60e0c8cc0c15d78b83c55c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_TXOIS_E_INACT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXOIS">ALT_SPIM_ISR_TXOIS</a></p>
<p>spi_txo_intr interrupt is not active after masking </p>

</div>
</div>
<a class="anchor" id="ga0b16b5e71748177aef46dadfb10cc7cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_TXOIS_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXOIS">ALT_SPIM_ISR_TXOIS</a></p>
<p>spi_txo_intr interrupt is active after masking </p>

</div>
</div>
<a class="anchor" id="ga92453349f61716826ece28c4065d0141"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_TXOIS_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXOIS">ALT_SPIM_ISR_TXOIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga52d6faf0250fcbfe18c6ecae8c7597e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_TXOIS_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXOIS">ALT_SPIM_ISR_TXOIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad336590a6fb6dc09eef41ec1e063d4d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_TXOIS_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXOIS">ALT_SPIM_ISR_TXOIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1a2435f09d115c37fcc4c25760ab375d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_TXOIS_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXOIS">ALT_SPIM_ISR_TXOIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga087533e8d433b2986f60135db834c889"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_TXOIS_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXOIS">ALT_SPIM_ISR_TXOIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1937a5a0e9eb8c2a75da54095421fc4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_TXOIS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXOIS">ALT_SPIM_ISR_TXOIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga652eb4d9e4ded466451105d94ce2decb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_TXOIS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXOIS">ALT_SPIM_ISR_TXOIS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaca47975e0c4c8b33928747d31744408c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_TXOIS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_TXOIS">ALT_SPIM_ISR_TXOIS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga48e8efde9ed85501e94451f1a3542330"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXUIS_E_INACT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXUIS">ALT_SPIM_ISR_RXUIS</a></p>
<p>spi_rxu_intr interrupt is not active after masking </p>

</div>
</div>
<a class="anchor" id="gadbd1da09e4ce33ec391c81c4800b1185"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXUIS_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXUIS">ALT_SPIM_ISR_RXUIS</a></p>
<p>spi_rxu_intr interrupt is active after masking </p>

</div>
</div>
<a class="anchor" id="ga9ca47ad616ce5a1cb43dc4c88b92cc40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXUIS_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXUIS">ALT_SPIM_ISR_RXUIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadc023012ca776eb9184402302e199045"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXUIS_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXUIS">ALT_SPIM_ISR_RXUIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga01b536cf1c85e2e11bdc32fc87975b5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXUIS_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXUIS">ALT_SPIM_ISR_RXUIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga12bb62d18890b9fd3b810484e63c59d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXUIS_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXUIS">ALT_SPIM_ISR_RXUIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga146fad5df0a58a2e5a94c71324454a70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXUIS_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXUIS">ALT_SPIM_ISR_RXUIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac8ac6e68a64a2a0816afb8a06ed2dbcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXUIS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXUIS">ALT_SPIM_ISR_RXUIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf7fc9e3bad169afc8466c2104166aef5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXUIS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXUIS">ALT_SPIM_ISR_RXUIS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf9e5c31769c939cb1dc9b59ce0a21895"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXUIS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXUIS">ALT_SPIM_ISR_RXUIS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga606a779ab227d2cc8fe296a1c05803e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXOIS_E_INACT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXOIS">ALT_SPIM_ISR_RXOIS</a></p>
<p>spi_rxo_intr interrupt is not active after masking </p>

</div>
</div>
<a class="anchor" id="ga4ca3ce6a020854f8d865eff178af7b04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXOIS_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXOIS">ALT_SPIM_ISR_RXOIS</a></p>
<p>spi_rxo_intr interrupt is active after masking </p>

</div>
</div>
<a class="anchor" id="ga7ea44680e2cec61d3bae632f06841ba7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXOIS_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXOIS">ALT_SPIM_ISR_RXOIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf5ae5cf3a9eb1ec335ee4a5f64aa7559"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXOIS_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXOIS">ALT_SPIM_ISR_RXOIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga54a150e7a84f617738aefbfceaa92c8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXOIS_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXOIS">ALT_SPIM_ISR_RXOIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8f48056aab5ffe40e85b46c99fd427a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXOIS_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXOIS">ALT_SPIM_ISR_RXOIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga05f827a31629f69b1ba3ad36ac9244d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXOIS_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXOIS">ALT_SPIM_ISR_RXOIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga81b5880d69b739372c26ab61339978cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXOIS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXOIS">ALT_SPIM_ISR_RXOIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaa4287744a027825285b48d2786db7c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXOIS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXOIS">ALT_SPIM_ISR_RXOIS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gafb053f4887f836e2d0ec9e12338bff75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXOIS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXOIS">ALT_SPIM_ISR_RXOIS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga835dbf64c4381610bd2815a9ce3a62c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXFIS_E_INACT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXFIS">ALT_SPIM_ISR_RXFIS</a></p>
<p>spi_rxf_intr interrupt is not active after masking </p>

</div>
</div>
<a class="anchor" id="ga79f08f034e4c448d265de40eb5fbf5b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXFIS_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXFIS">ALT_SPIM_ISR_RXFIS</a></p>
<p>spi_rxf_intr interrupt is full after masking </p>

</div>
</div>
<a class="anchor" id="ga8d499f230a07a8dbb6c1c2e38bcfc1b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXFIS_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXFIS">ALT_SPIM_ISR_RXFIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae561bf46cfb7b42661890a538d28303d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXFIS_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXFIS">ALT_SPIM_ISR_RXFIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa90fc71876822d4d03f44e5a3814cd45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXFIS_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXFIS">ALT_SPIM_ISR_RXFIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1c4f1594e37817268a840c09fce6074e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXFIS_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXFIS">ALT_SPIM_ISR_RXFIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga78d1f4887bd12db0163c48ba521e8067"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXFIS_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXFIS">ALT_SPIM_ISR_RXFIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga97276ebab54291ea4e6ebbc587b06d65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXFIS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXFIS">ALT_SPIM_ISR_RXFIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab164f224add9291c352ef7a140f412ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXFIS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXFIS">ALT_SPIM_ISR_RXFIS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab22057070ec73f41885cc2b695f19fd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_RXFIS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_RXFIS">ALT_SPIM_ISR_RXFIS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab198f5a41e771445bca4c455e7ce4296"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_MSTIS_E_INACT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_MSTIS">ALT_SPIM_ISR_MSTIS</a></p>
<p>0 = ssi_mst_intr interrupt not active after masking </p>

</div>
</div>
<a class="anchor" id="ga3595091a91a56744ca62503279e70df7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_MSTIS_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_MSTIS">ALT_SPIM_ISR_MSTIS</a></p>
<p>1 = ssi_mst_intr interrupt is active after masking </p>

</div>
</div>
<a class="anchor" id="ga2e47a831681e3857f1f637b51927fc40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_MSTIS_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_MSTIS">ALT_SPIM_ISR_MSTIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1d7b1e0de14c36824c1f500dd4707314"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_MSTIS_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_MSTIS">ALT_SPIM_ISR_MSTIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga449b796f7a39c17f22089bc9c44386ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_MSTIS_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_MSTIS">ALT_SPIM_ISR_MSTIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1c95f50ad57a14dc4043f003f2058dce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_MSTIS_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_MSTIS">ALT_SPIM_ISR_MSTIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga78c5dba03dec99cb8cf5afa5e3dc9a4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_MSTIS_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_MSTIS">ALT_SPIM_ISR_MSTIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga89b669715c57a3e12bedf00392124be8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_MSTIS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_MSTIS">ALT_SPIM_ISR_MSTIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga40e0f940833ee8dc7a58335a46ece480"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_MSTIS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_MSTIS">ALT_SPIM_ISR_MSTIS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf2630899a9093be5a0264bbb12100f53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_MSTIS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ALT_SPIM_ISR_MSTIS">ALT_SPIM_ISR_MSTIS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga84ad9f1460b345ed2b46505a2bce7289"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_OFST&#160;&#160;&#160;0x30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html">ALT_SPIM_ISR</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="gaea3c0d1f9d3e420fca1ecbc867a57b15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_ISR_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga84ad9f1460b345ed2b46505a2bce7289">ALT_SPIM_ISR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html">ALT_SPIM_ISR</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga2534f1cb7c6f994efea264e452c67d7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#struct_a_l_t___s_p_i_m___i_s_r__s">ALT_SPIM_ISR_s</a> <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html#ga2534f1cb7c6f994efea264e452c67d7f">ALT_SPIM_ISR_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_p_i_m___i_s_r.html">ALT_SPIM_ISR</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:05 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
