

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_96_1'
================================================================
* Date:           Mon Feb  2 23:38:32 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_96_1  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.98>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:96]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln96_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln96"   --->   Operation 7 'read' 'sext_ln96_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln96_cast = sext i62 %sext_ln96_read"   --->   Operation 8 'sext' 'sext_ln96_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty, void @empty_9, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln96 = store i15 0, i15 %i" [top.cpp:96]   --->   Operation 10 'store' 'store_ln96' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i15 %i" [top.cpp:96]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%icmp_ln96 = icmp_eq  i15 %i_1, i15 16384" [top.cpp:96]   --->   Operation 14 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%add_ln96 = add i15 %i_1, i15 1" [top.cpp:96]   --->   Operation 15 'add' 'add_ln96' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %for.inc.split, void %VITIS_LOOP_106_3.preheader.exitStub" [top.cpp:96]   --->   Operation 16 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i15 %i_1" [top.cpp:96]   --->   Operation 17 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %i_1, i32 4, i32 13" [top.cpp:96]   --->   Operation 18 'partselect' 'lshr_ln' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.86ns)   --->   "%switch_ln98 = switch i4 %trunc_ln96, void %arrayidx410.case.15, i4 0, void %arrayidx410.case.0, i4 1, void %arrayidx410.case.1, i4 2, void %arrayidx410.case.2, i4 3, void %arrayidx410.case.3, i4 4, void %arrayidx410.case.4, i4 5, void %arrayidx410.case.5, i4 6, void %arrayidx410.case.6, i4 7, void %arrayidx410.case.7, i4 8, void %arrayidx410.case.8, i4 9, void %arrayidx410.case.9, i4 10, void %arrayidx410.case.10, i4 11, void %arrayidx410.case.11, i4 12, void %arrayidx410.case.12, i4 13, void %arrayidx410.case.13, i4 14, void %arrayidx410.case.14" [top.cpp:98]   --->   Operation 19 'switch' 'switch_ln98' <Predicate = (!icmp_ln96)> <Delay = 0.86>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln96 = store i15 %add_ln96, i15 %i" [top.cpp:96]   --->   Operation 20 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc" [top.cpp:96]   --->   Operation 21 'br' 'br_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln96_cast" [top.cpp:96]   --->   Operation 22 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (7.30ns)   --->   "%A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:98]   --->   Operation 23 'read' 'A_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i32 %A_addr_read" [top.cpp:98]   --->   Operation 24 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln96)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln97 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [top.cpp:97]   --->   Operation 25 'specpipeline' 'specpipeline_ln97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln96 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384" [top.cpp:96]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [top.cpp:96]   --->   Operation 27 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i10 %lshr_ln" [top.cpp:96]   --->   Operation 28 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 29 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%A_1_addr_41 = getelementptr i24 %A_1_19, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 30 'getelementptr' 'A_1_addr_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i24 %A_2, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 31 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i24 %A_3, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 32 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i24 %A_4, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 33 'getelementptr' 'A_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i24 %A_5, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 34 'getelementptr' 'A_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i24 %A_6, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 35 'getelementptr' 'A_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i24 %A_7, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 36 'getelementptr' 'A_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr i24 %A_8, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 37 'getelementptr' 'A_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr i24 %A_9, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 38 'getelementptr' 'A_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%A_10_addr = getelementptr i24 %A_10, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 39 'getelementptr' 'A_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%A_11_addr = getelementptr i24 %A_11, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 40 'getelementptr' 'A_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%A_12_addr = getelementptr i24 %A_12, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 41 'getelementptr' 'A_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%A_13_addr = getelementptr i24 %A_13, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 42 'getelementptr' 'A_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%A_14_addr = getelementptr i24 %A_14, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 43 'getelementptr' 'A_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%A_15_addr = getelementptr i24 %A_15, i64 0, i64 %zext_ln96" [top.cpp:98]   --->   Operation 44 'getelementptr' 'A_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_14_addr" [top.cpp:98]   --->   Operation 45 'store' 'store_ln98' <Predicate = (trunc_ln96 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 46 'br' 'br_ln98' <Predicate = (trunc_ln96 == 14)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_13_addr" [top.cpp:98]   --->   Operation 47 'store' 'store_ln98' <Predicate = (trunc_ln96 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 48 'br' 'br_ln98' <Predicate = (trunc_ln96 == 13)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_12_addr" [top.cpp:98]   --->   Operation 49 'store' 'store_ln98' <Predicate = (trunc_ln96 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 50 'br' 'br_ln98' <Predicate = (trunc_ln96 == 12)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_11_addr" [top.cpp:98]   --->   Operation 51 'store' 'store_ln98' <Predicate = (trunc_ln96 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 52 'br' 'br_ln98' <Predicate = (trunc_ln96 == 11)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_10_addr" [top.cpp:98]   --->   Operation 53 'store' 'store_ln98' <Predicate = (trunc_ln96 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 54 'br' 'br_ln98' <Predicate = (trunc_ln96 == 10)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_9_addr" [top.cpp:98]   --->   Operation 55 'store' 'store_ln98' <Predicate = (trunc_ln96 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 56 'br' 'br_ln98' <Predicate = (trunc_ln96 == 9)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_8_addr" [top.cpp:98]   --->   Operation 57 'store' 'store_ln98' <Predicate = (trunc_ln96 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 58 'br' 'br_ln98' <Predicate = (trunc_ln96 == 8)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_7_addr" [top.cpp:98]   --->   Operation 59 'store' 'store_ln98' <Predicate = (trunc_ln96 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 60 'br' 'br_ln98' <Predicate = (trunc_ln96 == 7)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_6_addr" [top.cpp:98]   --->   Operation 61 'store' 'store_ln98' <Predicate = (trunc_ln96 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 62 'br' 'br_ln98' <Predicate = (trunc_ln96 == 6)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_5_addr" [top.cpp:98]   --->   Operation 63 'store' 'store_ln98' <Predicate = (trunc_ln96 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 64 'br' 'br_ln98' <Predicate = (trunc_ln96 == 5)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_4_addr" [top.cpp:98]   --->   Operation 65 'store' 'store_ln98' <Predicate = (trunc_ln96 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 66 'br' 'br_ln98' <Predicate = (trunc_ln96 == 4)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_3_addr" [top.cpp:98]   --->   Operation 67 'store' 'store_ln98' <Predicate = (trunc_ln96 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 68 'br' 'br_ln98' <Predicate = (trunc_ln96 == 3)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_2_addr" [top.cpp:98]   --->   Operation 69 'store' 'store_ln98' <Predicate = (trunc_ln96 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 70 'br' 'br_ln98' <Predicate = (trunc_ln96 == 2)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_1_addr_41" [top.cpp:98]   --->   Operation 71 'store' 'store_ln98' <Predicate = (trunc_ln96 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 72 'br' 'br_ln98' <Predicate = (trunc_ln96 == 1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_1_addr" [top.cpp:98]   --->   Operation 73 'store' 'store_ln98' <Predicate = (trunc_ln96 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 74 'br' 'br_ln98' <Predicate = (trunc_ln96 == 0)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln98 = store i24 %trunc_ln98, i10 %A_15_addr" [top.cpp:98]   --->   Operation 75 'store' 'store_ln98' <Predicate = (trunc_ln96 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx410.exit" [top.cpp:98]   --->   Operation 76 'br' 'br_ln98' <Predicate = (trunc_ln96 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.980ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln96', top.cpp:96) of constant 0 on local variable 'i', top.cpp:96 [23]  (0.489 ns)
	'load' operation 15 bit ('i', top.cpp:96) on local variable 'i', top.cpp:96 [26]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln96', top.cpp:96) [28]  (1.002 ns)
	'store' operation 0 bit ('store_ln96', top.cpp:96) of variable 'add_ln96', top.cpp:96 on local variable 'i', top.cpp:96 [107]  (0.489 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('A_addr', top.cpp:96) [32]  (0.000 ns)
	bus read operation ('A_addr_read', top.cpp:98) on port 'A' (top.cpp:98) [55]  (7.300 ns)

 <State 3>: 1.352ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('A_14_addr', top.cpp:98) [53]  (0.000 ns)
	'store' operation 0 bit ('store_ln98', top.cpp:98) of variable 'trunc_ln98', top.cpp:98 on array 'A_14' [59]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
