{
  "module_name": "uncore-interconnect.json",
  "hash_id": "2cc66bf8650733a4f79178d4a2fab6fb9ba95dd1def3e61b1c4bc4ef4b32a4ea",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/tigerlake/uncore-interconnect.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"UNC_ARB_COH_TRK_REQUESTS.ALL\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_ARB_COH_TRK_REQUESTS.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"ARB\"\n    },\n    {\n        \"BriefDescription\": \"Each cycle counts number of any coherent request at memory controller that were issued by any core.\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"UNC_ARB_DAT_OCCUPANCY.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"ARB\"\n    },\n    {\n        \"BriefDescription\": \"Each cycle counts number of coherent reads pending on data return from memory controller that were issued by any core.\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"UNC_ARB_DAT_OCCUPANCY.RD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"ARB\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_ARB_REQ_TRK_REQUEST.DRD\",\n        \"EventCode\": \"0x81\",\n        \"EventName\": \"UNC_ARB_DAT_REQUESTS.RD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"ARB\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_ARB_DAT_OCCUPANCY.ALL\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"UNC_ARB_IFA_OCCUPANCY.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"ARB\"\n    },\n    {\n        \"BriefDescription\": \"Each cycle count number of 'valid' coherent Data Read entries . Such entry is defined as valid when it is allocated till deallocation. Doesn't include prefetches [This event is alias to UNC_ARB_TRK_OCCUPANCY.RD]\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_ARB_REQ_TRK_OCCUPANCY.DRD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"ARB\"\n    },\n    {\n        \"BriefDescription\": \"Number of all coherent Data Read entries. Doesn't include prefetches [This event is alias to UNC_ARB_TRK_REQUESTS.RD]\",\n        \"EventCode\": \"0x81\",\n        \"EventName\": \"UNC_ARB_REQ_TRK_REQUEST.DRD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"ARB\"\n    },\n    {\n        \"BriefDescription\": \"Each cycle count number of all outgoing valid entries in ReqTrk. Such entry is defined as valid from it's allocation in ReqTrk till deallocation. Accounts for Coherent and non-coherent traffic.\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_ARB_TRK_OCCUPANCY.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"ARB\"\n    },\n    {\n        \"BriefDescription\": \"Each cycle count number of 'valid' coherent Data Read entries . Such entry is defined as valid when it is allocated till deallocation. Doesn't include prefetches [This event is alias to UNC_ARB_REQ_TRK_OCCUPANCY.DRD]\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_ARB_TRK_OCCUPANCY.RD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"ARB\"\n    },\n    {\n        \"BriefDescription\": \"UNC_ARB_TRK_REQUESTS.ALL\",\n        \"EventCode\": \"0x81\",\n        \"EventName\": \"UNC_ARB_TRK_REQUESTS.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"ARB\"\n    },\n    {\n        \"BriefDescription\": \"Number of all coherent Data Read entries. Doesn't include prefetches [This event is alias to UNC_ARB_REQ_TRK_REQUEST.DRD]\",\n        \"EventCode\": \"0x81\",\n        \"EventName\": \"UNC_ARB_TRK_REQUESTS.RD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"ARB\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}