

================================================================
== Vitis HLS Report for 'conv1d_0'
================================================================
* Date:           Fri Aug 30 03:01:48 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.131 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3782|     3782|  37.820 us|  37.820 us|  3782|  3782|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1_VITIS_LOOP_28_2  |     3780|     3780|         7|          2|          1|  1888|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln26 = store i11 0, i11 %indvar_flatten" [vitis_test/nnet/core.cpp:26]   --->   Operation 13 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln26 = store i7 0, i7 %i" [vitis_test/nnet/core.cpp:26]   --->   Operation 14 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln26 = store i5 0, i5 %j" [vitis_test/nnet/core.cpp:26]   --->   Operation 15 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body4" [vitis_test/nnet/core.cpp:26]   --->   Operation 16 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [vitis_test/nnet/core.cpp:26]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.94ns)   --->   "%icmp_ln26 = icmp_eq  i11 %indvar_flatten_load, i11 1888" [vitis_test/nnet/core.cpp:26]   --->   Operation 19 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%add_ln26 = add i11 %indvar_flatten_load, i11 1" [vitis_test/nnet/core.cpp:26]   --->   Operation 20 'add' 'add_ln26' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc35, void %for.end37" [vitis_test/nnet/core.cpp:26]   --->   Operation 21 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [vitis_test/nnet/core.cpp:28]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i7 %i"   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.75ns)   --->   "%icmp_ln28 = icmp_eq  i5 %j_load, i5 16" [vitis_test/nnet/core.cpp:28]   --->   Operation 24 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.41ns)   --->   "%select_ln26 = select i1 %icmp_ln28, i5 0, i5 %j_load" [vitis_test/nnet/core.cpp:26]   --->   Operation 25 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.77ns)   --->   "%add_ln1271 = add i7 %i_load, i7 1"   --->   Operation 26 'add' 'add_ln1271' <Predicate = (!icmp_ln26)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.36ns)   --->   "%select_ln26_1 = select i1 %icmp_ln28, i7 %add_ln1271, i7 %i_load" [vitis_test/nnet/core.cpp:26]   --->   Operation 27 'select' 'select_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %select_ln26_1, i4 0" [vitis_test/nnet/core.cpp:38]   --->   Operation 28 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %select_ln26_1" [vitis_test/nnet/core.cpp:26]   --->   Operation 29 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i16 %input_0, i64 0, i64 %zext_ln26"   --->   Operation 30 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%input_0_load = load i7 %input_0_addr" [vitis_test/nnet/core.cpp:26]   --->   Operation 31 'load' 'input_0_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_1 : Operation 32 [1/1] (0.77ns)   --->   "%add_ln1271_1 = add i7 %i_load, i7 2"   --->   Operation 32 'add' 'add_ln1271_1' <Predicate = (!icmp_ln26)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.36ns)   --->   "%select_ln26_2 = select i1 %icmp_ln28, i7 %add_ln1271_1, i7 %add_ln1271" [vitis_test/nnet/core.cpp:26]   --->   Operation 33 'select' 'select_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i7 %select_ln26_2" [vitis_test/nnet/core.cpp:26]   --->   Operation 34 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr i16 %input_0, i64 0, i64 %zext_ln26_1"   --->   Operation 35 'getelementptr' 'input_0_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%input_0_load_1 = load i7 %input_0_addr_1" [vitis_test/nnet/core.cpp:26]   --->   Operation 36 'load' 'input_0_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_1 : Operation 37 [1/1] (0.77ns)   --->   "%add_ln1271_2 = add i7 %i_load, i7 3"   --->   Operation 37 'add' 'add_ln1271_2' <Predicate = (!icmp_ln26)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.36ns)   --->   "%select_ln26_3 = select i1 %icmp_ln28, i7 %add_ln1271_2, i7 %add_ln1271_1" [vitis_test/nnet/core.cpp:26]   --->   Operation 38 'select' 'select_ln26_3' <Predicate = (!icmp_ln26)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_cast = zext i5 %select_ln26" [vitis_test/nnet/core.cpp:26]   --->   Operation 39 'zext' 'j_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i5 %select_ln26" [vitis_test/nnet/core.cpp:38]   --->   Operation 40 'zext' 'zext_ln38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%add_ln38 = add i11 %tmp, i11 %zext_ln38" [vitis_test/nnet/core.cpp:38]   --->   Operation 41 'add' 'add_ln38' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv1d_0_weights_V_0_0_addr = getelementptr i8 %conv1d_0_weights_V_0_0, i64 0, i64 %j_cast"   --->   Operation 42 'getelementptr' 'conv1d_0_weights_V_0_0_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.67ns)   --->   "%conv1d_0_weights_V_0_0_load = load i4 %conv1d_0_weights_V_0_0_addr"   --->   Operation 43 'load' 'conv1d_0_weights_V_0_0_load' <Predicate = (!icmp_ln26)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv1d_0_weights_V_1_0_addr = getelementptr i8 %conv1d_0_weights_V_1_0, i64 0, i64 %j_cast"   --->   Operation 44 'getelementptr' 'conv1d_0_weights_V_1_0_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.67ns)   --->   "%conv1d_0_weights_V_1_0_load = load i4 %conv1d_0_weights_V_1_0_addr"   --->   Operation 45 'load' 'conv1d_0_weights_V_1_0_load' <Predicate = (!icmp_ln26)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_1 : Operation 46 [1/1] (0.78ns)   --->   "%add_ln28 = add i5 %select_ln26, i5 1" [vitis_test/nnet/core.cpp:28]   --->   Operation 46 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln28 = store i11 %add_ln26, i11 %indvar_flatten" [vitis_test/nnet/core.cpp:28]   --->   Operation 47 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln28 = store i7 %select_ln26_1, i7 %i" [vitis_test/nnet/core.cpp:28]   --->   Operation 48 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln28 = store i5 %add_ln28, i5 %j" [vitis_test/nnet/core.cpp:28]   --->   Operation 49 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%input_0_load = load i7 %input_0_addr" [vitis_test/nnet/core.cpp:26]   --->   Operation 50 'load' 'input_0_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i16 %input_0_load" [vitis_test/nnet/core.cpp:26]   --->   Operation 51 'sext' 'sext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%input_0_load_1 = load i7 %input_0_addr_1" [vitis_test/nnet/core.cpp:26]   --->   Operation 52 'load' 'input_0_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i7 %select_ln26_3" [vitis_test/nnet/core.cpp:26]   --->   Operation 53 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr i16 %input_0, i64 0, i64 %zext_ln26_2"   --->   Operation 54 'getelementptr' 'input_0_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (1.23ns)   --->   "%input_0_load_2 = load i7 %input_0_addr_2" [vitis_test/nnet/core.cpp:26]   --->   Operation 55 'load' 'input_0_load_2' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_2 : Operation 56 [1/2] (0.67ns)   --->   "%conv1d_0_weights_V_0_0_load = load i4 %conv1d_0_weights_V_0_0_addr"   --->   Operation 56 'load' 'conv1d_0_weights_V_0_0_load' <Predicate = (!icmp_ln26)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i8 %conv1d_0_weights_V_0_0_load"   --->   Operation 57 'sext' 'sext_ln1273' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 58 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i24 %sext_ln26, i24 %sext_ln1273"   --->   Operation 58 'mul' 'mul_ln1273' <Predicate = (!icmp_ln26)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/2] (0.67ns)   --->   "%conv1d_0_weights_V_1_0_load = load i4 %conv1d_0_weights_V_1_0_addr"   --->   Operation 59 'load' 'conv1d_0_weights_V_1_0_load' <Predicate = (!icmp_ln26)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i16 %input_0_load_1" [vitis_test/nnet/core.cpp:26]   --->   Operation 60 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (1.23ns)   --->   "%input_0_load_2 = load i7 %input_0_addr_2" [vitis_test/nnet/core.cpp:26]   --->   Operation 61 'load' 'input_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_3 : Operation 62 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i24 %sext_ln26, i24 %sext_ln1273"   --->   Operation 62 'mul' 'mul_ln1273' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i8 %conv1d_0_weights_V_1_0_load"   --->   Operation 63 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347)   --->   "%mul_ln813 = mul i24 %sext_ln26_1, i24 %sext_ln1273_1"   --->   Operation 64 'mul' 'mul_ln813' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%conv1d_0_weights_V_2_0_addr = getelementptr i8 %conv1d_0_weights_V_2_0, i64 0, i64 %j_cast"   --->   Operation 65 'getelementptr' 'conv1d_0_weights_V_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (0.67ns)   --->   "%conv1d_0_weights_V_2_0_load = load i4 %conv1d_0_weights_V_2_0_addr"   --->   Operation 66 'load' 'conv1d_0_weights_V_2_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 4 <SV = 3> <Delay = 1.67>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i16 %input_0_load_2" [vitis_test/nnet/core.cpp:26]   --->   Operation 67 'sext' 'sext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i24 %sext_ln26, i24 %sext_ln1273"   --->   Operation 68 'mul' 'mul_ln1273' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347)   --->   "%mul_ln813 = mul i24 %sext_ln26_1, i24 %sext_ln1273_1"   --->   Operation 69 'mul' 'mul_ln813' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/2] (0.67ns)   --->   "%conv1d_0_weights_V_2_0_load = load i4 %conv1d_0_weights_V_2_0_addr"   --->   Operation 70 'load' 'conv1d_0_weights_V_2_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i8 %conv1d_0_weights_V_2_0_load"   --->   Operation 71 'sext' 'sext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_15)   --->   "%mul_ln813_1 = mul i24 %sext_ln26_2, i24 %sext_ln1273_2"   --->   Operation 72 'mul' 'mul_ln813_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 73 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i24 %sext_ln26, i24 %sext_ln1273"   --->   Operation 73 'mul' 'mul_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln1273, i32 8, i32 23"   --->   Operation 74 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0"   --->   Operation 75 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347)   --->   "%mul_ln813 = mul i24 %sext_ln26_1, i24 %sext_ln1273_1"   --->   Operation 76 'mul' 'mul_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 77 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347 = add i24 %mul_ln813, i24 %and_ln"   --->   Operation 77 'add' 'add_ln1347' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 78 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_15)   --->   "%mul_ln813_1 = mul i24 %sext_ln26_2, i24 %sext_ln1273_2"   --->   Operation 78 'mul' 'mul_ln813_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%conv1d_0_biases_V_addr = getelementptr i7 %conv1d_0_biases_V, i64 0, i64 %j_cast"   --->   Operation 79 'getelementptr' 'conv1d_0_biases_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (0.67ns)   --->   "%conv1d_0_biases_V_load = load i4 %conv1d_0_biases_V_addr"   --->   Operation 80 'load' 'conv1d_0_biases_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [vitis_test/nnet/core.cpp:41]   --->   Operation 104 'ret' 'ret_ln41' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 81 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347 = add i24 %mul_ln813, i24 %and_ln"   --->   Operation 81 'add' 'add_ln1347' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347, i32 8, i32 23"   --->   Operation 82 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%and_ln838_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0"   --->   Operation 83 'bitconcatenate' 'and_ln838_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_15)   --->   "%mul_ln813_1 = mul i24 %sext_ln26_2, i24 %sext_ln1273_2"   --->   Operation 84 'mul' 'mul_ln813_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 85 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_15 = add i24 %mul_ln813_1, i24 %and_ln838_s"   --->   Operation 85 'add' 'add_ln1347_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 86 [1/2] (0.67ns)   --->   "%conv1d_0_biases_V_load = load i4 %conv1d_0_biases_V_addr"   --->   Operation 86 'load' 'conv1d_0_biases_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_26_1_VITIS_LOOP_28_2_str"   --->   Operation 87 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1888, i64 1888, i64 1888"   --->   Operation 88 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 89 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i11 %add_ln38" [vitis_test/nnet/core.cpp:38]   --->   Operation 90 'zext' 'zext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i15 %output_r, i64 0, i64 %zext_ln38_1" [vitis_test/nnet/core.cpp:38]   --->   Operation 91 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [vitis_test/nnet/core.cpp:28]   --->   Operation 92 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_15 = add i24 %mul_ln813_1, i24 %and_ln838_s"   --->   Operation 93 'add' 'add_ln1347_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_15, i32 8, i32 23"   --->   Operation 94 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%conv1d_0_biases_V_load_cast = sext i7 %conv1d_0_biases_V_load"   --->   Operation 95 'sext' 'conv1d_0_biases_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln1347_15, i32 8, i32 22"   --->   Operation 96 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i7 %conv1d_0_biases_V_load"   --->   Operation 97 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.85ns)   --->   "%x_V = add i16 %trunc_ln, i16 %conv1d_0_biases_V_load_cast"   --->   Operation 98 'add' 'x_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.84ns)   --->   "%add_ln17 = add i15 %trunc_ln1, i15 %sext_ln813" [vitis_test/nnet/core.cpp:17]   --->   Operation 99 'add' 'add_ln17' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (1.10ns)   --->   "%icmp_ln1649 = icmp_sgt  i16 %x_V, i16 0"   --->   Operation 100 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.29ns)   --->   "%select_ln20 = select i1 %icmp_ln1649, i15 %add_ln17, i15 0" [vitis_test/nnet/core.cpp:20]   --->   Operation 101 'select' 'select_ln20' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln38 = store i15 %select_ln20, i11 %output_addr" [vitis_test/nnet/core.cpp:38]   --->   Operation 102 'store' 'store_ln38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 1888> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.body4" [vitis_test/nnet/core.cpp:28]   --->   Operation 103 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.38ns
The critical path consists of the following:
	'alloca' operation ('j') [7]  (0 ns)
	'load' operation ('j_load', vitis_test/nnet/core.cpp:28) on local variable 'j' [21]  (0 ns)
	'icmp' operation ('icmp_ln28', vitis_test/nnet/core.cpp:28) [25]  (0.753 ns)
	'select' operation ('select_ln26', vitis_test/nnet/core.cpp:26) [26]  (0.414 ns)
	'add' operation ('add_ln28', vitis_test/nnet/core.cpp:28) [82]  (0.789 ns)
	'store' operation ('store_ln28', vitis_test/nnet/core.cpp:28) of variable 'add_ln28', vitis_test/nnet/core.cpp:28 on local variable 'j' [85]  (0.427 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'load' operation ('input_0_load', vitis_test/nnet/core.cpp:26) on array 'input_0' [32]  (1.24 ns)
	'mul' operation of DSP[56] ('mul_ln1273') [56]  (0.535 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'load' operation ('input_0_load_2', vitis_test/nnet/core.cpp:26) on array 'input_0' [44]  (1.24 ns)

 <State 4>: 1.67ns
The critical path consists of the following:
	'load' operation ('conv1d_0_weights_V_2_0_load') on array 'conv1d_0_weights_V_2_0' [67]  (0.677 ns)
	'mul' operation of DSP[70] ('mul_ln813_1') [69]  (0.996 ns)

 <State 5>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[70] ('mul_ln813_1') [69]  (0.996 ns)

 <State 6>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[63] ('add_ln1347') [63]  (0.645 ns)
	'add' operation of DSP[70] ('add_ln1347_15') [70]  (0.645 ns)

 <State 7>: 4.13ns
The critical path consists of the following:
	'add' operation of DSP[70] ('add_ln1347_15') [70]  (0.645 ns)
	'add' operation ('x.V') [77]  (0.853 ns)
	'icmp' operation ('icmp_ln1649') [79]  (1.1 ns)
	'select' operation ('select_ln20', vitis_test/nnet/core.cpp:20) [80]  (0.294 ns)
	'store' operation ('store_ln38', vitis_test/nnet/core.cpp:38) of variable 'select_ln20', vitis_test/nnet/core.cpp:20 on array 'output_r' [81]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
