WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2529052 heartbeat IPC: 3.954 cumulative IPC: 3.954 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5029052 heartbeat IPC: 4 cumulative IPC: 3.977 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6279053 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6279053 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 11072716 heartbeat IPC: 1.655 cumulative IPC: 1.043 (Simulation time: 00 hr 01 min 05 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_402.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 19115386 heartbeat IPC: 1.243 cumulative IPC: 1.169 (Simulation time: 00 hr 01 min 41 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 30828188 heartbeat IPC: 0.8538 cumulative IPC: 1.018 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 40225997 heartbeat IPC: 1.064 cumulative IPC: 1.031 (Simulation time: 00 hr 03 min 07 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 48865556 heartbeat IPC: 1.157 cumulative IPC: 1.057 (Simulation time: 00 hr 03 min 45 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_402.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000001 cycles: 59916779 heartbeat IPC: 0.9049 cumulative IPC: 1.025 (Simulation time: 00 hr 04 min 30 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 69346723 heartbeat IPC: 1.06 cumulative IPC: 1.031 (Simulation time: 00 hr 05 min 09 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 78951178 heartbeat IPC: 1.041 cumulative IPC: 1.032 (Simulation time: 00 hr 05 min 49 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_402.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000002 cycles: 86912789 heartbeat IPC: 1.256 cumulative IPC: 1.054 (Simulation time: 00 hr 06 min 25 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 98495283 heartbeat IPC: 0.8634 cumulative IPC: 1.03 (Simulation time: 00 hr 07 min 11 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 96913426 cumulative IPC: 1.032 (Simulation time: 00 hr 07 min 31 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 96913426 cumulative IPC: 1.032 (Simulation time: 00 hr 07 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_402.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.032 instructions: 100000002 cycles: 96913426
CPU 0 Branch Prediction Accuracy: 82.71% MPKI: 26.67 Average ROB Occupancy at Mispredict: 17.25
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0177
BRANCH_INDIRECT: 0.648
BRANCH_CONDITIONAL: 25.9
BRANCH_DIRECT_CALL: 0.0488
BRANCH_INDIRECT_CALL: 0.0171
BRANCH_RETURN: 0.0274

LLC TOTAL        ACCESS:     633096 HIT:     215051 MISS:     418045
LLC LOAD         ACCESS:     279156 HIT:      14749 MISS:     264407
LLC RFO          ACCESS:     171175 HIT:      21306 MISS:     149869
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     180127 HIT:     178683 MISS:       1444
LLC TRANSLATION  ACCESS:       2638 HIT:        313 MISS:       2325
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 248.2 cycles
cpu0_DTLB TOTAL        ACCESS:   19150361 HIT:   19108336 MISS:      42025
cpu0_DTLB LOAD         ACCESS:   19150361 HIT:   19108336 MISS:      42025
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.73 cycles
cpu0_ITLB TOTAL        ACCESS:     140405 HIT:     130506 MISS:       9899
cpu0_ITLB LOAD         ACCESS:     140405 HIT:     130506 MISS:       9899
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 21.71 cycles
cpu0_L1D TOTAL        ACCESS:   21694052 HIT:   20056984 MISS:    1637068
cpu0_L1D LOAD         ACCESS:   13865934 HIT:   13006190 MISS:     859744
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    7819189 HIT:    7046030 MISS:     773159
cpu0_L1D TRANSLATION  ACCESS:       8929 HIT:       4764 MISS:       4165
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 63.62 cycles
cpu0_L1I TOTAL        ACCESS:     156303 HIT:     108928 MISS:      47375
cpu0_L1I LOAD         ACCESS:     156303 HIT:     108928 MISS:      47375
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 99.08 cycles
cpu0_L2C TOTAL        ACCESS:     754528 HIT:     298811 MISS:     455717
cpu0_L2C LOAD         ACCESS:     372266 HIT:      93110 MISS:     279156
cpu0_L2C RFO          ACCESS:     178614 HIT:       7439 MISS:     171175
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     199492 HIT:     196744 MISS:       2748
cpu0_L2C TRANSLATION  ACCESS:       4156 HIT:       1518 MISS:       2638
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 248.5 cycles
cpu0_STLB TOTAL        ACCESS:      21189 HIT:      12624 MISS:       8565
cpu0_STLB LOAD         ACCESS:      21189 HIT:      12624 MISS:       8565
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 110.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     214596
  ROW_BUFFER_MISS:     201998
 AVG DBUS CONGESTED CYCLE: 3.947
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      26149
  FULL:     143822
