###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        70631   # Number of WRITE/WRITEP commands
num_reads_done                 =      1336132   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1019961   # Number of read row buffer hits
num_read_cmds                  =      1336128   # Number of READ/READP commands
num_writes_done                =        70636   # Number of read requests issued
num_write_row_hits             =        42711   # Number of write row buffer hits
num_act_cmds                   =       345982   # Number of ACT commands
num_pre_cmds                   =       345954   # Number of PRE commands
num_ondemand_pres              =       321478   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9493747   # Cyles of rank active rank.0
rank_active_cycles.1           =      9272462   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       506253   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       727538   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1327578   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        27182   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9466   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5304   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6050   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4183   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1601   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1552   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1405   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          657   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21806   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            9   # Write cmd latency (cycles)
write_latency[60-79]           =           19   # Write cmd latency (cycles)
write_latency[80-99]           =           57   # Write cmd latency (cycles)
write_latency[100-119]         =           64   # Write cmd latency (cycles)
write_latency[120-139]         =          101   # Write cmd latency (cycles)
write_latency[140-159]         =          175   # Write cmd latency (cycles)
write_latency[160-179]         =          271   # Write cmd latency (cycles)
write_latency[180-199]         =          438   # Write cmd latency (cycles)
write_latency[200-]            =        69495   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       329290   # Read request latency (cycles)
read_latency[40-59]            =       131641   # Read request latency (cycles)
read_latency[60-79]            =       150739   # Read request latency (cycles)
read_latency[80-99]            =        89126   # Read request latency (cycles)
read_latency[100-119]          =        74901   # Read request latency (cycles)
read_latency[120-139]          =        68524   # Read request latency (cycles)
read_latency[140-159]          =        54866   # Read request latency (cycles)
read_latency[160-179]          =        46946   # Read request latency (cycles)
read_latency[180-199]          =        39784   # Read request latency (cycles)
read_latency[200-]             =       350307   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   3.5259e+08   # Write energy
read_energy                    =  5.38727e+09   # Read energy
act_energy                     =  9.46607e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.43001e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.49218e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9241e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78602e+09   # Active standby energy rank.1
average_read_latency           =      181.065   # Average read request latency (cycles)
average_interarrival           =      7.10841   # Average request interarrival latency (cycles)
total_energy                   =  1.96934e+10   # Total energy (pJ)
average_power                  =      1969.34   # Average power (mW)
average_bandwidth              =      12.0044   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        68644   # Number of WRITE/WRITEP commands
num_reads_done                 =      1342144   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1045478   # Number of read row buffer hits
num_read_cmds                  =      1342142   # Number of READ/READP commands
num_writes_done                =        68680   # Number of read requests issued
num_write_row_hits             =        43402   # Number of write row buffer hits
num_act_cmds                   =       323596   # Number of ACT commands
num_pre_cmds                   =       323566   # Number of PRE commands
num_ondemand_pres              =       299014   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9371445   # Cyles of rank active rank.0
rank_active_cycles.1           =      9337496   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       628555   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       662504   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1330628   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        27871   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9438   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5308   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6284   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4198   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1638   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1599   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1391   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          777   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21757   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           10   # Write cmd latency (cycles)
write_latency[40-59]           =           11   # Write cmd latency (cycles)
write_latency[60-79]           =           34   # Write cmd latency (cycles)
write_latency[80-99]           =           44   # Write cmd latency (cycles)
write_latency[100-119]         =           81   # Write cmd latency (cycles)
write_latency[120-139]         =          138   # Write cmd latency (cycles)
write_latency[140-159]         =          222   # Write cmd latency (cycles)
write_latency[160-179]         =          361   # Write cmd latency (cycles)
write_latency[180-199]         =          562   # Write cmd latency (cycles)
write_latency[200-]            =        67179   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       361883   # Read request latency (cycles)
read_latency[40-59]            =       140419   # Read request latency (cycles)
read_latency[60-79]            =       153504   # Read request latency (cycles)
read_latency[80-99]            =        90877   # Read request latency (cycles)
read_latency[100-119]          =        75048   # Read request latency (cycles)
read_latency[120-139]          =        68674   # Read request latency (cycles)
read_latency[140-159]          =        53624   # Read request latency (cycles)
read_latency[160-179]          =        45292   # Read request latency (cycles)
read_latency[180-199]          =        38438   # Read request latency (cycles)
read_latency[200-]             =       314377   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.42671e+08   # Write energy
read_energy                    =  5.41152e+09   # Read energy
act_energy                     =  8.85359e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.01706e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.18002e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84778e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.8266e+09   # Active standby energy rank.1
average_read_latency           =      165.592   # Average read request latency (cycles)
average_interarrival           =      7.08772   # Average request interarrival latency (cycles)
total_energy                   =  1.96383e+10   # Total energy (pJ)
average_power                  =      1963.83   # Average power (mW)
average_bandwidth              =       12.039   # Average bandwidth
