
Loading design for application trce from file barrelrlr00_barrelrlr0.ncd.
Design name: barrelrLR00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Thu Mar 24 10:53:04 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o barrelrLR00_barrelrLR0.twr -gui -msgset C:/Users/braya/Downloads/06-proyectDiamond-1erParc/23-barrelrLR00/promote.xml barrelrLR00_barrelrLR0.ncd barrelrLR00_barrelrLR0.prf 
Design file:     barrelrlr00_barrelrlr0.ncd
Preference file: barrelrlr00_barrelrlr0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "S00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 467.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[2]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[21]  (to S00/sclk +)

   Delay:              13.384ns  (48.2% logic, 51.8% route), 20 logic levels.

 Constraint Details:

     13.384ns physical path delay S00/D01/SLICE_13 to S00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.235ns

 Physical Path Details:

      Data path S00/D01/SLICE_13 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C15B.CLK to     R23C15B.Q1 S00/D01/SLICE_13 (from S00/sclk)
ROUTE         2     1.230     R23C15B.Q1 to     R22C15B.A1 S00/D01/sdiv[2]
CTOF_DEL    ---     0.452     R22C15B.A1 to     R22C15B.F1 S00/D01/SLICE_49
ROUTE         2     0.555     R22C15B.F1 to     R22C16D.D1 S00/D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R22C16D.D1 to     R22C16D.F1 S00/D01/SLICE_42
ROUTE         2     0.667     R22C16D.F1 to     R22C16A.C0 S00/D01/N_24_9
CTOF_DEL    ---     0.452     R22C16A.C0 to     R22C16A.F0 S00/D01/SLICE_41
ROUTE         1     0.541     R22C16A.F0 to     R21C16C.D0 S00/D01/N_21
CTOF_DEL    ---     0.452     R21C16C.D0 to     R21C16C.F0 S00/D01/SLICE_39
ROUTE         1     0.656     R21C16C.F0 to     R21C17C.C0 S00/D01/sdiv50
CTOF_DEL    ---     0.452     R21C17C.C0 to     R21C17C.F0 S00/D01/SLICE_33
ROUTE         2     1.035     R21C17C.F0 to     R21C18C.C1 S00/D01/un1_sdiv69_1
CTOF_DEL    ---     0.452     R21C18C.C1 to     R21C18C.F1 S00/D01/SLICE_23
ROUTE         2     0.571     R21C18C.F1 to     R22C18B.D0 S00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R22C18B.D0 to     R22C18B.F0 S00/D01/SLICE_27
ROUTE         1     1.674     R22C18B.F0 to     R23C15A.A0 S00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R23C15A.A0 to    R23C15A.FCO S00/D01/SLICE_14
ROUTE         1     0.000    R23C15A.FCO to    R23C15B.FCI S00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C15B.FCI to    R23C15B.FCO S00/D01/SLICE_13
ROUTE         1     0.000    R23C15B.FCO to    R23C15C.FCI S00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C15C.FCI to    R23C15C.FCO S00/D01/SLICE_12
ROUTE         1     0.000    R23C15C.FCO to    R23C15D.FCI S00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C15D.FCI to    R23C15D.FCO S00/D01/SLICE_11
ROUTE         1     0.000    R23C15D.FCO to    R23C16A.FCI S00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C16A.FCI to    R23C16A.FCO S00/D01/SLICE_10
ROUTE         1     0.000    R23C16A.FCO to    R23C16B.FCI S00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C16B.FCI to    R23C16B.FCO S00/D01/SLICE_9
ROUTE         1     0.000    R23C16B.FCO to    R23C16C.FCI S00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C16C.FCI to    R23C16C.FCO S00/D01/SLICE_8
ROUTE         1     0.000    R23C16C.FCO to    R23C16D.FCI S00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C16D.FCI to    R23C16D.FCO S00/D01/SLICE_7
ROUTE         1     0.000    R23C16D.FCO to    R23C17A.FCI S00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C17A.FCI to    R23C17A.FCO S00/D01/SLICE_6
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI S00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO S00/D01/SLICE_5
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI S00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO S00/D01/SLICE_4
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI S00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C17D.FCI to     R23C17D.F0 S00/D01/SLICE_3
ROUTE         1     0.000     R23C17D.F0 to    R23C17D.DI0 S00/D01/sdiv_11[21] (to S00/sclk)
                  --------
                   13.384   (48.2% logic, 51.8% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C15B.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C17D.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.266ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[5]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[21]  (to S00/sclk +)

   Delay:              13.353ns  (48.3% logic, 51.7% route), 20 logic levels.

 Constraint Details:

     13.353ns physical path delay S00/D01/SLICE_11 to S00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.266ns

 Physical Path Details:

      Data path S00/D01/SLICE_11 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C15D.CLK to     R23C15D.Q0 S00/D01/SLICE_11 (from S00/sclk)
ROUTE         2     0.889     R23C15D.Q0 to     R22C15B.B0 S00/D01/sdiv[5]
CTOF_DEL    ---     0.452     R22C15B.B0 to     R22C15B.F0 S00/D01/SLICE_49
ROUTE         2     0.865     R22C15B.F0 to     R22C16D.A1 S00/D01/sdiv15lto19_i_a2_16_5
CTOF_DEL    ---     0.452     R22C16D.A1 to     R22C16D.F1 S00/D01/SLICE_42
ROUTE         2     0.667     R22C16D.F1 to     R22C16A.C0 S00/D01/N_24_9
CTOF_DEL    ---     0.452     R22C16A.C0 to     R22C16A.F0 S00/D01/SLICE_41
ROUTE         1     0.541     R22C16A.F0 to     R21C16C.D0 S00/D01/N_21
CTOF_DEL    ---     0.452     R21C16C.D0 to     R21C16C.F0 S00/D01/SLICE_39
ROUTE         1     0.656     R21C16C.F0 to     R21C17C.C0 S00/D01/sdiv50
CTOF_DEL    ---     0.452     R21C17C.C0 to     R21C17C.F0 S00/D01/SLICE_33
ROUTE         2     1.035     R21C17C.F0 to     R21C18C.C1 S00/D01/un1_sdiv69_1
CTOF_DEL    ---     0.452     R21C18C.C1 to     R21C18C.F1 S00/D01/SLICE_23
ROUTE         2     0.571     R21C18C.F1 to     R22C18B.D0 S00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R22C18B.D0 to     R22C18B.F0 S00/D01/SLICE_27
ROUTE         1     1.674     R22C18B.F0 to     R23C15A.A0 S00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R23C15A.A0 to    R23C15A.FCO S00/D01/SLICE_14
ROUTE         1     0.000    R23C15A.FCO to    R23C15B.FCI S00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C15B.FCI to    R23C15B.FCO S00/D01/SLICE_13
ROUTE         1     0.000    R23C15B.FCO to    R23C15C.FCI S00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C15C.FCI to    R23C15C.FCO S00/D01/SLICE_12
ROUTE         1     0.000    R23C15C.FCO to    R23C15D.FCI S00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C15D.FCI to    R23C15D.FCO S00/D01/SLICE_11
ROUTE         1     0.000    R23C15D.FCO to    R23C16A.FCI S00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C16A.FCI to    R23C16A.FCO S00/D01/SLICE_10
ROUTE         1     0.000    R23C16A.FCO to    R23C16B.FCI S00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C16B.FCI to    R23C16B.FCO S00/D01/SLICE_9
ROUTE         1     0.000    R23C16B.FCO to    R23C16C.FCI S00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C16C.FCI to    R23C16C.FCO S00/D01/SLICE_8
ROUTE         1     0.000    R23C16C.FCO to    R23C16D.FCI S00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C16D.FCI to    R23C16D.FCO S00/D01/SLICE_7
ROUTE         1     0.000    R23C16D.FCO to    R23C17A.FCI S00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C17A.FCI to    R23C17A.FCO S00/D01/SLICE_6
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI S00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO S00/D01/SLICE_5
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI S00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO S00/D01/SLICE_4
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI S00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C17D.FCI to     R23C17D.F0 S00/D01/SLICE_3
ROUTE         1     0.000     R23C17D.F0 to    R23C17D.DI0 S00/D01/sdiv_11[21] (to S00/sclk)
                  --------
                   13.353   (48.3% logic, 51.7% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C15D.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C17D.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.275ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[6]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[21]  (to S00/sclk +)

   Delay:              13.344ns  (48.4% logic, 51.6% route), 20 logic levels.

 Constraint Details:

     13.344ns physical path delay S00/D01/SLICE_11 to S00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.275ns

 Physical Path Details:

      Data path S00/D01/SLICE_11 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C15D.CLK to     R23C15D.Q1 S00/D01/SLICE_11 (from S00/sclk)
ROUTE         2     0.880     R23C15D.Q1 to     R22C15B.A0 S00/D01/sdiv[6]
CTOF_DEL    ---     0.452     R22C15B.A0 to     R22C15B.F0 S00/D01/SLICE_49
ROUTE         2     0.865     R22C15B.F0 to     R22C16D.A1 S00/D01/sdiv15lto19_i_a2_16_5
CTOF_DEL    ---     0.452     R22C16D.A1 to     R22C16D.F1 S00/D01/SLICE_42
ROUTE         2     0.667     R22C16D.F1 to     R22C16A.C0 S00/D01/N_24_9
CTOF_DEL    ---     0.452     R22C16A.C0 to     R22C16A.F0 S00/D01/SLICE_41
ROUTE         1     0.541     R22C16A.F0 to     R21C16C.D0 S00/D01/N_21
CTOF_DEL    ---     0.452     R21C16C.D0 to     R21C16C.F0 S00/D01/SLICE_39
ROUTE         1     0.656     R21C16C.F0 to     R21C17C.C0 S00/D01/sdiv50
CTOF_DEL    ---     0.452     R21C17C.C0 to     R21C17C.F0 S00/D01/SLICE_33
ROUTE         2     1.035     R21C17C.F0 to     R21C18C.C1 S00/D01/un1_sdiv69_1
CTOF_DEL    ---     0.452     R21C18C.C1 to     R21C18C.F1 S00/D01/SLICE_23
ROUTE         2     0.571     R21C18C.F1 to     R22C18B.D0 S00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R22C18B.D0 to     R22C18B.F0 S00/D01/SLICE_27
ROUTE         1     1.674     R22C18B.F0 to     R23C15A.A0 S00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R23C15A.A0 to    R23C15A.FCO S00/D01/SLICE_14
ROUTE         1     0.000    R23C15A.FCO to    R23C15B.FCI S00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C15B.FCI to    R23C15B.FCO S00/D01/SLICE_13
ROUTE         1     0.000    R23C15B.FCO to    R23C15C.FCI S00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C15C.FCI to    R23C15C.FCO S00/D01/SLICE_12
ROUTE         1     0.000    R23C15C.FCO to    R23C15D.FCI S00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C15D.FCI to    R23C15D.FCO S00/D01/SLICE_11
ROUTE         1     0.000    R23C15D.FCO to    R23C16A.FCI S00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C16A.FCI to    R23C16A.FCO S00/D01/SLICE_10
ROUTE         1     0.000    R23C16A.FCO to    R23C16B.FCI S00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C16B.FCI to    R23C16B.FCO S00/D01/SLICE_9
ROUTE         1     0.000    R23C16B.FCO to    R23C16C.FCI S00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C16C.FCI to    R23C16C.FCO S00/D01/SLICE_8
ROUTE         1     0.000    R23C16C.FCO to    R23C16D.FCI S00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C16D.FCI to    R23C16D.FCO S00/D01/SLICE_7
ROUTE         1     0.000    R23C16D.FCO to    R23C17A.FCI S00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C17A.FCI to    R23C17A.FCO S00/D01/SLICE_6
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI S00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO S00/D01/SLICE_5
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI S00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO S00/D01/SLICE_4
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI S00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C17D.FCI to     R23C17D.F0 S00/D01/SLICE_3
ROUTE         1     0.000     R23C17D.F0 to    R23C17D.DI0 S00/D01/sdiv_11[21] (to S00/sclk)
                  --------
                   13.344   (48.4% logic, 51.6% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C15D.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C17D.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[7]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[21]  (to S00/sclk +)

   Delay:              13.310ns  (48.5% logic, 51.5% route), 20 logic levels.

 Constraint Details:

     13.310ns physical path delay S00/D01/SLICE_10 to S00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.309ns

 Physical Path Details:

      Data path S00/D01/SLICE_10 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16A.CLK to     R23C16A.Q0 S00/D01/SLICE_10 (from S00/sclk)
ROUTE         2     0.846     R23C16A.Q0 to     R22C15B.D0 S00/D01/sdiv[7]
CTOF_DEL    ---     0.452     R22C15B.D0 to     R22C15B.F0 S00/D01/SLICE_49
ROUTE         2     0.865     R22C15B.F0 to     R22C16D.A1 S00/D01/sdiv15lto19_i_a2_16_5
CTOF_DEL    ---     0.452     R22C16D.A1 to     R22C16D.F1 S00/D01/SLICE_42
ROUTE         2     0.667     R22C16D.F1 to     R22C16A.C0 S00/D01/N_24_9
CTOF_DEL    ---     0.452     R22C16A.C0 to     R22C16A.F0 S00/D01/SLICE_41
ROUTE         1     0.541     R22C16A.F0 to     R21C16C.D0 S00/D01/N_21
CTOF_DEL    ---     0.452     R21C16C.D0 to     R21C16C.F0 S00/D01/SLICE_39
ROUTE         1     0.656     R21C16C.F0 to     R21C17C.C0 S00/D01/sdiv50
CTOF_DEL    ---     0.452     R21C17C.C0 to     R21C17C.F0 S00/D01/SLICE_33
ROUTE         2     1.035     R21C17C.F0 to     R21C18C.C1 S00/D01/un1_sdiv69_1
CTOF_DEL    ---     0.452     R21C18C.C1 to     R21C18C.F1 S00/D01/SLICE_23
ROUTE         2     0.571     R21C18C.F1 to     R22C18B.D0 S00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R22C18B.D0 to     R22C18B.F0 S00/D01/SLICE_27
ROUTE         1     1.674     R22C18B.F0 to     R23C15A.A0 S00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R23C15A.A0 to    R23C15A.FCO S00/D01/SLICE_14
ROUTE         1     0.000    R23C15A.FCO to    R23C15B.FCI S00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C15B.FCI to    R23C15B.FCO S00/D01/SLICE_13
ROUTE         1     0.000    R23C15B.FCO to    R23C15C.FCI S00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C15C.FCI to    R23C15C.FCO S00/D01/SLICE_12
ROUTE         1     0.000    R23C15C.FCO to    R23C15D.FCI S00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C15D.FCI to    R23C15D.FCO S00/D01/SLICE_11
ROUTE         1     0.000    R23C15D.FCO to    R23C16A.FCI S00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C16A.FCI to    R23C16A.FCO S00/D01/SLICE_10
ROUTE         1     0.000    R23C16A.FCO to    R23C16B.FCI S00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C16B.FCI to    R23C16B.FCO S00/D01/SLICE_9
ROUTE         1     0.000    R23C16B.FCO to    R23C16C.FCI S00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C16C.FCI to    R23C16C.FCO S00/D01/SLICE_8
ROUTE         1     0.000    R23C16C.FCO to    R23C16D.FCI S00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C16D.FCI to    R23C16D.FCO S00/D01/SLICE_7
ROUTE         1     0.000    R23C16D.FCO to    R23C17A.FCI S00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C17A.FCI to    R23C17A.FCO S00/D01/SLICE_6
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI S00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO S00/D01/SLICE_5
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI S00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO S00/D01/SLICE_4
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI S00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C17D.FCI to     R23C17D.F0 S00/D01/SLICE_3
ROUTE         1     0.000     R23C17D.F0 to    R23C17D.DI0 S00/D01/sdiv_11[21] (to S00/sclk)
                  --------
                   13.310   (48.5% logic, 51.5% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C16A.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C17D.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.319ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[2]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[21]  (to S00/sclk +)

   Delay:              13.300ns  (48.5% logic, 51.5% route), 20 logic levels.

 Constraint Details:

     13.300ns physical path delay S00/D01/SLICE_13 to S00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.319ns

 Physical Path Details:

      Data path S00/D01/SLICE_13 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C15B.CLK to     R23C15B.Q1 S00/D01/SLICE_13 (from S00/sclk)
ROUTE         2     1.230     R23C15B.Q1 to     R22C15B.A1 S00/D01/sdiv[2]
CTOF_DEL    ---     0.452     R22C15B.A1 to     R22C15B.F1 S00/D01/SLICE_49
ROUTE         2     0.555     R22C15B.F1 to     R22C16D.D1 S00/D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R22C16D.D1 to     R22C16D.F1 S00/D01/SLICE_42
ROUTE         2     0.392     R22C16D.F1 to     R22C16D.C0 S00/D01/N_24_9
CTOF_DEL    ---     0.452     R22C16D.C0 to     R22C16D.F0 S00/D01/SLICE_42
ROUTE         1     1.149     R22C16D.F0 to     R21C17D.A1 S00/D01/N_24
CTOF_DEL    ---     0.452     R21C17D.A1 to     R21C17D.F1 S00/D01/SLICE_35
ROUTE         2     0.392     R21C17D.F1 to     R21C17D.C0 S00/D01/sdiv57
CTOF_DEL    ---     0.452     R21C17D.C0 to     R21C17D.F0 S00/D01/SLICE_35
ROUTE         1     0.882     R21C17D.F0 to     R21C18C.B1 S00/D01/oscout_0_sqmuxa_7
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 S00/D01/SLICE_23
ROUTE         2     0.571     R21C18C.F1 to     R22C18B.D0 S00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R22C18B.D0 to     R22C18B.F0 S00/D01/SLICE_27
ROUTE         1     1.674     R22C18B.F0 to     R23C15A.A0 S00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R23C15A.A0 to    R23C15A.FCO S00/D01/SLICE_14
ROUTE         1     0.000    R23C15A.FCO to    R23C15B.FCI S00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C15B.FCI to    R23C15B.FCO S00/D01/SLICE_13
ROUTE         1     0.000    R23C15B.FCO to    R23C15C.FCI S00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C15C.FCI to    R23C15C.FCO S00/D01/SLICE_12
ROUTE         1     0.000    R23C15C.FCO to    R23C15D.FCI S00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C15D.FCI to    R23C15D.FCO S00/D01/SLICE_11
ROUTE         1     0.000    R23C15D.FCO to    R23C16A.FCI S00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C16A.FCI to    R23C16A.FCO S00/D01/SLICE_10
ROUTE         1     0.000    R23C16A.FCO to    R23C16B.FCI S00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C16B.FCI to    R23C16B.FCO S00/D01/SLICE_9
ROUTE         1     0.000    R23C16B.FCO to    R23C16C.FCI S00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C16C.FCI to    R23C16C.FCO S00/D01/SLICE_8
ROUTE         1     0.000    R23C16C.FCO to    R23C16D.FCI S00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C16D.FCI to    R23C16D.FCO S00/D01/SLICE_7
ROUTE         1     0.000    R23C16D.FCO to    R23C17A.FCI S00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C17A.FCI to    R23C17A.FCO S00/D01/SLICE_6
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI S00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO S00/D01/SLICE_5
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI S00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO S00/D01/SLICE_4
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI S00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C17D.FCI to     R23C17D.F0 S00/D01/SLICE_3
ROUTE         1     0.000     R23C17D.F0 to    R23C17D.DI0 S00/D01/sdiv_11[21] (to S00/sclk)
                  --------
                   13.300   (48.5% logic, 51.5% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C15B.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C17D.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.329ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[2]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[20]  (to S00/sclk +)

   Delay:              13.290ns  (47.9% logic, 52.1% route), 19 logic levels.

 Constraint Details:

     13.290ns physical path delay S00/D01/SLICE_13 to S00/D01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.329ns

 Physical Path Details:

      Data path S00/D01/SLICE_13 to S00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C15B.CLK to     R23C15B.Q1 S00/D01/SLICE_13 (from S00/sclk)
ROUTE         2     1.230     R23C15B.Q1 to     R22C15B.A1 S00/D01/sdiv[2]
CTOF_DEL    ---     0.452     R22C15B.A1 to     R22C15B.F1 S00/D01/SLICE_49
ROUTE         2     0.555     R22C15B.F1 to     R22C16D.D1 S00/D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R22C16D.D1 to     R22C16D.F1 S00/D01/SLICE_42
ROUTE         2     0.667     R22C16D.F1 to     R22C16A.C0 S00/D01/N_24_9
CTOF_DEL    ---     0.452     R22C16A.C0 to     R22C16A.F0 S00/D01/SLICE_41
ROUTE         1     0.541     R22C16A.F0 to     R21C16C.D0 S00/D01/N_21
CTOF_DEL    ---     0.452     R21C16C.D0 to     R21C16C.F0 S00/D01/SLICE_39
ROUTE         1     0.656     R21C16C.F0 to     R21C17C.C0 S00/D01/sdiv50
CTOF_DEL    ---     0.452     R21C17C.C0 to     R21C17C.F0 S00/D01/SLICE_33
ROUTE         2     1.035     R21C17C.F0 to     R21C18C.C1 S00/D01/un1_sdiv69_1
CTOF_DEL    ---     0.452     R21C18C.C1 to     R21C18C.F1 S00/D01/SLICE_23
ROUTE         2     0.571     R21C18C.F1 to     R22C18B.D0 S00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R22C18B.D0 to     R22C18B.F0 S00/D01/SLICE_27
ROUTE         1     1.674     R22C18B.F0 to     R23C15A.A0 S00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R23C15A.A0 to    R23C15A.FCO S00/D01/SLICE_14
ROUTE         1     0.000    R23C15A.FCO to    R23C15B.FCI S00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C15B.FCI to    R23C15B.FCO S00/D01/SLICE_13
ROUTE         1     0.000    R23C15B.FCO to    R23C15C.FCI S00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C15C.FCI to    R23C15C.FCO S00/D01/SLICE_12
ROUTE         1     0.000    R23C15C.FCO to    R23C15D.FCI S00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C15D.FCI to    R23C15D.FCO S00/D01/SLICE_11
ROUTE         1     0.000    R23C15D.FCO to    R23C16A.FCI S00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C16A.FCI to    R23C16A.FCO S00/D01/SLICE_10
ROUTE         1     0.000    R23C16A.FCO to    R23C16B.FCI S00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C16B.FCI to    R23C16B.FCO S00/D01/SLICE_9
ROUTE         1     0.000    R23C16B.FCO to    R23C16C.FCI S00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C16C.FCI to    R23C16C.FCO S00/D01/SLICE_8
ROUTE         1     0.000    R23C16C.FCO to    R23C16D.FCI S00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C16D.FCI to    R23C16D.FCO S00/D01/SLICE_7
ROUTE         1     0.000    R23C16D.FCO to    R23C17A.FCI S00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C17A.FCI to    R23C17A.FCO S00/D01/SLICE_6
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI S00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO S00/D01/SLICE_5
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI S00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R23C17C.FCI to     R23C17C.F1 S00/D01/SLICE_4
ROUTE         1     0.000     R23C17C.F1 to    R23C17C.DI1 S00/D01/sdiv_11[20] (to S00/sclk)
                  --------
                   13.290   (47.9% logic, 52.1% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C15B.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C17C.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.350ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[5]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[21]  (to S00/sclk +)

   Delay:              13.269ns  (48.6% logic, 51.4% route), 20 logic levels.

 Constraint Details:

     13.269ns physical path delay S00/D01/SLICE_11 to S00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.350ns

 Physical Path Details:

      Data path S00/D01/SLICE_11 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C15D.CLK to     R23C15D.Q0 S00/D01/SLICE_11 (from S00/sclk)
ROUTE         2     0.889     R23C15D.Q0 to     R22C15B.B0 S00/D01/sdiv[5]
CTOF_DEL    ---     0.452     R22C15B.B0 to     R22C15B.F0 S00/D01/SLICE_49
ROUTE         2     0.865     R22C15B.F0 to     R22C16D.A1 S00/D01/sdiv15lto19_i_a2_16_5
CTOF_DEL    ---     0.452     R22C16D.A1 to     R22C16D.F1 S00/D01/SLICE_42
ROUTE         2     0.392     R22C16D.F1 to     R22C16D.C0 S00/D01/N_24_9
CTOF_DEL    ---     0.452     R22C16D.C0 to     R22C16D.F0 S00/D01/SLICE_42
ROUTE         1     1.149     R22C16D.F0 to     R21C17D.A1 S00/D01/N_24
CTOF_DEL    ---     0.452     R21C17D.A1 to     R21C17D.F1 S00/D01/SLICE_35
ROUTE         2     0.392     R21C17D.F1 to     R21C17D.C0 S00/D01/sdiv57
CTOF_DEL    ---     0.452     R21C17D.C0 to     R21C17D.F0 S00/D01/SLICE_35
ROUTE         1     0.882     R21C17D.F0 to     R21C18C.B1 S00/D01/oscout_0_sqmuxa_7
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 S00/D01/SLICE_23
ROUTE         2     0.571     R21C18C.F1 to     R22C18B.D0 S00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R22C18B.D0 to     R22C18B.F0 S00/D01/SLICE_27
ROUTE         1     1.674     R22C18B.F0 to     R23C15A.A0 S00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R23C15A.A0 to    R23C15A.FCO S00/D01/SLICE_14
ROUTE         1     0.000    R23C15A.FCO to    R23C15B.FCI S00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C15B.FCI to    R23C15B.FCO S00/D01/SLICE_13
ROUTE         1     0.000    R23C15B.FCO to    R23C15C.FCI S00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C15C.FCI to    R23C15C.FCO S00/D01/SLICE_12
ROUTE         1     0.000    R23C15C.FCO to    R23C15D.FCI S00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C15D.FCI to    R23C15D.FCO S00/D01/SLICE_11
ROUTE         1     0.000    R23C15D.FCO to    R23C16A.FCI S00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C16A.FCI to    R23C16A.FCO S00/D01/SLICE_10
ROUTE         1     0.000    R23C16A.FCO to    R23C16B.FCI S00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C16B.FCI to    R23C16B.FCO S00/D01/SLICE_9
ROUTE         1     0.000    R23C16B.FCO to    R23C16C.FCI S00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C16C.FCI to    R23C16C.FCO S00/D01/SLICE_8
ROUTE         1     0.000    R23C16C.FCO to    R23C16D.FCI S00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C16D.FCI to    R23C16D.FCO S00/D01/SLICE_7
ROUTE         1     0.000    R23C16D.FCO to    R23C17A.FCI S00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C17A.FCI to    R23C17A.FCO S00/D01/SLICE_6
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI S00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO S00/D01/SLICE_5
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI S00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO S00/D01/SLICE_4
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI S00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C17D.FCI to     R23C17D.F0 S00/D01/SLICE_3
ROUTE         1     0.000     R23C17D.F0 to    R23C17D.DI0 S00/D01/sdiv_11[21] (to S00/sclk)
                  --------
                   13.269   (48.6% logic, 51.4% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C15D.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C17D.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.359ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[6]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[21]  (to S00/sclk +)

   Delay:              13.260ns  (48.7% logic, 51.3% route), 20 logic levels.

 Constraint Details:

     13.260ns physical path delay S00/D01/SLICE_11 to S00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.359ns

 Physical Path Details:

      Data path S00/D01/SLICE_11 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C15D.CLK to     R23C15D.Q1 S00/D01/SLICE_11 (from S00/sclk)
ROUTE         2     0.880     R23C15D.Q1 to     R22C15B.A0 S00/D01/sdiv[6]
CTOF_DEL    ---     0.452     R22C15B.A0 to     R22C15B.F0 S00/D01/SLICE_49
ROUTE         2     0.865     R22C15B.F0 to     R22C16D.A1 S00/D01/sdiv15lto19_i_a2_16_5
CTOF_DEL    ---     0.452     R22C16D.A1 to     R22C16D.F1 S00/D01/SLICE_42
ROUTE         2     0.392     R22C16D.F1 to     R22C16D.C0 S00/D01/N_24_9
CTOF_DEL    ---     0.452     R22C16D.C0 to     R22C16D.F0 S00/D01/SLICE_42
ROUTE         1     1.149     R22C16D.F0 to     R21C17D.A1 S00/D01/N_24
CTOF_DEL    ---     0.452     R21C17D.A1 to     R21C17D.F1 S00/D01/SLICE_35
ROUTE         2     0.392     R21C17D.F1 to     R21C17D.C0 S00/D01/sdiv57
CTOF_DEL    ---     0.452     R21C17D.C0 to     R21C17D.F0 S00/D01/SLICE_35
ROUTE         1     0.882     R21C17D.F0 to     R21C18C.B1 S00/D01/oscout_0_sqmuxa_7
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 S00/D01/SLICE_23
ROUTE         2     0.571     R21C18C.F1 to     R22C18B.D0 S00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R22C18B.D0 to     R22C18B.F0 S00/D01/SLICE_27
ROUTE         1     1.674     R22C18B.F0 to     R23C15A.A0 S00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R23C15A.A0 to    R23C15A.FCO S00/D01/SLICE_14
ROUTE         1     0.000    R23C15A.FCO to    R23C15B.FCI S00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C15B.FCI to    R23C15B.FCO S00/D01/SLICE_13
ROUTE         1     0.000    R23C15B.FCO to    R23C15C.FCI S00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C15C.FCI to    R23C15C.FCO S00/D01/SLICE_12
ROUTE         1     0.000    R23C15C.FCO to    R23C15D.FCI S00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C15D.FCI to    R23C15D.FCO S00/D01/SLICE_11
ROUTE         1     0.000    R23C15D.FCO to    R23C16A.FCI S00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C16A.FCI to    R23C16A.FCO S00/D01/SLICE_10
ROUTE         1     0.000    R23C16A.FCO to    R23C16B.FCI S00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C16B.FCI to    R23C16B.FCO S00/D01/SLICE_9
ROUTE         1     0.000    R23C16B.FCO to    R23C16C.FCI S00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C16C.FCI to    R23C16C.FCO S00/D01/SLICE_8
ROUTE         1     0.000    R23C16C.FCO to    R23C16D.FCI S00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C16D.FCI to    R23C16D.FCO S00/D01/SLICE_7
ROUTE         1     0.000    R23C16D.FCO to    R23C17A.FCI S00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C17A.FCI to    R23C17A.FCO S00/D01/SLICE_6
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI S00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO S00/D01/SLICE_5
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI S00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO S00/D01/SLICE_4
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI S00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C17D.FCI to     R23C17D.F0 S00/D01/SLICE_3
ROUTE         1     0.000     R23C17D.F0 to    R23C17D.DI0 S00/D01/sdiv_11[21] (to S00/sclk)
                  --------
                   13.260   (48.7% logic, 51.3% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C15D.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C17D.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.360ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[5]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[20]  (to S00/sclk +)

   Delay:              13.259ns  (48.0% logic, 52.0% route), 19 logic levels.

 Constraint Details:

     13.259ns physical path delay S00/D01/SLICE_11 to S00/D01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.360ns

 Physical Path Details:

      Data path S00/D01/SLICE_11 to S00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C15D.CLK to     R23C15D.Q0 S00/D01/SLICE_11 (from S00/sclk)
ROUTE         2     0.889     R23C15D.Q0 to     R22C15B.B0 S00/D01/sdiv[5]
CTOF_DEL    ---     0.452     R22C15B.B0 to     R22C15B.F0 S00/D01/SLICE_49
ROUTE         2     0.865     R22C15B.F0 to     R22C16D.A1 S00/D01/sdiv15lto19_i_a2_16_5
CTOF_DEL    ---     0.452     R22C16D.A1 to     R22C16D.F1 S00/D01/SLICE_42
ROUTE         2     0.667     R22C16D.F1 to     R22C16A.C0 S00/D01/N_24_9
CTOF_DEL    ---     0.452     R22C16A.C0 to     R22C16A.F0 S00/D01/SLICE_41
ROUTE         1     0.541     R22C16A.F0 to     R21C16C.D0 S00/D01/N_21
CTOF_DEL    ---     0.452     R21C16C.D0 to     R21C16C.F0 S00/D01/SLICE_39
ROUTE         1     0.656     R21C16C.F0 to     R21C17C.C0 S00/D01/sdiv50
CTOF_DEL    ---     0.452     R21C17C.C0 to     R21C17C.F0 S00/D01/SLICE_33
ROUTE         2     1.035     R21C17C.F0 to     R21C18C.C1 S00/D01/un1_sdiv69_1
CTOF_DEL    ---     0.452     R21C18C.C1 to     R21C18C.F1 S00/D01/SLICE_23
ROUTE         2     0.571     R21C18C.F1 to     R22C18B.D0 S00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R22C18B.D0 to     R22C18B.F0 S00/D01/SLICE_27
ROUTE         1     1.674     R22C18B.F0 to     R23C15A.A0 S00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R23C15A.A0 to    R23C15A.FCO S00/D01/SLICE_14
ROUTE         1     0.000    R23C15A.FCO to    R23C15B.FCI S00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C15B.FCI to    R23C15B.FCO S00/D01/SLICE_13
ROUTE         1     0.000    R23C15B.FCO to    R23C15C.FCI S00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C15C.FCI to    R23C15C.FCO S00/D01/SLICE_12
ROUTE         1     0.000    R23C15C.FCO to    R23C15D.FCI S00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C15D.FCI to    R23C15D.FCO S00/D01/SLICE_11
ROUTE         1     0.000    R23C15D.FCO to    R23C16A.FCI S00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C16A.FCI to    R23C16A.FCO S00/D01/SLICE_10
ROUTE         1     0.000    R23C16A.FCO to    R23C16B.FCI S00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C16B.FCI to    R23C16B.FCO S00/D01/SLICE_9
ROUTE         1     0.000    R23C16B.FCO to    R23C16C.FCI S00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C16C.FCI to    R23C16C.FCO S00/D01/SLICE_8
ROUTE         1     0.000    R23C16C.FCO to    R23C16D.FCI S00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C16D.FCI to    R23C16D.FCO S00/D01/SLICE_7
ROUTE         1     0.000    R23C16D.FCO to    R23C17A.FCI S00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C17A.FCI to    R23C17A.FCO S00/D01/SLICE_6
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI S00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO S00/D01/SLICE_5
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI S00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R23C17C.FCI to     R23C17C.F1 S00/D01/SLICE_4
ROUTE         1     0.000     R23C17C.F1 to    R23C17C.DI1 S00/D01/sdiv_11[20] (to S00/sclk)
                  --------
                   13.259   (48.0% logic, 52.0% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C15D.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C17C.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.369ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[6]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[20]  (to S00/sclk +)

   Delay:              13.250ns  (48.0% logic, 52.0% route), 19 logic levels.

 Constraint Details:

     13.250ns physical path delay S00/D01/SLICE_11 to S00/D01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.369ns

 Physical Path Details:

      Data path S00/D01/SLICE_11 to S00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C15D.CLK to     R23C15D.Q1 S00/D01/SLICE_11 (from S00/sclk)
ROUTE         2     0.880     R23C15D.Q1 to     R22C15B.A0 S00/D01/sdiv[6]
CTOF_DEL    ---     0.452     R22C15B.A0 to     R22C15B.F0 S00/D01/SLICE_49
ROUTE         2     0.865     R22C15B.F0 to     R22C16D.A1 S00/D01/sdiv15lto19_i_a2_16_5
CTOF_DEL    ---     0.452     R22C16D.A1 to     R22C16D.F1 S00/D01/SLICE_42
ROUTE         2     0.667     R22C16D.F1 to     R22C16A.C0 S00/D01/N_24_9
CTOF_DEL    ---     0.452     R22C16A.C0 to     R22C16A.F0 S00/D01/SLICE_41
ROUTE         1     0.541     R22C16A.F0 to     R21C16C.D0 S00/D01/N_21
CTOF_DEL    ---     0.452     R21C16C.D0 to     R21C16C.F0 S00/D01/SLICE_39
ROUTE         1     0.656     R21C16C.F0 to     R21C17C.C0 S00/D01/sdiv50
CTOF_DEL    ---     0.452     R21C17C.C0 to     R21C17C.F0 S00/D01/SLICE_33
ROUTE         2     1.035     R21C17C.F0 to     R21C18C.C1 S00/D01/un1_sdiv69_1
CTOF_DEL    ---     0.452     R21C18C.C1 to     R21C18C.F1 S00/D01/SLICE_23
ROUTE         2     0.571     R21C18C.F1 to     R22C18B.D0 S00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R22C18B.D0 to     R22C18B.F0 S00/D01/SLICE_27
ROUTE         1     1.674     R22C18B.F0 to     R23C15A.A0 S00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R23C15A.A0 to    R23C15A.FCO S00/D01/SLICE_14
ROUTE         1     0.000    R23C15A.FCO to    R23C15B.FCI S00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C15B.FCI to    R23C15B.FCO S00/D01/SLICE_13
ROUTE         1     0.000    R23C15B.FCO to    R23C15C.FCI S00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C15C.FCI to    R23C15C.FCO S00/D01/SLICE_12
ROUTE         1     0.000    R23C15C.FCO to    R23C15D.FCI S00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C15D.FCI to    R23C15D.FCO S00/D01/SLICE_11
ROUTE         1     0.000    R23C15D.FCO to    R23C16A.FCI S00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C16A.FCI to    R23C16A.FCO S00/D01/SLICE_10
ROUTE         1     0.000    R23C16A.FCO to    R23C16B.FCI S00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C16B.FCI to    R23C16B.FCO S00/D01/SLICE_9
ROUTE         1     0.000    R23C16B.FCO to    R23C16C.FCI S00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C16C.FCI to    R23C16C.FCO S00/D01/SLICE_8
ROUTE         1     0.000    R23C16C.FCO to    R23C16D.FCI S00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C16D.FCI to    R23C16D.FCO S00/D01/SLICE_7
ROUTE         1     0.000    R23C16D.FCO to    R23C17A.FCI S00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C17A.FCI to    R23C17A.FCO S00/D01/SLICE_6
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI S00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO S00/D01/SLICE_5
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI S00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R23C17C.FCI to     R23C17C.F1 S00/D01/SLICE_4
ROUTE         1     0.000     R23C17C.F1 to    R23C17C.DI1 S00/D01/sdiv_11[20] (to S00/sclk)
                  --------
                   13.250   (48.0% logic, 52.0% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C15D.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C17C.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:   73.888MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "S00/sclk" 2.080000 MHz ; |    2.080 MHz|   73.888 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: S00/D01/SLICE_17.Q0   Loads: 8
   No transfer within this clock domain is found

Clock Domain: S00/sclk   Source: S00/D00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "S00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5825 paths, 1 nets, and 246 connections (63.24% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Thu Mar 24 10:53:04 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o barrelrLR00_barrelrLR0.twr -gui -msgset C:/Users/braya/Downloads/06-proyectDiamond-1erParc/23-barrelrLR00/promote.xml barrelrLR00_barrelrLR0.ncd barrelrLR00_barrelrLR0.prf 
Design file:     barrelrlr00_barrelrlr0.ncd
Preference file: barrelrlr00_barrelrlr0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "S00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[10]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[10]  (to S00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay S00/D01/SLICE_9 to S00/D01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path S00/D01/SLICE_9 to S00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16B.CLK to     R23C16B.Q1 S00/D01/SLICE_9 (from S00/sclk)
ROUTE         3     0.132     R23C16B.Q1 to     R23C16B.A1 S00/D01/sdiv[10]
CTOF_DEL    ---     0.101     R23C16B.A1 to     R23C16B.F1 S00/D01/SLICE_9
ROUTE         1     0.000     R23C16B.F1 to    R23C16B.DI1 S00/D01/sdiv_11[10] (to S00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C16B.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C16B.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[2]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[2]  (to S00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay S00/D01/SLICE_13 to S00/D01/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path S00/D01/SLICE_13 to S00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C15B.CLK to     R23C15B.Q1 S00/D01/SLICE_13 (from S00/sclk)
ROUTE         2     0.132     R23C15B.Q1 to     R23C15B.A1 S00/D01/sdiv[2]
CTOF_DEL    ---     0.101     R23C15B.A1 to     R23C15B.F1 S00/D01/SLICE_13
ROUTE         1     0.000     R23C15B.F1 to    R23C15B.DI1 S00/D01/sdiv_11[2] (to S00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C15B.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C15B.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[6]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[6]  (to S00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay S00/D01/SLICE_11 to S00/D01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path S00/D01/SLICE_11 to S00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C15D.CLK to     R23C15D.Q1 S00/D01/SLICE_11 (from S00/sclk)
ROUTE         2     0.132     R23C15D.Q1 to     R23C15D.A1 S00/D01/sdiv[6]
CTOF_DEL    ---     0.101     R23C15D.A1 to     R23C15D.F1 S00/D01/SLICE_11
ROUTE         1     0.000     R23C15D.F1 to    R23C15D.DI1 S00/D01/sdiv_11[6] (to S00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C15D.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C15D.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[15]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[15]  (to S00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay S00/D01/SLICE_6 to S00/D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path S00/D01/SLICE_6 to S00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C17A.CLK to     R23C17A.Q0 S00/D01/SLICE_6 (from S00/sclk)
ROUTE         4     0.132     R23C17A.Q0 to     R23C17A.A0 S00/D01/sdiv[15]
CTOF_DEL    ---     0.101     R23C17A.A0 to     R23C17A.F0 S00/D01/SLICE_6
ROUTE         1     0.000     R23C17A.F0 to    R23C17A.DI0 S00/D01/sdiv_11[15] (to S00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C17A.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C17A.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[17]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[17]  (to S00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay S00/D01/SLICE_5 to S00/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path S00/D01/SLICE_5 to S00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C17B.CLK to     R23C17B.Q0 S00/D01/SLICE_5 (from S00/sclk)
ROUTE         6     0.132     R23C17B.Q0 to     R23C17B.A0 S00/D01/sdiv[17]
CTOF_DEL    ---     0.101     R23C17B.A0 to     R23C17B.F0 S00/D01/SLICE_5
ROUTE         1     0.000     R23C17B.F0 to    R23C17B.DI0 S00/D01/sdiv_11[17] (to S00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C17B.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C17B.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[4]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[4]  (to S00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay S00/D01/SLICE_12 to S00/D01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path S00/D01/SLICE_12 to S00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C15C.CLK to     R23C15C.Q1 S00/D01/SLICE_12 (from S00/sclk)
ROUTE         2     0.132     R23C15C.Q1 to     R23C15C.A1 S00/D01/sdiv[4]
CTOF_DEL    ---     0.101     R23C15C.A1 to     R23C15C.F1 S00/D01/SLICE_12
ROUTE         1     0.000     R23C15C.F1 to    R23C15C.DI1 S00/D01/sdiv_11[4] (to S00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C15C.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C15C.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[14]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[14]  (to S00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay S00/D01/SLICE_7 to S00/D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path S00/D01/SLICE_7 to S00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16D.CLK to     R23C16D.Q1 S00/D01/SLICE_7 (from S00/sclk)
ROUTE         4     0.132     R23C16D.Q1 to     R23C16D.A1 S00/D01/sdiv[14]
CTOF_DEL    ---     0.101     R23C16D.A1 to     R23C16D.F1 S00/D01/SLICE_7
ROUTE         1     0.000     R23C16D.F1 to    R23C16D.DI1 S00/D01/sdiv_11[14] (to S00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C16D.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C16D.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[19]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[19]  (to S00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay S00/D01/SLICE_4 to S00/D01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path S00/D01/SLICE_4 to S00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C17C.CLK to     R23C17C.Q0 S00/D01/SLICE_4 (from S00/sclk)
ROUTE         8     0.132     R23C17C.Q0 to     R23C17C.A0 S00/D01/sdiv[19]
CTOF_DEL    ---     0.101     R23C17C.A0 to     R23C17C.F0 S00/D01/SLICE_4
ROUTE         1     0.000     R23C17C.F0 to    R23C17C.DI0 S00/D01/sdiv_11[19] (to S00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C17C.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C17C.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[20]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[20]  (to S00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay S00/D01/SLICE_4 to S00/D01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path S00/D01/SLICE_4 to S00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C17C.CLK to     R23C17C.Q1 S00/D01/SLICE_4 (from S00/sclk)
ROUTE         6     0.132     R23C17C.Q1 to     R23C17C.A1 S00/D01/sdiv[20]
CTOF_DEL    ---     0.101     R23C17C.A1 to     R23C17C.F1 S00/D01/SLICE_4
ROUTE         1     0.000     R23C17C.F1 to    R23C17C.DI1 S00/D01/sdiv_11[20] (to S00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C17C.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C17C.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[21]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[21]  (to S00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay S00/D01/SLICE_3 to S00/D01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path S00/D01/SLICE_3 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C17D.CLK to     R23C17D.Q0 S00/D01/SLICE_3 (from S00/sclk)
ROUTE         6     0.132     R23C17D.Q0 to     R23C17D.A0 S00/D01/sdiv[21]
CTOF_DEL    ---     0.101     R23C17D.A0 to     R23C17D.F0 S00/D01/SLICE_3
ROUTE         1     0.000     R23C17D.F0 to    R23C17D.DI0 S00/D01/sdiv_11[21] (to S00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C17D.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C17D.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "S00/sclk" 2.080000 MHz ; |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: S00/D01/SLICE_17.Q0   Loads: 8
   No transfer within this clock domain is found

Clock Domain: S00/sclk   Source: S00/D00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "S00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5825 paths, 1 nets, and 246 connections (63.24% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

