# Test case in problem description
16 --Cache size
2 --block size
2 --associativity
4 --T
# requests
1,W,1
5,W,5
6,W,6
1,R
0,W,0
5,R
7,W,7
3,W,3
5,W,50
7,R


# 1.demonstrate correctness of low and high priority groups, and LRU rule
16
2
2
4
0,W,1
0,R         # 0 shifted to HPG
8,W,8
16,W,16     # 8 gets replaced despite accessed later because of low priority
20,W,20     # 16 gets replaced despite accessed later because of low priority
1,W,2       # 0 shifted to LPG because of not being accessed for 4 operations
16,W,100    # 0 replaced because of LRU rule in LPG
20, R       # 20 shifted to HPG
16, R       # 16 shifted to HPG
0,W,-1000   # 20 replaced because of LRU rule in HPG
0,R         # 0 shifted to HPG
2,R
3,R         # 16 shifted to LPG
2,W,5
7,W,9       # 0 shifted to LPG
4,W,99      # 16 replaced because of LRU rule in HPG


# 2.demonstrate dirty lines are getting written back correctly on write
32   # Cache size
4   # Block size
2   # a
4   # T
1,W,1
2,W,2
3,W,3
4,W,4
5,W,5
6,W,6
7,W,7
8,W,8
9,W,9
10,W,10
11,W,11
12,W,12
13,W,13
14,W,14
15,W,15
16,W,16
17,W,17
18,W,18
19,W,19
20,W,20
21,W,21
22,W,22
23,W,23
24,W,24
1,R
2,R
3,R
4,R
13,R
14,R
15,R
16,R


# 3.demonstrate dirty lines are getting written back correctly on read
32   # Cache size
4   # Block size
2   # a
4   # T
1,W,1
2,W,2
3,W,3
4,W,4
5,W,5
6,W,6
7,W,7
8,W,8
9,R
10,R
11,R
12,R
13,R
14,R
15,R
16,R
17,R
18,R
19,R
20,R
21,R
22,R
23,R
24,R
1,R
2,R
3,R
4,R
5,R
6,R
7,R
8,R


# 4.demonstration of priority groups and LRU rule in fully associative cache
16
4
4
4
0,W,100
17,W,17
23,W,23
17,W,34     # 17 moved to HPG
29,W,29
31,W,31     # 0 replaced due to LRU rule
24,W,96     # 23 replaced due to LRU rule in LPG
39,W,3900   # 29 replaced due to LRU rule in LPG, 17 moved to LPG
100,W,10000 # Now 17 replaced as its back in LPG
24,W,28     # 24 moved to HPG
31,W,62     # 31 moved to HPG
100,R       # 100 moved to HPG
39,R        # 39 moved to HPG
67,W,1111   # 24 replaced due to LRU in HPG
68,W,1112   # 67 replaced as it's the only LPG, 31 moved to LPG
69,W,1113   # 31 replaced due to LRU in LPG


# 5.Data overflow for a given block size
8
1       # Block size: 1 byte
2
4
0,W,100
1,W,-127
2,W,127
1,W,128

# 6.Invalid address (1) : negative address
16
4
2
4
0,W,100
1,W,5
-1,R

# 7.Invalid address (2) : exceeding main memory size
16
4
2
4
2047,W,100
2048,W,5

# 8.demonstrating correctness for large block size, and negative data
32
8
2
4
1,W,9220000000000000000
2,W,1763248394239428322
2,W,5762763618733728739
0,W,-673712787431723872
5,W,-3187238217368728134


# 9.direct mapped cache
32
4
1
10 <-- Doesn't matter
0,W,100
8,W,8
16,W,16
8,R
0,R
7,W,7
15,W,15
7,R
7,W,17


# 10.Effect of a on hit ratio
32
4
4 <- Drastic change in hit ratios for a=1,2,4,8
4
0,W,0
8,W,8
16,W,16
8,R
16,R
8,R
16,R
8,R
16,R
8,R
16,R
8,R
16,R
8,R
16,R
32,W,32
24,W,24
8,R
16,R
24,R
32,R
8,R
16,R
24,R
32,R
8,R
16,R
24,R
32,R
8,R
16,R
24,R
32,R
40,W,40
48,W,48
56,W,56
64,W,64
8,R
16,R
24,R
32,R
40,R
48,R
56,R
64,R
8,R
16,R
24,R
32,R
40,R
48,R
56,R
64,R
8,R
16,R
24,R
32,R
40,R
48,R
56,R
64,R


# 11.Effect of T on hit ratio 
32
4
2 
5   <- hit ratio decreases as T increases
0,W,10
0,R
8,R
16,R
8,R
16,R
8,R
16,R
8,R
16,R
8,R
16,R
8,R
16,R
8,R
16,R
8,R
16,R
8,R
16,R
8,R
16,R
8,R
16,R
8,R
16,R

# 12.Effect of T on hit ratio
32
4
2
10  <- hit ratio increases as T increases
0,R
0,W,0
4,R
8,R
0,W,1
12,R
16,R
0,W,2
20,R
24,R
0,W,3
28,R
32,R
0,W,4
36,R
40,R
0,W,5
44,R
48,R
52,R
0,W,6
56,R
60,R
64,R
0,W,7
68,R
72,R
76,R
0,W,8
80,R
84,R
88,R
0,W,9
92,R
96,R
100,R
0,W,10
104,R
108,R
112,R
116,R
0,W,11
120,R
124,R
128,R
132,R
0,W,12
136,R
140,R
144,R
148,R
0,W,13
152,R
156,R
160,R
164,R
0,W,14
168,R
172,R
176,R
180,R
0,W,15
184,R
188,R
192,R
196,R
200,R
0,W,16
204,R
208,R
212,R
216,R
220,R
0,W,17
224,R
228,R
232,R
236,R
240,R
0,W,18
244,R
248,R
252,R
256,R
260,R
0,W,19
264,R
268,R
272,R
276,R
280,R
0,W,20
284,R
288,R
292,R
296,R
300,R
304,R
0,W,21
308,R
312,R
316,R
320,R
324,R
328,R
0,W,22
332,R
336,R
340,R
344,R
348,R
352,R
0,W,23
356,R
360,R
364,R
368,R
372,R
376,R
0,W,24
380,R
384,R
388,R
392,R
396,R
400,R
0,W,25
404,R
408,R
412,R
416,R
420,R
424,R
428,R
0,W,26
432,R
436,R
440,R
444,R
448,R
452,R
456,R
0,W,27
460,R
464,R
468,R
472,R
476,R
480,R
484,R
0,W,28
488,R
492,R
496,R
500,R
504,R
508,R
512,R
0,W,29
516,R
520,R
524,R
528,R
532,R
536,R
540,R
0,W,30
544,R
548,R
552,R
556,R
560,R
564,R
568,R
572,R
0,W,31
576,R
580,R
584,R
588,R
592,R
596,R
600,R
604,R
0,W,32
608,R
612,R
616,R
620,R
624,R
628,R
632,R
636,R
0,W,33
640,R
644,R
648,R
652,R
656,R
660,R
664,R
668,R
0,W,34
672,R
676,R
680,R
684,R
688,R
692,R
696,R
700,R
0,W,35
704,R
708,R
712,R
716,R
720,R
724,R
728,R
732,R
736,R
0,W,36
740,R
744,R
748,R
752,R
756,R
760,R
764,R
768,R
772,R
0,W,37
776,R
780,R
784,R
788,R
792,R
796,R
800,R
804,R
808,R
0,W,38
812,R
816,R
820,R
824,R
828,R
832,R
836,R
840,R
844,R
0,W,39
848,R
852,R
856,R
860,R
864,R
868,R
872,R
876,R
880,R
0,W,40
884,R
888,R
892,R
896,R
900,R
904,R
908,R
912,R
916,R
920,R
0,W,41
924,R
928,R
932,R
936,R
940,R
944,R
948,R
952,R
956,R
960,R
0,W,42
964,R
968,R
972,R
976,R
980,R
984,R
988,R
992,R
996,R
1000,R
0,W,43
1004,R
1008,R
1012,R
1016,R
1020,R
1024,R
1028,R
1032,R
1036,R
1040,R
0,W,44
1044,R
1048,R
1052,R
1056,R
1060,R
1064,R
1068,R
1072,R
1076,R
1080,R
0,W,45
1084,R
1088,R
1092,R
1096,R
1100,R
1104,R
1108,R
1112,R
1116,R
1120,R
1124,R
0,W,46
1128,R
1132,R
1136,R
1140,R
1144,R
1148,R
1152,R
1156,R
1160,R
1164,R
1168,R
0,W,47
1172,R
1176,R
1180,R
1184,R
1188,R
1192,R
1196,R
1200,R
1204,R
1208,R
1212,R
0,W,48
1216,R
1220,R
1224,R
1228,R
1232,R
1236,R
1240,R
1244,R
1248,R
1252,R
1256,R
0,W,49
1260,R
1264,R
1268,R
1272,R
1276,R
1280,R
1284,R
1288,R
1292,R
1296,R
1300,R
0,W,50
