Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/mika/projects_workspace/VHDL_projects/Combinational_logic/cnt6STATES/cnt6states_tb_isim_beh.exe -prj /home/mika/projects_workspace/VHDL_projects/Combinational_logic/cnt6STATES/cnt6states_tb_beh.prj work.cnt6states_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/mika/projects_workspace/VHDL_projects/Combinational_logic/cnt6STATES/cnt6states.vhd" into library work
Parsing VHDL file "/home/mika/projects_workspace/VHDL_projects/Combinational_logic/cnt6STATES/cnt6states_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95064 KB
Fuse CPU Usage: 1210 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity cnt6states [cnt6states_default]
Compiling architecture behavior of entity cnt6states_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/mika/projects_workspace/VHDL_projects/Combinational_logic/cnt6STATES/cnt6states_tb_isim_beh.exe
Fuse Memory Usage: 1185060 KB
Fuse CPU Usage: 1240 ms
GCC CPU Usage: 190 ms
