import{_ as s,o as a,c as l,Q as n}from"./chunks/framework.53d25516.js";const t="/img/20170926191009923.png",p="/img/20190718230151.png",e="/img/20190718230334.png",F=JSON.parse('{"title":"Verilog HDL基础语法（上）","description":"","frontmatter":{"title":"Verilog HDL基础语法（上）","date":"2019-07-18T10:42:34.000Z","toc":true,"tags":["Verilog","HDL","硬件开发","数字电子技术","FPGA"]},"headers":[],"relativePath":"posts/zh/Verilog-HDL基础语法（上）.md","filePath":"posts/zh/Verilog-HDL基础语法（上）.md"}'),o={name:"posts/zh/Verilog-HDL基础语法（上）.md"},r=n("",58),c=[r];function y(i,E,d,g,h,u){return a(),l("div",null,c)}const x=s(o,[["render",y]]);export{F as __pageData,x as default};
