

================================================================
== Vitis HLS Report for 'LOADBYTES_1'
================================================================
* Date:           Sat Apr 30 15:02:03 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        PII-2022-Grazzani-Rogora-Zaffiretti
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  3.858 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.300 us|  0.300 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     297|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      58|    -|
|Register         |        -|    -|      74|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      74|     355|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+-----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+-----+------------+------------+
    |add_ln18_fu_90_p2   |         +|   0|  0|   13|           4|           1|
    |add_ln19_fu_96_p2   |         +|   0|  0|   13|           4|           4|
    |sub_ln19_fu_130_p2  |         -|   0|  0|   14|           5|           6|
    |icmp_ln18_fu_84_p2  |      icmp|   0|  0|    9|           4|           5|
    |x_2_fu_146_p2       |        or|   0|  0|   64|          64|          64|
    |shl_ln19_fu_140_p2  |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0       |       xor|   0|  0|    2|           1|           2|
    +--------------------+----------+----+---+-----+------------+------------+
    |Total               |          |   0|  0|  297|         146|         146|
    +--------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4       |   9|          2|    4|          8|
    |ap_sig_allocacmp_x_load_2  |  13|          3|   64|        192|
    |i_fu_48                    |   9|          2|    4|          8|
    |x_fu_44                    |   9|          2|   64|        128|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  58|         13|  138|        340|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_48                  |   4|   0|    4|          0|
    |trunc_ln19_reg_183       |   3|   0|    3|          0|
    |x_fu_44                  |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  74|   0|   74|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|   LOADBYTES.1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|   LOADBYTES.1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|   LOADBYTES.1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|   LOADBYTES.1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|   LOADBYTES.1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|   LOADBYTES.1|  return value|
|ap_return   |  out|   64|  ap_ctrl_hs|   LOADBYTES.1|  return value|
|k_address0  |  out|    4|   ap_memory|             k|         array|
|k_ce0       |  out|    1|   ap_memory|             k|         array|
|k_q0        |   in|    8|   ap_memory|             k|         array|
|bytes       |   in|    4|     ap_none|         bytes|        scalar|
+------------+-----+-----+------------+--------------+--------------+

