#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Oct 16 23:24:46 2023
# Process ID: 10298
# Current directory: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32
# Command line: vivado neorv32.xpr
# Log file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/vivado.log
# Journal file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/vivado.jou
# Running On: binhkieudo-hotswap, OS: Linux, CPU Frequency: 1700.000 MHz, CPU Physical cores: 16, Host memory: 33036 MB
#-----------------------------------------------------------
start_gui
open_project neorv32.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 7390.266 ; gain = 306.773 ; free physical = 15389 ; free virtual = 87447
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/utils_1/imports/synth_1/neorv32_cpu_regfile.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/rv32_cpu_control.dcp
launch_runs synth_1 -jobs 16
[Tue Oct 17 03:23:09 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Tue Oct 17 03:24:43 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Tue Oct 17 03:26:23 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7989.605 ; gain = 0.000 ; free physical = 9405 ; free virtual = 82352
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8130.258 ; gain = 0.000 ; free physical = 9305 ; free virtual = 82256
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 8364.516 ; gain = 735.145 ; free physical = 9147 ; free virtual = 82097
report_utilization -name utilization_1
close_design
set_property top rv32_cpu_alu [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/utils_1/imports/synth_1/neorv32_cpu_regfile.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/rv32_cpu.dcp
launch_runs synth_1 -jobs 16
[Tue Oct 17 03:34:07 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/runme.log
set_property top rv32_cpu [current_fileset]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/utils_1/imports/synth_1/neorv32_cpu_regfile.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/rv32_cpu_alu.dcp
launch_runs synth_1 -jobs 16
[Tue Oct 17 03:37:01 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/utils_1/imports/synth_1/neorv32_cpu_regfile.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/rv32_cpu.dcp
launch_runs synth_1 -jobs 16
[Tue Oct 17 03:39:30 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/utils_1/imports/synth_1/neorv32_cpu_regfile.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/rv32_cpu.dcp
launch_runs synth_1 -jobs 16
[Tue Oct 17 03:44:51 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/utils_1/imports/synth_1/neorv32_cpu_regfile.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/rv32_cpu.dcp
launch_runs synth_1 -jobs 16
[Tue Oct 17 03:51:56 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/utils_1/imports/synth_1/neorv32_cpu_regfile.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/rv32_cpu.dcp
launch_runs synth_1 -jobs 16
[Tue Oct 17 03:56:19 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8605.367 ; gain = 0.000 ; free physical = 8896 ; free virtual = 81902
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8605.367 ; gain = 0.000 ; free physical = 8840 ; free virtual = 81846
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 32 instances

report_utilization -name utilization_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1761-2
Top: rv32_cpu
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 8836.055 ; gain = 206.773 ; free physical = 8425 ; free virtual = 81424
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rv32_cpu' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'rv32_cpu_control' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_control.v:25]
INFO: [Synth 8-6157] synthesizing module 'rv32_cpu_decompressor' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v:23]
	Parameter FPU_ENABLE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'rv32_cpu_decompressor' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v:23]
INFO: [Synth 8-6157] synthesizing module 'ip_fifo' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/ip_fifo.v:23]
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter FIFO_WIDTH bound to: 18 - type: integer 
	Parameter FIFO_RSYNC bound to: 0 - type: integer 
	Parameter FIFO_SAFE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ip_fifo' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/ip_fifo.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_control.v:1346]
INFO: [Synth 8-6155] done synthesizing module 'rv32_cpu_control' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_control.v:25]
INFO: [Synth 8-6157] synthesizing module 'rv32_cpu_regfile' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_regfile.v:23]
	Parameter RF_LATCH bound to: 0 - type: integer 
	Parameter RS3_EN bound to: 0 - type: integer 
	Parameter RS4_EN bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rv32_cpu_regfile' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'rv32_cpu_alu' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_alu.v:1]
	Parameter FAST_SHIFT bound to: 1 - type: integer 
	Parameter FAST_MUL bound to: 1 - type: integer 
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: integer 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rv32_cpu_cp_shifter_barrel' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rv32_cpu_cp_shifter_barrel' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v:23]
INFO: [Synth 8-6157] synthesizing module 'rv32_cpu_cp_mul_dsp' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v:22]
WARNING: [Synth 8-567] referenced signal 'i_rs1' should be on the sensitivity list [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v:65]
WARNING: [Synth 8-567] referenced signal 'rs1_is_signed' should be on the sensitivity list [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v:65]
WARNING: [Synth 8-567] referenced signal 'i_rs2' should be on the sensitivity list [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v:65]
WARNING: [Synth 8-567] referenced signal 'rs2_is_signed' should be on the sensitivity list [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v:65]
INFO: [Synth 8-6155] done synthesizing module 'rv32_cpu_cp_mul_dsp' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v:22]
INFO: [Synth 8-6157] synthesizing module 'rv32_cpu_cp_div_ser' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v:23]
INFO: [Synth 8-226] default block is never used [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v:78]
INFO: [Synth 8-6155] done synthesizing module 'rv32_cpu_cp_div_ser' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'o_res' does not match port width (64) of module 'rv32_cpu_cp_div_ser' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_alu.v:194]
INFO: [Synth 8-6155] done synthesizing module 'rv32_cpu_alu' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_alu.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'i_ctrl_ir_funct3' does not match port width (1) of module 'rv32_cpu_alu' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu.v:263]
INFO: [Synth 8-6157] synthesizing module 'rv32_cpu_lsu' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_lsu.v:23]
	Parameter AMO_LRSC bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rv32_cpu_lsu' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_lsu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rv32_cpu' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu.v:23]
WARNING: [Synth 8-6014] Unused sequential element csr_mstatus_tw_reg was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_control.v:1313]
WARNING: [Synth 8-6014] Unused sequential element csr_mcounteren_reg was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_control.v:1326]
WARNING: [Synth 8-6014] Unused sequential element csr_mcountinhibit_reg was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_control.v:1327]
WARNING: [Synth 8-6014] Unused sequential element csr_mcyclecfg_minh_reg was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_control.v:1328]
WARNING: [Synth 8-6014] Unused sequential element csr_mcyclecfg_uinh_reg was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_control.v:1329]
WARNING: [Synth 8-6014] Unused sequential element csr_minstretcfg_minh_reg was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_control.v:1330]
WARNING: [Synth 8-6014] Unused sequential element csr_minstretcfg_uinh_reg was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_control.v:1331]
WARNING: [Synth 8-6014] Unused sequential element gen_rf_ff.ro_rs4_reg was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_regfile.v:107]
WARNING: [Synth 8-7129] Port i_ir_opcode[6] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[5] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[4] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[3] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[1] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[0] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk in module rv32_cpu_cp_mul_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rstn in module rv32_cpu_cp_mul_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk in module rv32_cpu_cp_shifter_barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rstn in module rv32_cpu_cp_shifter_barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpu_trap in module rv32_cpu_cp_shifter_barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl_cp_en[4] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl_cp_en[3] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_we in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[11] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[10] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[9] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[8] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[7] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[6] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[5] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[4] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[3] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[2] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[1] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[0] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[31] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[30] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[29] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[28] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[27] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[26] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[25] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[24] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[23] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[22] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[21] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[20] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[19] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[18] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[17] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[16] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[15] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[14] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[13] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[12] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[11] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[10] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[9] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[8] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[7] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[6] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[5] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[4] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[3] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[2] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[1] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[0] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[31] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[30] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[29] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[28] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[27] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[26] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[25] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[24] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[23] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[22] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[21] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[20] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[19] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[18] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[17] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[16] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[15] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[14] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[13] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[12] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[11] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[10] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[9] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[8] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[7] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[6] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[5] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[4] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[3] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[2] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[1] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[0] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs4[31] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs4[30] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs4[29] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs4[28] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs4[27] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs4[26] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs4[25] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs4[24] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs4[23] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs4[22] in module rv32_cpu_alu is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8911.023 ; gain = 281.742 ; free physical = 8518 ; free virtual = 81515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8925.867 ; gain = 296.586 ; free physical = 8517 ; free virtual = 81515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8925.867 ; gain = 296.586 ; free physical = 8517 ; free virtual = 81515
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8925.867 ; gain = 0.000 ; free physical = 8514 ; free virtual = 81511
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9085.586 ; gain = 0.000 ; free physical = 8435 ; free virtual = 81438
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 9109.598 ; gain = 480.316 ; free physical = 8379 ; free virtual = 81383
26 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 9109.598 ; gain = 480.316 ; free physical = 8379 ; free virtual = 81383
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 17 03:59:07 2023...
