{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481141592337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481141592343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 18:13:12 2016 " "Processing started: Wed Dec 07 18:13:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481141592343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481141592343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessadorMIPS -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorMIPS -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481141592343 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481141592750 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1481141592750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processor-LogicFunction " "Found design unit 1: Processor-LogicFunction" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608415 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481141608415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NMux-Primitive " "Found design unit 1: NMux-Primitive" {  } { { "NMux.vhd" "" { Text "C:/vhdlmips/NMux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608416 ""} { "Info" "ISGN_ENTITY_NAME" "1 NMux " "Found entity 1: NMux" {  } { { "NMux.vhd" "" { Text "C:/vhdlmips/NMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481141608416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datatypes " "Found design unit 1: datatypes" {  } { { "pkg.vhd" "" { Text "C:/vhdlmips/pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481141608418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift2left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift2Left-Primitive " "Found design unit 1: Shift2Left-Primitive" {  } { { "Shift2Left.vhd" "" { Text "C:/vhdlmips/Shift2Left.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608421 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift2Left " "Found entity 1: Shift2Left" {  } { { "Shift2Left.vhd" "" { Text "C:/vhdlmips/Shift2Left.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481141608421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register32-DFF " "Found design unit 1: Register32-DFF" {  } { { "Register32.vhd" "" { Text "C:/vhdlmips/Register32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608423 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register32 " "Found entity 1: Register32" {  } { { "Register32.vhd" "" { Text "C:/vhdlmips/Register32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481141608423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalextension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signalextension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignalExtension-Primitive " "Found design unit 1: SignalExtension-Primitive" {  } { { "SignalExtension.vhd" "" { Text "C:/vhdlmips/SignalExtension.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608424 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignalExtension " "Found entity 1: SignalExtension" {  } { { "SignalExtension.vhd" "" { Text "C:/vhdlmips/SignalExtension.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481141608424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "C:/vhdlmips/Memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481141608426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Primitive " "Found design unit 1: ControlUnit-Primitive" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608428 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481141608428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Primitive " "Found design unit 1: ALU-Primitive" {  } { { "ALU.vhd" "" { Text "C:/vhdlmips/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608429 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/vhdlmips/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481141608429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-Primitive " "Found design unit 1: ALUControl-Primitive" {  } { { "ALUControl.vhd" "" { Text "C:/vhdlmips/ALUControl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608432 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.vhd" "" { Text "C:/vhdlmips/ALUControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481141608432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterBank-Primitive " "Found design unit 1: RegisterBank-Primitive" {  } { { "RegisterBank.vhd" "" { Text "C:/vhdlmips/RegisterBank.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608433 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.vhd" "" { Text "C:/vhdlmips/RegisterBank.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481141608433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481141608492 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "output 4 32 Processor.vhd(518) " "VHDL Incomplete Partial Association warning at Processor.vhd(518): port or argument \"output\" has 4/32 unassociated elements" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 518 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1481141608512 "|Processor"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "debug6\[31..16\] Processor.vhd(42) " "Using initial value X (don't care) for net \"debug6\[31..16\]\" at Processor.vhd(42)" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 42 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481141608518 "|Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:fu_controlunit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:fu_controlunit\"" {  } { { "Processor.vhd" "fu_controlunit" { Text "C:/vhdlmips/Processor.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481141608567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register32 Register32:fu_instructionregister " "Elaborating entity \"Register32\" for hierarchy \"Register32:fu_instructionregister\"" {  } { { "Processor.vhd" "fu_instructionregister" { Text "C:/vhdlmips/Processor.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481141608595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NMux NMux:fu_mux0 " "Elaborating entity \"NMux\" for hierarchy \"NMux:fu_mux0\"" {  } { { "Processor.vhd" "fu_mux0" { Text "C:/vhdlmips/Processor.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481141608597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NMux NMux:fu_mux4 " "Elaborating entity \"NMux\" for hierarchy \"NMux:fu_mux4\"" {  } { { "Processor.vhd" "fu_mux4" { Text "C:/vhdlmips/Processor.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481141608599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank RegisterBank:fu_registerbank " "Elaborating entity \"RegisterBank\" for hierarchy \"RegisterBank:fu_registerbank\"" {  } { { "Processor.vhd" "fu_registerbank" { Text "C:/vhdlmips/Processor.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481141608602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RegisterBank:fu_registerbank\|altsyncram:registers\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"RegisterBank:fu_registerbank\|altsyncram:registers\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481141608659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterBank:fu_registerbank\|altsyncram:registers\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"RegisterBank:fu_registerbank\|altsyncram:registers\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481141608660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterBank:fu_registerbank\|altsyncram:registers\[0\]\[31\]__1 " "Instantiated megafunction \"RegisterBank:fu_registerbank\|altsyncram:registers\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 31 " "Parameter \"WIDTH_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 31 " "Parameter \"WIDTH_B\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608661 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481141608661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_csg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_csg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_csg1 " "Found entity 1: altsyncram_csg1" {  } { { "db/altsyncram_csg1.tdf" "" { Text "C:/vhdlmips/db/altsyncram_csg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481141608725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_csg1 RegisterBank:fu_registerbank\|altsyncram:registers\[0\]\[31\]__1\|altsyncram_csg1:auto_generated " "Elaborating entity \"altsyncram_csg1\" for hierarchy \"RegisterBank:fu_registerbank\|altsyncram:registers\[0\]\[31\]__1\|altsyncram_csg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481141608726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalExtension SignalExtension:fu_signalextension " "Elaborating entity \"SignalExtension\" for hierarchy \"SignalExtension:fu_signalextension\"" {  } { { "Processor.vhd" "fu_signalextension" { Text "C:/vhdlmips/Processor.vhd" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481141608741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift2Left Shift2Left:fu_shift2left0 " "Elaborating entity \"Shift2Left\" for hierarchy \"Shift2Left:fu_shift2left0\"" {  } { { "Processor.vhd" "fu_shift2left0" { Text "C:/vhdlmips/Processor.vhd" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481141608744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:fu_alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:fu_alu\"" {  } { { "Processor.vhd" "fu_alu" { Text "C:/vhdlmips/Processor.vhd" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481141608747 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zero ALU.vhd(13) " "VHDL Signal Declaration warning at ALU.vhd(13): used implicit default value for signal \"zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "C:/vhdlmips/ALU.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481141608748 "|Processor|ALU:fu_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:fu_alucontrol " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:fu_alucontrol\"" {  } { { "Processor.vhd" "fu_alucontrol" { Text "C:/vhdlmips/Processor.vhd" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481141608748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:fu_memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:fu_memory\"" {  } { { "Processor.vhd" "fu_memory" { Text "C:/vhdlmips/Processor.vhd" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481141608760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:fu_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:fu_memory\|altsyncram:altsyncram_component\"" {  } { { "Memory.v" "altsyncram_component" { Text "C:/vhdlmips/Memory.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481141608768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:fu_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:fu_memory\|altsyncram:altsyncram_component\"" {  } { { "Memory.v" "" { Text "C:/vhdlmips/Memory.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481141608771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:fu_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:fu_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory.mif " "Parameter \"init_file\" = \"memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481141608771 ""}  } { { "Memory.v" "" { Text "C:/vhdlmips/Memory.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481141608771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dpj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dpj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dpj1 " "Found entity 1: altsyncram_dpj1" {  } { { "db/altsyncram_dpj1.tdf" "" { Text "C:/vhdlmips/db/altsyncram_dpj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481141608839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481141608839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dpj1 Memory:fu_memory\|altsyncram:altsyncram_component\|altsyncram_dpj1:auto_generated " "Elaborating entity \"altsyncram_dpj1\" for hierarchy \"Memory:fu_memory\|altsyncram:altsyncram_component\|altsyncram_dpj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481141608840 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug6\[16\] GND " "Pin \"debug6\[16\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debug6[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug6\[17\] GND " "Pin \"debug6\[17\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debug6[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug6\[18\] GND " "Pin \"debug6\[18\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debug6[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug6\[19\] GND " "Pin \"debug6\[19\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debug6[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug6\[20\] GND " "Pin \"debug6\[20\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debug6[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug6\[21\] GND " "Pin \"debug6\[21\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debug6[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug6\[22\] GND " "Pin \"debug6\[22\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debug6[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug6\[23\] GND " "Pin \"debug6\[23\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debug6[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug6\[24\] GND " "Pin \"debug6\[24\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debug6[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug6\[25\] GND " "Pin \"debug6\[25\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debug6[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug6\[26\] GND " "Pin \"debug6\[26\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debug6[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug6\[27\] GND " "Pin \"debug6\[27\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debug6[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug6\[28\] GND " "Pin \"debug6\[28\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debug6[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug6\[29\] GND " "Pin \"debug6\[29\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debug6[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug6\[30\] GND " "Pin \"debug6\[30\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debug6[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug6\[31\] GND " "Pin \"debug6\[31\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debug6[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[4\] GND " "Pin \"debugstate\[4\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[5\] GND " "Pin \"debugstate\[5\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[6\] GND " "Pin \"debugstate\[6\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[7\] GND " "Pin \"debugstate\[7\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[8\] GND " "Pin \"debugstate\[8\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[9\] GND " "Pin \"debugstate\[9\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[10\] GND " "Pin \"debugstate\[10\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[11\] GND " "Pin \"debugstate\[11\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[12\] GND " "Pin \"debugstate\[12\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[13\] GND " "Pin \"debugstate\[13\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[14\] GND " "Pin \"debugstate\[14\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[15\] GND " "Pin \"debugstate\[15\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[16\] GND " "Pin \"debugstate\[16\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[17\] GND " "Pin \"debugstate\[17\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[18\] GND " "Pin \"debugstate\[18\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[19\] GND " "Pin \"debugstate\[19\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[20\] GND " "Pin \"debugstate\[20\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[21\] GND " "Pin \"debugstate\[21\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[22\] GND " "Pin \"debugstate\[22\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[23\] GND " "Pin \"debugstate\[23\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[24\] GND " "Pin \"debugstate\[24\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[25\] GND " "Pin \"debugstate\[25\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[26\] GND " "Pin \"debugstate\[26\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[27\] GND " "Pin \"debugstate\[27\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[28\] GND " "Pin \"debugstate\[28\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[29\] GND " "Pin \"debugstate\[29\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[30\] GND " "Pin \"debugstate\[30\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugstate\[31\] GND " "Pin \"debugstate\[31\]\" is stuck at GND" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481141610427 "|Processor|debugstate[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1481141610427 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1481141610582 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481141611613 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481141611613 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1041 " "Implemented 1041 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481141611774 ""} { "Info" "ICUT_CUT_TM_OPINS" "224 " "Implemented 224 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481141611774 ""} { "Info" "ICUT_CUT_TM_LCELLS" "721 " "Implemented 721 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481141611774 ""} { "Info" "ICUT_CUT_TM_RAMS" "94 " "Implemented 94 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1481141611774 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481141611774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "699 " "Peak virtual memory: 699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481141611833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 18:13:31 2016 " "Processing ended: Wed Dec 07 18:13:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481141611833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481141611833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481141611833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481141611833 ""}
