
// RW REGISTER LIST

 #define	 reg_d_h_vref1_margsel_reg       		  0x1000		,  31		,  23		
 #define	 reg_d_h_dq_odt_zqcali_en        		  0x1000		,  22		,  22		
 #define	 reg_d_h_dq_drv_zqcali_en        		  0x1000		,  21		,  21		
 #define	 reg_d_h_abutweakpddq_reg        		  0x1000		,  20		,  20		
 #define	 reg_d_h_abutweakpubdq_reg       		  0x1000		,  19		,  19		
 #define	 reg_d_h_abutdiffampseen_reg     		  0x1000		,  18		,  18		
 #define	 reg_d_h_vref1_pd_reg            		  0x1000		,  17		,  17		
 #define	 reg_d_h_weakpd_reg              		  0x1000		,  16		,  15		
 #define	 reg_d_h_weakpub_reg             		  0x1000		,  14		,  13		
 #define	 reg_d_h_abutslewpu_reg          		  0x1000		,  12		,  8		
 #define	 reg_d_h_enb_lp4mode_reg         		  0x1000		,  7		,  7		
 #define	 reg_d_h_dqsweakpd_reg           		  0x1000		,  6		,  6		
 #define	 reg_d_h_dqsbweakpub_reg         		  0x1000		,  5		,  5		
 #define	 reg_d_h_abutslewpd_reg          		  0x1000		,  4		,  0		
 #define	 reg_d_h_dqfben_reg              		  0x1004		,  30		,  30		
 #define	 reg_d_h_dqfbsel_reg             		  0x1004		,  29		,  29		
 #define	 reg_d_h_abutnrcompdq4_reg       		  0x1004		,  28		,  28		
 #define	 reg_d_h_abutnrcompdq3_reg       		  0x1004		,  27		,  27		
 #define	 reg_d_h_abutnrcompdq2_reg       		  0x1004		,  26		,  26		
 #define	 reg_d_h_abutnrcompdq1_reg       		  0x1004		,  25		,  25		
 #define	 reg_d_h_abutnrcompdq0_reg       		  0x1004		,  24		,  24		
 #define	 reg_d_h_abutprcompdq4_reg       		  0x1004		,  20		,  20		
 #define	 reg_d_h_abutprcompdq3_reg       		  0x1004		,  19		,  19		
 #define	 reg_d_h_abutprcompdq2_reg       		  0x1004		,  18		,  18		
 #define	 reg_d_h_abutprcompdq1_reg       		  0x1004		,  17		,  17		
 #define	 reg_d_h_abutprcompdq0_reg       		  0x1004		,  16		,  16		
 #define	 reg_d_h_abutodtpddq4_reg        		  0x1004		,  12		,  12		
 #define	 reg_d_h_abutodtpddq3_reg        		  0x1004		,  11		,  11		
 #define	 reg_d_h_abutodtpddq2_reg        		  0x1004		,  10		,  10		
 #define	 reg_d_h_abutodtpddq1_reg        		  0x1004		,  9		,  9		
 #define	 reg_d_h_abutodtpddq0_reg        		  0x1004		,  8		,  8		
 #define	 reg_d_h_abutodtpudq4_reg        		  0x1004		,  4		,  4		
 #define	 reg_d_h_abutodtpudq3_reg        		  0x1004		,  3		,  3		
 #define	 reg_d_h_abutodtpudq2_reg        		  0x1004		,  2		,  2		
 #define	 reg_d_h_abutodtpudq1_reg        		  0x1004		,  1		,  1		
 #define	 reg_d_h_abutodtpudq0_reg        		  0x1004		,  0		,  0		
 #define	 reg_d_h_rxmen0_delay_bp         		  0x1008		,  26		,  24		
 #define	 reg_d_h_rxmen0_ophsel_bp        		  0x1008		,  23		,  21		
 #define	 reg_d_h_rxmen0_sdlltap_bp       		  0x1008		,  20		,  16		
 #define	 reg_d_h_rxmen1_delay_bp         		  0x1008		,  10		,  8		
 #define	 reg_d_h_rxmen1_ophsel_bp        		  0x1008		,  7		,  5		
 #define	 reg_d_h_rxmen1_sdlltap_bp       		  0x1008		,  4		,  0		
 #define	 reg_d_h_rdodt0_delay            		  0x100c		,  26		,  24		
 #define	 reg_d_h_rdodt0_ophsel           		  0x100c		,  23		,  21		
 #define	 reg_d_h_rdodt0_dllsel           		  0x100c		,  20		,  16		
 #define	 reg_d_h_rdodt1_delay            		  0x100c		,  10		,  8		
 #define	 reg_d_h_rdodt1_ophsel           		  0x100c		,  7		,  5		
 #define	 reg_d_h_rdodt1_dllsel           		  0x100c		,  4		,  0		
 #define	 reg_d_h_dq_invdelay_lp_en       		  0x1010		,  29		,  29		
 #define	 reg_d_h_dm_obsdataen            		  0x1010		,  28		,  28		
 #define	 reg_d_h_dqobsmuxsel             		  0x1010		,  27		,  24		
 #define	 reg_d_h_rxen_lp4                		  0x1010		,  23		,  23		
 #define	 reg_d_h_lp4x_en                 		  0x1010		,  22		,  22		
 #define	 reg_d_h_pvt_comp_en             		  0x1010		,  21		,  21		
 #define	 reg_d_h_dqout_mux               		  0x1010		,  20		,  20		
 #define	 reg_d_h_dmout_mux               		  0x1010		,  19		,  19		
 #define	 reg_d_h_dq_ph90en_bp            		  0x1010		,  18		,  18		
 #define	 reg_d_h_dqs_ph90en_bp           		  0x1010		,  17		,  17		
 #define	 reg_d_h_rcvdqsmodsel            		  0x1010		,  16		,  16		
 #define	 reg_d_h_selfclren               		  0x1010		,  15		,  15		
 #define	 reg_d_h_wrptrclrb               		  0x1010		,  14		,  14		
 #define	 reg_d_h_rxm_odiffampen          		  0x1010		,  13		,  13		
 #define	 reg_d_h_abutobsmodeen           		  0x1010		,  12		,  12		
 #define	 reg_d_h_rxm4p5en                		  0x1010		,  10		,  10		
 #define	 reg_d_h_tsm_iobufact_bp         		  0x1010		,  9		,  9		
 #define	 reg_d_h_rxpst_bp                		  0x1010		,  8		,  8		
 #define	 reg_d_h_rxm4p5en_r2             		  0x1010		,  6		,  6		
 #define	 reg_d_h_rrankdly_4x_cs0         		  0x1010		,  5		,  3		
 #define	 reg_d_h_rrankdly_4x_cs1         		  0x1010		,  2		,  0		
 #define	 reg_d_h_train_dqs_default       		  0x1014		,  30		,  19		
 #define	 reg_d_h_rrankdly_1x_cs1         		  0x1014		,  18		,  16		
 #define	 reg_d_h_rrankdly_1x_cs0         		  0x1014		,  14		,  12		
 #define	 reg_d_h_wrankphsel_0_reg        		  0x1014		,  10		,  8		
 #define	 reg_d_h_wrankdlysel             		  0x1014		,  7		,  0		
 #define	 reg_d_h_cs0_loop_invdelaysel    		  0x1028		,  28		,  24		
 #define	 reg_d_h_cs0_dm_invdelayselrx    		  0x1028		,  14		,  8		
 #define	 reg_d_h_cs0_dq0_invdelayselrx   		  0x102c		,  30		,  24		
 #define	 reg_d_h_cs0_dq1_invdelayselrx   		  0x102c		,  22		,  16		
 #define	 reg_d_h_cs0_dq2_invdelayselrx   		  0x102c		,  14		,  8		
 #define	 reg_d_h_cs0_dq3_invdelayselrx   		  0x102c		,  6		,  0		
 #define	 reg_d_h_cs0_dq4_invdelayselrx   		  0x1030		,  30		,  24		
 #define	 reg_d_h_cs0_dq5_invdelayselrx   		  0x1030		,  22		,  16		
 #define	 reg_d_h_cs0_dq6_invdelayselrx   		  0x1030		,  14		,  8		
 #define	 reg_d_h_cs0_dq7_invdelayselrx   		  0x1030		,  6		,  0		
 #define	 reg_d_h_cs0_dqs_invdelayselrx   		  0x1034		,  30		,  24		
 #define	 reg_d_h_cs0_dqsb_invdelayselrx  		  0x1034		,  14		,  8		
 #define	 reg_d_h_cs1_loop_invdelaysel    		  0x1048		,  28		,  24		
 #define	 reg_d_h_cs1_dm_invdelayselrx    		  0x1048		,  14		,  8		
 #define	 reg_d_h_cs1_dq0_invdelayselrx   		  0x104c		,  30		,  24		
 #define	 reg_d_h_cs1_dq1_invdelayselrx   		  0x104c		,  22		,  16		
 #define	 reg_d_h_cs1_dq2_invdelayselrx   		  0x104c		,  14		,  8		
 #define	 reg_d_h_cs1_dq3_invdelayselrx   		  0x104c		,  6		,  0		
 #define	 reg_d_h_cs1_dq4_invdelayselrx   		  0x1050		,  30		,  24		
 #define	 reg_d_h_cs1_dq5_invdelayselrx   		  0x1050		,  22		,  16		
 #define	 reg_d_h_cs1_dq6_invdelayselrx   		  0x1050		,  14		,  8		
 #define	 reg_d_h_cs1_dq7_invdelayselrx   		  0x1050		,  6		,  0		
 #define	 reg_d_h_cs1_dqs_invdelayselrx   		  0x1054		,  30		,  24		
 #define	 reg_d_h_cs1_dqsb_invdelayselrx  		  0x1054		,  14		,  8		
 #define	 reg_d_h_rd_train_dqs_default    		  0x1058		,  30		,  24		
 #define	 reg_d_h_rd_train_dqs_range_max  		  0x1058		,  14		,  8		
 #define	 reg_d_h_rd_train_dqs_range_min  		  0x1058		,  6		,  0		
 #define	 reg_d_h_rdtrain_check_wrap0     		  0x105c		,  31		,  24		
 #define	 reg_d_h_rdtrain_check_wrap1     		  0x105c		,  23		,  16		
 #define	 reg_d_h_wr_train_dq_range       		  0x10f4		,  23		,  12		
 #define	 reg_d_h_wr_train_dq_start_point 		  0x10f4		,  11		,  0		
 #define	 reg_d_h_cs0_dq1_invdelaysel     		  0x1100		,  27		,  16		
 #define	 reg_d_h_cs0_dq0_invdelaysel     		  0x1100		,  11		,  0		
 #define	 reg_d_h_cs0_dq3_invdelaysel     		  0x1104		,  27		,  16		
 #define	 reg_d_h_cs0_dq2_invdelaysel     		  0x1104		,  11		,  0		
 #define	 reg_d_h_cs0_dq5_invdelaysel     		  0x1108		,  27		,  16		
 #define	 reg_d_h_cs0_dq4_invdelaysel     		  0x1108		,  11		,  0		
 #define	 reg_d_h_cs0_dq7_invdelaysel     		  0x110c		,  27		,  16		
 #define	 reg_d_h_cs0_dq6_invdelaysel     		  0x110c		,  11		,  0		
 #define	 reg_d_h_cs0_dm_invdelaysel      		  0x1110		,  11		,  0		
 #define	 reg_d_h_cs0_dqs_invdelaysel     		  0x1114		,  27		,  16		
 #define	 reg_d_h_cs0_dqsb_invdelaysel    		  0x1114		,  11		,  0		
 #define	 reg_d_h_cs1_dq1_invdelaysel     		  0x1118		,  27		,  16		
 #define	 reg_d_h_cs1_dq0_invdelaysel     		  0x1118		,  11		,  0		
 #define	 reg_d_h_cs1_dq3_invdelaysel     		  0x111c		,  27		,  16		
 #define	 reg_d_h_cs1_dq2_invdelaysel     		  0x111c		,  11		,  0		
 #define	 reg_d_h_cs1_dq5_invdelaysel     		  0x1120		,  27		,  16		
 #define	 reg_d_h_cs1_dq4_invdelaysel     		  0x1120		,  11		,  0		
 #define	 reg_d_h_cs1_dq7_invdelaysel     		  0x1124		,  27		,  16		
 #define	 reg_d_h_cs1_dq6_invdelaysel     		  0x1124		,  11		,  0		
 #define	 reg_d_h_cs1_dm_invdelaysel      		  0x1128		,  11		,  0		
 #define	 reg_d_h_cs1_dqs_invdelaysel     		  0x112c		,  27		,  16		
 #define	 reg_d_h_cs1_dqsb_invdelaysel    		  0x112c		,  11		,  0		


// RO REGISTER LIST
 #define	 reg_d_h_dqs_idqshigh            		  0x1080		,  30		,  30		
 #define	 reg_d_h_tdqs_invdelaysel0       		  0x1080		,  27		,  16		
 #define	 reg_d_h_tdqs_invdelaysel1       		  0x1080		,  11		,  0		
 #define	 reg_d_h_cycsel                  		  0x1084		,  10		,  8		
 #define	 reg_d_h_ophsel                  		  0x1084		,  7		,  5		
 #define	 reg_d_h_dllsel                  		  0x1084		,  4		,  0		
 #define	 reg_d_h_calib_result_cs0        		  0x1088		,  26		,  16		
 #define	 reg_d_h_calib_result_cs1        		  0x1088		,  10		,  0		
 #define	 reg_d_h_cs0_value_dqx_invdelaysel		  0x108c		,  7		,  0		
 #define	 reg_d_h_cs1_value_dqx_invdelaysel		  0x1090		,  7		,  0		
 #define	 reg_d_h_train_min_for_rd_dq0    		  0x1094		,  30		,  24		
 #define	 reg_d_h_train_min_for_rd_dq1    		  0x1094		,  22		,  16		
 #define	 reg_d_h_train_min_for_rd_dq2    		  0x1094		,  14		,  8		
 #define	 reg_d_h_train_min_for_rd_dq3    		  0x1094		,  6		,  0		
 #define	 reg_d_h_train_min_for_rd_dq4    		  0x1098		,  30		,  24		
 #define	 reg_d_h_train_min_for_rd_dq5    		  0x1098		,  22		,  16		
 #define	 reg_d_h_train_min_for_rd_dq6    		  0x1098		,  14		,  8		
 #define	 reg_d_h_train_min_for_rd_dq7    		  0x1098		,  6		,  0		
 #define	 reg_d_h_train_min_for_rd_dqs    		  0x109c		,  14		,  8		
 #define	 reg_d_h_train_max_for_rd_dq0    		  0x10a0		,  30		,  24		
 #define	 reg_d_h_train_max_for_rd_dq1    		  0x10a0		,  22		,  16		
 #define	 reg_d_h_train_max_for_rd_dq2    		  0x10a0		,  14		,  8		
 #define	 reg_d_h_train_max_for_rd_dq3    		  0x10a0		,  6		,  0		
 #define	 reg_d_h_train_max_for_rd_dq4    		  0x10a4		,  30		,  24		
 #define	 reg_d_h_train_max_for_rd_dq5    		  0x10a4		,  22		,  16		
 #define	 reg_d_h_train_max_for_rd_dq6    		  0x10a4		,  14		,  8		
 #define	 reg_d_h_train_max_for_rd_dq7    		  0x10a4		,  6		,  0		
 #define	 reg_d_h_train_max_for_rd_dqs    		  0x10a8		,  14		,  8		
 #define	 reg_d_h_train_result_for_rd_base_dqs		  0x10ac		,  30		,  24		
 #define	 reg_d_h_change_rd_dqs_default   		  0x10ac		,  5		,  5		
 #define	 reg_d_h_left_boundary_overflow_for_rd		  0x10ac		,  3		,  3		
 #define	 reg_d_h_right_boundary_overflow_for_rd		  0x10ac		,  2		,  2		
 #define	 reg_d_h_rd_train_readback_data_dq0		  0x10b0		,  31		,  16		
 #define	 reg_d_h_rd_train_readback_data_dq1		  0x10b0		,  15		,  0		
 #define	 reg_d_h_rd_train_readback_data_dq2		  0x10b4		,  31		,  16		
 #define	 reg_d_h_rd_train_readback_data_dq3		  0x10b4		,  15		,  0		
 #define	 reg_d_h_rd_train_readback_data_dq4		  0x10b8		,  31		,  16		
 #define	 reg_d_h_rd_train_readback_data_dq5		  0x10b8		,  15		,  0		
 #define	 reg_d_h_rd_train_readback_data_dq6		  0x10bc		,  31		,  16		
 #define	 reg_d_h_rd_train_readback_data_dq7		  0x10bc		,  15		,  0		
 #define	 reg_d_h_change_dqs_default      		  0x10c0		,  17		,  17		
 #define	 reg_d_h_rdtrain_vref_max        		  0x10e8		,  24		,  16		
 #define	 reg_d_h_rdtrain_vref_min        		  0x10e8		,  8		,  0		
 #define	 reg_d_h_train_min_for_rd_dm     		  0x10ec		,  14		,  8		
 #define	 reg_d_h_train_max_for_rd_dm     		  0x10ec		,  6		,  0		
 #define	 reg_d_h_wl2_rd_check_error      		  0x10f0		,  14		,  14		
 #define	 reg_d_h_wl2_have_error_dqs      		  0x10f0		,  13		,  13		
 #define	 reg_d_h_wl2_out_tx_delaylane_range		  0x10f0		,  12		,  12		
 #define	 reg_d_h_wr_train_dqs_adjust_result		  0x10f0		,  11		,  0		
 #define	 reg_d_h_train_min_for_dq0       		  0x1150		,  27		,  16		
 #define	 reg_d_h_train_min_for_dq1       		  0x1150		,  11		,  0		
 #define	 reg_d_h_train_min_for_dq2       		  0x1154		,  27		,  16		
 #define	 reg_d_h_train_min_for_dq3       		  0x1154		,  11		,  0		
 #define	 reg_d_h_train_min_for_dq4       		  0x1158		,  27		,  16		
 #define	 reg_d_h_train_min_for_dq5       		  0x1158		,  11		,  0		
 #define	 reg_d_h_train_min_for_dq6       		  0x115c		,  27		,  16		
 #define	 reg_d_h_train_min_for_dq7       		  0x115c		,  11		,  0		
 #define	 reg_d_h_train_min_for_dqs       		  0x1160		,  27		,  16		
 #define	 reg_d_h_train_max_for_dqs       		  0x1160		,  11		,  0		
 #define	 reg_d_h_train_max_for_dq0       		  0x1164		,  27		,  16		
 #define	 reg_d_h_train_max_for_dq1       		  0x1164		,  11		,  0		
 #define	 reg_d_h_train_max_for_dq2       		  0x1168		,  27		,  16		
 #define	 reg_d_h_train_max_for_dq3       		  0x1168		,  11		,  0		
 #define	 reg_d_h_train_max_for_dq4       		  0x116c		,  27		,  16		
 #define	 reg_d_h_train_max_for_dq5       		  0x116c		,  11		,  0		
 #define	 reg_d_h_train_max_for_dq6       		  0x1170		,  27		,  16		
 #define	 reg_d_h_train_max_for_dq7       		  0x1170		,  11		,  0		
 #define	 reg_d_h_train_min_for_dm        		  0x1174		,  27		,  16		
 #define	 reg_d_h_train_max_for_dm        		  0x1174		,  11		,  0		


