;redcode
;assert 1
	SPL 0, <802
	SUB 421, 1
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 30, 9
	ADD 30, 9
	DJN -290, 90
	SPL 0, <802
	MOV 821, 106
	ADD #17, 108
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 30, 49
	JMZ 30, 9
	SPL -601, @86
	ADD 30, 9
	ADD #189, 109
	SPL 0, <802
	DJN -450, @62
	ADD #17, 108
	SUB @0, @2
	DJN -1, <-10
	SUB @0, @2
	SPL -605, 96
	SPL -605, 96
	DJN -1, <-10
	ADD #127, 139
	SPL <821, 106
	SPL 845, 106
	ADD #17, 108
	DJN @771, 500
	DJN @771, 500
	SLT 921, 200
	DJN @771, 500
	ADD 30, 9
	DJN @771, 500
	MOV -800, -20
	MOV -800, -20
	ADD #129, 109
	JMN <-49, #-2
	MOV -800, -20
	JMN <-49, #-2
	SPL 900, <852
	DJN -1, <-10
	SPL 900, <852
	SPL 900, <852
	SUB 199, @188
	SUB 199, @188
	SUB 421, 1
