transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vcom -93 -work work {C:/intelFPGA_lite/18.1/half_adder_design/Gates.vhdl}
vcom -93 -work work {C:/intelFPGA_lite/18.1/half_adder_design/Half_Adder_1.vhd}

vcom -93 -work work {C:/intelFPGA_lite/18.1/half_adder_design/Testbench.vhdl}

vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench

add wave *
view structure
view signals
run -all
