;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; AF
AF__0__DR EQU CYREG_GPIO_PRT0_DR
AF__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
AF__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
AF__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
AF__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
AF__0__HSIOM_MASK EQU 0x000F0000
AF__0__HSIOM_SHIFT EQU 16
AF__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
AF__0__INTR EQU CYREG_GPIO_PRT0_INTR
AF__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
AF__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
AF__0__MASK EQU 0x10
AF__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
AF__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
AF__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
AF__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
AF__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
AF__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
AF__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
AF__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
AF__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
AF__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
AF__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
AF__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
AF__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
AF__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
AF__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
AF__0__PC EQU CYREG_GPIO_PRT0_PC
AF__0__PC2 EQU CYREG_GPIO_PRT0_PC2
AF__0__PORT EQU 0
AF__0__PS EQU CYREG_GPIO_PRT0_PS
AF__0__SHIFT EQU 4
AF__DR EQU CYREG_GPIO_PRT0_DR
AF__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
AF__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
AF__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
AF__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
AF__INTR EQU CYREG_GPIO_PRT0_INTR
AF__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
AF__INTSTAT EQU CYREG_GPIO_PRT0_INTR
AF__MASK EQU 0x10
AF__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
AF__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
AF__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
AF__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
AF__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
AF__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
AF__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
AF__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
AF__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
AF__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
AF__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
AF__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
AF__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
AF__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
AF__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
AF__PC EQU CYREG_GPIO_PRT0_PC
AF__PC2 EQU CYREG_GPIO_PRT0_PC2
AF__PORT EQU 0
AF__PS EQU CYREG_GPIO_PRT0_PS
AF__SHIFT EQU 4

; Red
Red__0__DR EQU CYREG_GPIO_PRT3_DR
Red__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Red__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Red__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Red__0__HSIOM_MASK EQU 0x0F000000
Red__0__HSIOM_SHIFT EQU 24
Red__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Red__0__INTR EQU CYREG_GPIO_PRT3_INTR
Red__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Red__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Red__0__MASK EQU 0x40
Red__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Red__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Red__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Red__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Red__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Red__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Red__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Red__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Red__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Red__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Red__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Red__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Red__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Red__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Red__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Red__0__PC EQU CYREG_GPIO_PRT3_PC
Red__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Red__0__PORT EQU 3
Red__0__PS EQU CYREG_GPIO_PRT3_PS
Red__0__SHIFT EQU 6
Red__DR EQU CYREG_GPIO_PRT3_DR
Red__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Red__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Red__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Red__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Red__INTR EQU CYREG_GPIO_PRT3_INTR
Red__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Red__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Red__MASK EQU 0x40
Red__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Red__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Red__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Red__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Red__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Red__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Red__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Red__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Red__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Red__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Red__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Red__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Red__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Red__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Red__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Red__PC EQU CYREG_GPIO_PRT3_PC
Red__PC2 EQU CYREG_GPIO_PRT3_PC2
Red__PORT EQU 3
Red__PS EQU CYREG_GPIO_PRT3_PS
Red__SHIFT EQU 6

; Blue
Blue__0__DR EQU CYREG_GPIO_PRT4_DR
Blue__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Blue__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Blue__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Blue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Blue__0__HSIOM_MASK EQU 0x0000000F
Blue__0__HSIOM_SHIFT EQU 0
Blue__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Blue__0__INTR EQU CYREG_GPIO_PRT4_INTR
Blue__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Blue__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Blue__0__MASK EQU 0x01
Blue__0__PC EQU CYREG_GPIO_PRT4_PC
Blue__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Blue__0__PORT EQU 4
Blue__0__PS EQU CYREG_GPIO_PRT4_PS
Blue__0__SHIFT EQU 0
Blue__DR EQU CYREG_GPIO_PRT4_DR
Blue__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Blue__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Blue__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Blue__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Blue__INTR EQU CYREG_GPIO_PRT4_INTR
Blue__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Blue__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Blue__MASK EQU 0x01
Blue__PC EQU CYREG_GPIO_PRT4_PC
Blue__PC2 EQU CYREG_GPIO_PRT4_PC2
Blue__PORT EQU 4
Blue__PS EQU CYREG_GPIO_PRT4_PS
Blue__SHIFT EQU 0

; COMP
COMP__0__DR EQU CYREG_GPIO_PRT3_DR
COMP__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
COMP__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
COMP__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
COMP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
COMP__0__HSIOM_MASK EQU 0x00F00000
COMP__0__HSIOM_SHIFT EQU 20
COMP__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
COMP__0__INTR EQU CYREG_GPIO_PRT3_INTR
COMP__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
COMP__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
COMP__0__MASK EQU 0x20
COMP__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
COMP__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
COMP__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
COMP__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
COMP__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
COMP__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
COMP__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
COMP__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
COMP__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
COMP__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
COMP__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
COMP__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
COMP__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
COMP__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
COMP__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
COMP__0__PC EQU CYREG_GPIO_PRT3_PC
COMP__0__PC2 EQU CYREG_GPIO_PRT3_PC2
COMP__0__PORT EQU 3
COMP__0__PS EQU CYREG_GPIO_PRT3_PS
COMP__0__SHIFT EQU 5
COMP__DR EQU CYREG_GPIO_PRT3_DR
COMP__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
COMP__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
COMP__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
COMP__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
COMP__INTR EQU CYREG_GPIO_PRT3_INTR
COMP__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
COMP__INTSTAT EQU CYREG_GPIO_PRT3_INTR
COMP__MASK EQU 0x20
COMP__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
COMP__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
COMP__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
COMP__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
COMP__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
COMP__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
COMP__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
COMP__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
COMP__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
COMP__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
COMP__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
COMP__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
COMP__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
COMP__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
COMP__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
COMP__PC EQU CYREG_GPIO_PRT3_PC
COMP__PC2 EQU CYREG_GPIO_PRT3_PC2
COMP__PORT EQU 3
COMP__PS EQU CYREG_GPIO_PRT3_PS
COMP__SHIFT EQU 5

; SCLK
SCLK__0__DR EQU CYREG_GPIO_PRT0_DR
SCLK__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SCLK__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SCLK__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SCLK__0__HSIOM_MASK EQU 0xF0000000
SCLK__0__HSIOM_SHIFT EQU 28
SCLK__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SCLK__0__INTR EQU CYREG_GPIO_PRT0_INTR
SCLK__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SCLK__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SCLK__0__MASK EQU 0x80
SCLK__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCLK__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCLK__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCLK__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCLK__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCLK__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCLK__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCLK__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCLK__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCLK__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCLK__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCLK__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCLK__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCLK__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCLK__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCLK__0__PC EQU CYREG_GPIO_PRT0_PC
SCLK__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SCLK__0__PORT EQU 0
SCLK__0__PS EQU CYREG_GPIO_PRT0_PS
SCLK__0__SHIFT EQU 7
SCLK__DR EQU CYREG_GPIO_PRT0_DR
SCLK__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SCLK__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SCLK__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SCLK__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SCLK__INTR EQU CYREG_GPIO_PRT0_INTR
SCLK__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SCLK__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SCLK__MASK EQU 0x80
SCLK__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCLK__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCLK__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCLK__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCLK__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCLK__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCLK__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCLK__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCLK__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCLK__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCLK__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCLK__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCLK__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCLK__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCLK__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCLK__PC EQU CYREG_GPIO_PRT0_PC
SCLK__PC2 EQU CYREG_GPIO_PRT0_PC2
SCLK__PORT EQU 0
SCLK__PS EQU CYREG_GPIO_PRT0_PS
SCLK__SHIFT EQU 7

; SDAT
SDAT__0__DR EQU CYREG_GPIO_PRT0_DR
SDAT__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SDAT__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SDAT__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SDAT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SDAT__0__HSIOM_MASK EQU 0x0F000000
SDAT__0__HSIOM_SHIFT EQU 24
SDAT__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SDAT__0__INTR EQU CYREG_GPIO_PRT0_INTR
SDAT__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SDAT__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SDAT__0__MASK EQU 0x40
SDAT__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SDAT__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SDAT__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SDAT__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SDAT__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SDAT__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SDAT__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SDAT__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SDAT__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SDAT__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SDAT__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SDAT__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SDAT__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SDAT__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SDAT__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SDAT__0__PC EQU CYREG_GPIO_PRT0_PC
SDAT__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SDAT__0__PORT EQU 0
SDAT__0__PS EQU CYREG_GPIO_PRT0_PS
SDAT__0__SHIFT EQU 6
SDAT__DR EQU CYREG_GPIO_PRT0_DR
SDAT__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SDAT__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SDAT__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SDAT__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SDAT__INTR EQU CYREG_GPIO_PRT0_INTR
SDAT__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SDAT__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SDAT__MASK EQU 0x40
SDAT__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SDAT__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SDAT__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SDAT__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SDAT__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SDAT__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SDAT__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SDAT__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SDAT__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SDAT__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SDAT__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SDAT__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SDAT__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SDAT__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SDAT__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SDAT__PC EQU CYREG_GPIO_PRT0_PC
SDAT__PC2 EQU CYREG_GPIO_PRT0_PC2
SDAT__PORT EQU 0
SDAT__PS EQU CYREG_GPIO_PRT0_PS
SDAT__SHIFT EQU 6

; UART
UART_tx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_tx__0__HSIOM_MASK EQU 0x0000000F
UART_tx__0__HSIOM_SHIFT EQU 0
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_tx__0__MASK EQU 0x01
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_tx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_tx__0__PORT EQU 1
UART_tx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_tx__0__SHIFT EQU 0
UART_tx__DR EQU CYREG_GPIO_PRT1_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_tx__MASK EQU 0x01
UART_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_tx__PC EQU CYREG_GPIO_PRT1_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_tx__PORT EQU 1
UART_tx__PS EQU CYREG_GPIO_PRT1_PS
UART_tx__SHIFT EQU 0

; volt
volt__0__DR EQU CYREG_GPIO_PRT3_DR
volt__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
volt__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
volt__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
volt__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
volt__0__HSIOM_MASK EQU 0x00000F00
volt__0__HSIOM_SHIFT EQU 8
volt__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
volt__0__INTR EQU CYREG_GPIO_PRT3_INTR
volt__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
volt__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
volt__0__MASK EQU 0x04
volt__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
volt__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
volt__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
volt__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
volt__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
volt__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
volt__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
volt__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
volt__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
volt__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
volt__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
volt__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
volt__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
volt__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
volt__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
volt__0__PC EQU CYREG_GPIO_PRT3_PC
volt__0__PC2 EQU CYREG_GPIO_PRT3_PC2
volt__0__PORT EQU 3
volt__0__PS EQU CYREG_GPIO_PRT3_PS
volt__0__SHIFT EQU 2
volt__DR EQU CYREG_GPIO_PRT3_DR
volt__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
volt__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
volt__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
volt__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
volt__INTR EQU CYREG_GPIO_PRT3_INTR
volt__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
volt__INTSTAT EQU CYREG_GPIO_PRT3_INTR
volt__MASK EQU 0x04
volt__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
volt__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
volt__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
volt__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
volt__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
volt__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
volt__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
volt__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
volt__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
volt__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
volt__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
volt__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
volt__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
volt__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
volt__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
volt__PC EQU CYREG_GPIO_PRT3_PC
volt__PC2 EQU CYREG_GPIO_PRT3_PC2
volt__PORT EQU 3
volt__PS EQU CYREG_GPIO_PRT3_PS
volt__SHIFT EQU 2

; BLE_1
BLE_1_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
BLE_1_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
BLE_1_bless_isr__INTC_MASK EQU 0x1000
BLE_1_bless_isr__INTC_NUMBER EQU 12
BLE_1_bless_isr__INTC_PRIOR_MASK EQU 0xC0
BLE_1_bless_isr__INTC_PRIOR_NUM EQU 3
BLE_1_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
BLE_1_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
BLE_1_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
BLE_1_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
BLE_1_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
BLE_1_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
BLE_1_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
BLE_1_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
BLE_1_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
BLE_1_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
BLE_1_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
BLE_1_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
BLE_1_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
BLE_1_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
BLE_1_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
BLE_1_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
BLE_1_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
BLE_1_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
BLE_1_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
BLE_1_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
BLE_1_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
BLE_1_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
BLE_1_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
BLE_1_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
BLE_1_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
BLE_1_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
BLE_1_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
BLE_1_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
BLE_1_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
BLE_1_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
BLE_1_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
BLE_1_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
BLE_1_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
BLE_1_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
BLE_1_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
BLE_1_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
BLE_1_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
BLE_1_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
BLE_1_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
BLE_1_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
BLE_1_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
BLE_1_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
BLE_1_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
BLE_1_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
BLE_1_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
BLE_1_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
BLE_1_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
BLE_1_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
BLE_1_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
BLE_1_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
BLE_1_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
BLE_1_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
BLE_1_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
BLE_1_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
BLE_1_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
BLE_1_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
BLE_1_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
BLE_1_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
BLE_1_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
BLE_1_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
BLE_1_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
BLE_1_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
BLE_1_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
BLE_1_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
BLE_1_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
BLE_1_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
BLE_1_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
BLE_1_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
BLE_1_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
BLE_1_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
BLE_1_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
BLE_1_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
BLE_1_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
BLE_1_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
BLE_1_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
BLE_1_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
BLE_1_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
BLE_1_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
BLE_1_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
BLE_1_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
BLE_1_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
BLE_1_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
BLE_1_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
BLE_1_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
BLE_1_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
BLE_1_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
BLE_1_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
BLE_1_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
BLE_1_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
BLE_1_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
BLE_1_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
BLE_1_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
BLE_1_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
BLE_1_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
BLE_1_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
BLE_1_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
BLE_1_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
BLE_1_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
BLE_1_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
BLE_1_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
BLE_1_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
BLE_1_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
BLE_1_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
BLE_1_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
BLE_1_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
BLE_1_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
BLE_1_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
BLE_1_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
BLE_1_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
BLE_1_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
BLE_1_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
BLE_1_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
BLE_1_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
BLE_1_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
BLE_1_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
BLE_1_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
BLE_1_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
BLE_1_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
BLE_1_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
BLE_1_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
BLE_1_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
BLE_1_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
BLE_1_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
BLE_1_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
BLE_1_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
BLE_1_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
BLE_1_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
BLE_1_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
BLE_1_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
BLE_1_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
BLE_1_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
BLE_1_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
BLE_1_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
BLE_1_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
BLE_1_cy_m0s8_ble__LF_CLK_CTRL EQU CYREG_BLE_BLESS_LF_CLK_CTRL
BLE_1_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
BLE_1_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
BLE_1_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
BLE_1_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
BLE_1_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
BLE_1_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
BLE_1_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
BLE_1_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
BLE_1_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
BLE_1_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
BLE_1_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
BLE_1_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
BLE_1_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
BLE_1_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
BLE_1_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
BLE_1_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
BLE_1_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
BLE_1_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
BLE_1_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
BLE_1_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
BLE_1_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
BLE_1_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
BLE_1_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
BLE_1_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
BLE_1_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
BLE_1_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
BLE_1_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
BLE_1_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
BLE_1_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
BLE_1_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
BLE_1_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
BLE_1_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
BLE_1_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
BLE_1_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
BLE_1_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
BLE_1_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
BLE_1_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
BLE_1_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
BLE_1_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
BLE_1_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
BLE_1_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
BLE_1_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
BLE_1_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
BLE_1_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
BLE_1_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
BLE_1_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
BLE_1_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
BLE_1_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
BLE_1_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
BLE_1_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
BLE_1_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
BLE_1_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
BLE_1_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
BLE_1_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
BLE_1_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
BLE_1_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
BLE_1_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
BLE_1_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
BLE_1_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
BLE_1_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
BLE_1_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
BLE_1_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
BLE_1_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
BLE_1_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
BLE_1_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
BLE_1_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
BLE_1_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
BLE_1_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
BLE_1_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
BLE_1_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
BLE_1_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
BLE_1_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
BLE_1_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
BLE_1_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
BLE_1_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
BLE_1_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
BLE_1_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
BLE_1_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
BLE_1_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

; Green
Green__0__DR EQU CYREG_GPIO_PRT3_DR
Green__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Green__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Green__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Green__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Green__0__HSIOM_MASK EQU 0xF0000000
Green__0__HSIOM_SHIFT EQU 28
Green__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Green__0__INTR EQU CYREG_GPIO_PRT3_INTR
Green__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Green__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Green__0__MASK EQU 0x80
Green__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Green__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Green__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Green__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Green__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Green__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Green__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Green__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Green__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Green__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Green__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Green__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Green__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Green__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Green__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Green__0__PC EQU CYREG_GPIO_PRT3_PC
Green__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Green__0__PORT EQU 3
Green__0__PS EQU CYREG_GPIO_PRT3_PS
Green__0__SHIFT EQU 7
Green__DR EQU CYREG_GPIO_PRT3_DR
Green__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Green__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Green__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Green__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Green__INTR EQU CYREG_GPIO_PRT3_INTR
Green__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Green__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Green__MASK EQU 0x80
Green__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Green__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Green__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Green__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Green__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Green__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Green__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Green__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Green__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Green__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Green__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Green__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Green__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Green__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Green__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Green__PC EQU CYREG_GPIO_PRT3_PC
Green__PC2 EQU CYREG_GPIO_PRT3_PC2
Green__PORT EQU 3
Green__PS EQU CYREG_GPIO_PRT3_PS
Green__SHIFT EQU 7

; I2C_1
I2C_1_SCB__CTRL EQU CYREG_SCB1_CTRL
I2C_1_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
I2C_1_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
I2C_1_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2C_1_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2C_1_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2C_1_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2C_1_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2C_1_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2C_1_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2C_1_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2C_1_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2C_1_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2C_1_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
I2C_1_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2C_1_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2C_1_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2C_1_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2C_1_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2C_1_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2C_1_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2C_1_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2C_1_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2C_1_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2C_1_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
I2C_1_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2C_1_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2C_1_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
I2C_1_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
I2C_1_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
I2C_1_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
I2C_1_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
I2C_1_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
I2C_1_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2C_1_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2C_1_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2C_1_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2C_1_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2C_1_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2C_1_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2C_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2C_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2C_1_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2C_1_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2C_1_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2C_1_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2C_1_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2C_1_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2C_1_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2C_1_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2C_1_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2C_1_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2C_1_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2C_1_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2C_1_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2C_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2C_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2C_1_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2C_1_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2C_1_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2C_1_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2C_1_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2C_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2C_1_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2C_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2C_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2C_1_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2C_1_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2C_1_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2C_1_SCB__SS0_POSISTION EQU 0
I2C_1_SCB__SS1_POSISTION EQU 1
I2C_1_SCB__SS2_POSISTION EQU 2
I2C_1_SCB__SS3_POSISTION EQU 3
I2C_1_SCB__STATUS EQU CYREG_SCB1_STATUS
I2C_1_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2C_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2C_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2C_1_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2C_1_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2C_1_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
I2C_1_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2C_1_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2C_1_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
I2C_1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_1_SCB_IRQ__INTC_MASK EQU 0x400
I2C_1_SCB_IRQ__INTC_NUMBER EQU 10
I2C_1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_1_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
I2C_1_SCBCLK__DIV_ID EQU 0x00000041
I2C_1_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
I2C_1_SCBCLK__PA_DIV_ID EQU 0x000000FF
I2C_1_scl__0__DR EQU CYREG_GPIO_PRT5_DR
I2C_1_scl__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
I2C_1_scl__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
I2C_1_scl__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
I2C_1_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
I2C_1_scl__0__HSIOM_GPIO EQU 0
I2C_1_scl__0__HSIOM_I2C EQU 14
I2C_1_scl__0__HSIOM_I2C_SCL EQU 14
I2C_1_scl__0__HSIOM_MASK EQU 0x000000F0
I2C_1_scl__0__HSIOM_SHIFT EQU 4
I2C_1_scl__0__HSIOM_SPI EQU 15
I2C_1_scl__0__HSIOM_SPI_CLK EQU 15
I2C_1_scl__0__HSIOM_UART EQU 9
I2C_1_scl__0__HSIOM_UART_TX EQU 9
I2C_1_scl__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_1_scl__0__INTR EQU CYREG_GPIO_PRT5_INTR
I2C_1_scl__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_1_scl__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
I2C_1_scl__0__MASK EQU 0x02
I2C_1_scl__0__PC EQU CYREG_GPIO_PRT5_PC
I2C_1_scl__0__PC2 EQU CYREG_GPIO_PRT5_PC2
I2C_1_scl__0__PORT EQU 5
I2C_1_scl__0__PS EQU CYREG_GPIO_PRT5_PS
I2C_1_scl__0__SHIFT EQU 1
I2C_1_scl__DR EQU CYREG_GPIO_PRT5_DR
I2C_1_scl__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
I2C_1_scl__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
I2C_1_scl__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
I2C_1_scl__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_1_scl__INTR EQU CYREG_GPIO_PRT5_INTR
I2C_1_scl__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_1_scl__INTSTAT EQU CYREG_GPIO_PRT5_INTR
I2C_1_scl__MASK EQU 0x02
I2C_1_scl__PC EQU CYREG_GPIO_PRT5_PC
I2C_1_scl__PC2 EQU CYREG_GPIO_PRT5_PC2
I2C_1_scl__PORT EQU 5
I2C_1_scl__PS EQU CYREG_GPIO_PRT5_PS
I2C_1_scl__SHIFT EQU 1
I2C_1_sda__0__DR EQU CYREG_GPIO_PRT5_DR
I2C_1_sda__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
I2C_1_sda__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
I2C_1_sda__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
I2C_1_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
I2C_1_sda__0__HSIOM_GPIO EQU 0
I2C_1_sda__0__HSIOM_I2C EQU 14
I2C_1_sda__0__HSIOM_I2C_SDA EQU 14
I2C_1_sda__0__HSIOM_MASK EQU 0x0000000F
I2C_1_sda__0__HSIOM_SHIFT EQU 0
I2C_1_sda__0__HSIOM_SPI EQU 15
I2C_1_sda__0__HSIOM_SPI_SELECT0 EQU 15
I2C_1_sda__0__HSIOM_UART EQU 9
I2C_1_sda__0__HSIOM_UART_RX EQU 9
I2C_1_sda__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_1_sda__0__INTR EQU CYREG_GPIO_PRT5_INTR
I2C_1_sda__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_1_sda__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
I2C_1_sda__0__MASK EQU 0x01
I2C_1_sda__0__PC EQU CYREG_GPIO_PRT5_PC
I2C_1_sda__0__PC2 EQU CYREG_GPIO_PRT5_PC2
I2C_1_sda__0__PORT EQU 5
I2C_1_sda__0__PS EQU CYREG_GPIO_PRT5_PS
I2C_1_sda__0__SHIFT EQU 0
I2C_1_sda__DR EQU CYREG_GPIO_PRT5_DR
I2C_1_sda__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
I2C_1_sda__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
I2C_1_sda__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
I2C_1_sda__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_1_sda__INTR EQU CYREG_GPIO_PRT5_INTR
I2C_1_sda__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_1_sda__INTSTAT EQU CYREG_GPIO_PRT5_INTR
I2C_1_sda__MASK EQU 0x01
I2C_1_sda__PC EQU CYREG_GPIO_PRT5_PC
I2C_1_sda__PC2 EQU CYREG_GPIO_PRT5_PC2
I2C_1_sda__PORT EQU 5
I2C_1_sda__PS EQU CYREG_GPIO_PRT5_PS
I2C_1_sda__SHIFT EQU 0

; SPI_1
SPI_1_miso_s__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_1_miso_s__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_1_miso_s__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_1_miso_s__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_1_miso_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_1_miso_s__0__HSIOM_GPIO EQU 0
SPI_1_miso_s__0__HSIOM_I2C EQU 14
SPI_1_miso_s__0__HSIOM_I2C_SCL EQU 14
SPI_1_miso_s__0__HSIOM_MASK EQU 0x00F00000
SPI_1_miso_s__0__HSIOM_SHIFT EQU 20
SPI_1_miso_s__0__HSIOM_SPI EQU 15
SPI_1_miso_s__0__HSIOM_SPI_MISO EQU 15
SPI_1_miso_s__0__HSIOM_UART EQU 9
SPI_1_miso_s__0__HSIOM_UART_TX EQU 9
SPI_1_miso_s__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_miso_s__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_1_miso_s__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_miso_s__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_1_miso_s__0__MASK EQU 0x20
SPI_1_miso_s__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
SPI_1_miso_s__0__OUT_SEL_SHIFT EQU 10
SPI_1_miso_s__0__OUT_SEL_VAL EQU -1
SPI_1_miso_s__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_1_miso_s__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_1_miso_s__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_1_miso_s__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_1_miso_s__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_1_miso_s__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_1_miso_s__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_1_miso_s__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_1_miso_s__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_1_miso_s__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_1_miso_s__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_1_miso_s__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_1_miso_s__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_1_miso_s__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_1_miso_s__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_1_miso_s__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_1_miso_s__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_1_miso_s__0__PORT EQU 1
SPI_1_miso_s__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_1_miso_s__0__SHIFT EQU 5
SPI_1_miso_s__DR EQU CYREG_GPIO_PRT1_DR
SPI_1_miso_s__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_1_miso_s__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_1_miso_s__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_1_miso_s__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_miso_s__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_1_miso_s__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_miso_s__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_1_miso_s__MASK EQU 0x20
SPI_1_miso_s__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_1_miso_s__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_1_miso_s__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_1_miso_s__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_1_miso_s__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_1_miso_s__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_1_miso_s__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_1_miso_s__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_1_miso_s__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_1_miso_s__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_1_miso_s__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_1_miso_s__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_1_miso_s__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_1_miso_s__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_1_miso_s__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_1_miso_s__PC EQU CYREG_GPIO_PRT1_PC
SPI_1_miso_s__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_1_miso_s__PORT EQU 1
SPI_1_miso_s__PS EQU CYREG_GPIO_PRT1_PS
SPI_1_miso_s__SHIFT EQU 5
SPI_1_mosi_s__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_1_mosi_s__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_1_mosi_s__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_1_mosi_s__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_1_mosi_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_1_mosi_s__0__HSIOM_GPIO EQU 0
SPI_1_mosi_s__0__HSIOM_I2C EQU 14
SPI_1_mosi_s__0__HSIOM_I2C_SDA EQU 14
SPI_1_mosi_s__0__HSIOM_MASK EQU 0x000F0000
SPI_1_mosi_s__0__HSIOM_SHIFT EQU 16
SPI_1_mosi_s__0__HSIOM_SPI EQU 15
SPI_1_mosi_s__0__HSIOM_SPI_MOSI EQU 15
SPI_1_mosi_s__0__HSIOM_UART EQU 9
SPI_1_mosi_s__0__HSIOM_UART_RX EQU 9
SPI_1_mosi_s__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_mosi_s__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_1_mosi_s__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_mosi_s__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_1_mosi_s__0__MASK EQU 0x10
SPI_1_mosi_s__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_1_mosi_s__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_1_mosi_s__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_1_mosi_s__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_1_mosi_s__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_1_mosi_s__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_1_mosi_s__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_1_mosi_s__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_1_mosi_s__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_1_mosi_s__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_1_mosi_s__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_1_mosi_s__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_1_mosi_s__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_1_mosi_s__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_1_mosi_s__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_1_mosi_s__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_1_mosi_s__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_1_mosi_s__0__PORT EQU 1
SPI_1_mosi_s__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_1_mosi_s__0__SHIFT EQU 4
SPI_1_mosi_s__DR EQU CYREG_GPIO_PRT1_DR
SPI_1_mosi_s__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_1_mosi_s__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_1_mosi_s__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_1_mosi_s__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_mosi_s__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_1_mosi_s__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_mosi_s__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_1_mosi_s__MASK EQU 0x10
SPI_1_mosi_s__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_1_mosi_s__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_1_mosi_s__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_1_mosi_s__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_1_mosi_s__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_1_mosi_s__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_1_mosi_s__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_1_mosi_s__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_1_mosi_s__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_1_mosi_s__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_1_mosi_s__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_1_mosi_s__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_1_mosi_s__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_1_mosi_s__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_1_mosi_s__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_1_mosi_s__PC EQU CYREG_GPIO_PRT1_PC
SPI_1_mosi_s__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_1_mosi_s__PORT EQU 1
SPI_1_mosi_s__PS EQU CYREG_GPIO_PRT1_PS
SPI_1_mosi_s__SHIFT EQU 4
SPI_1_SCB__CTRL EQU CYREG_SCB0_CTRL
SPI_1_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
SPI_1_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
SPI_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
SPI_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
SPI_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
SPI_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
SPI_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
SPI_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
SPI_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
SPI_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
SPI_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
SPI_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
SPI_1_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
SPI_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
SPI_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
SPI_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
SPI_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
SPI_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
SPI_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
SPI_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
SPI_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
SPI_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
SPI_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
SPI_1_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
SPI_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
SPI_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
SPI_1_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
SPI_1_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
SPI_1_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
SPI_1_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
SPI_1_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
SPI_1_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
SPI_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
SPI_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
SPI_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
SPI_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
SPI_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
SPI_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
SPI_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
SPI_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
SPI_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
SPI_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
SPI_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
SPI_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
SPI_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
SPI_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
SPI_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
SPI_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
SPI_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
SPI_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
SPI_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
SPI_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
SPI_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
SPI_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
SPI_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
SPI_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
SPI_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
SPI_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
SPI_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
SPI_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
SPI_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
SPI_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
SPI_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
SPI_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
SPI_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
SPI_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
SPI_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
SPI_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
SPI_1_SCB__SS0_POSISTION EQU 0
SPI_1_SCB__SS1_POSISTION EQU 1
SPI_1_SCB__SS2_POSISTION EQU 2
SPI_1_SCB__SS3_POSISTION EQU 3
SPI_1_SCB__STATUS EQU CYREG_SCB0_STATUS
SPI_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
SPI_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
SPI_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
SPI_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
SPI_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
SPI_1_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
SPI_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
SPI_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
SPI_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
SPI_1_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
SPI_1_SCBCLK__DIV_ID EQU 0x00000040
SPI_1_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
SPI_1_SCBCLK__PA_DIV_ID EQU 0x000000FF
SPI_1_sclk_s__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_1_sclk_s__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_1_sclk_s__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_1_sclk_s__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_1_sclk_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_1_sclk_s__0__HSIOM_GPIO EQU 0
SPI_1_sclk_s__0__HSIOM_MASK EQU 0xF0000000
SPI_1_sclk_s__0__HSIOM_SHIFT EQU 28
SPI_1_sclk_s__0__HSIOM_SPI EQU 15
SPI_1_sclk_s__0__HSIOM_SPI_CLK EQU 15
SPI_1_sclk_s__0__HSIOM_UART EQU 9
SPI_1_sclk_s__0__HSIOM_UART_CTS EQU 9
SPI_1_sclk_s__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_sclk_s__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_1_sclk_s__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_sclk_s__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_1_sclk_s__0__MASK EQU 0x80
SPI_1_sclk_s__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_1_sclk_s__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_1_sclk_s__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_1_sclk_s__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_1_sclk_s__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_1_sclk_s__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_1_sclk_s__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_1_sclk_s__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_1_sclk_s__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_1_sclk_s__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_1_sclk_s__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_1_sclk_s__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_1_sclk_s__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_1_sclk_s__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_1_sclk_s__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_1_sclk_s__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_1_sclk_s__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_1_sclk_s__0__PORT EQU 1
SPI_1_sclk_s__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_1_sclk_s__0__SHIFT EQU 7
SPI_1_sclk_s__DR EQU CYREG_GPIO_PRT1_DR
SPI_1_sclk_s__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_1_sclk_s__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_1_sclk_s__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_1_sclk_s__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_sclk_s__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_1_sclk_s__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_sclk_s__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_1_sclk_s__MASK EQU 0x80
SPI_1_sclk_s__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_1_sclk_s__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_1_sclk_s__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_1_sclk_s__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_1_sclk_s__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_1_sclk_s__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_1_sclk_s__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_1_sclk_s__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_1_sclk_s__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_1_sclk_s__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_1_sclk_s__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_1_sclk_s__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_1_sclk_s__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_1_sclk_s__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_1_sclk_s__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_1_sclk_s__PC EQU CYREG_GPIO_PRT1_PC
SPI_1_sclk_s__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_1_sclk_s__PORT EQU 1
SPI_1_sclk_s__PS EQU CYREG_GPIO_PRT1_PS
SPI_1_sclk_s__SHIFT EQU 7
SPI_1_ss_s__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_1_ss_s__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_1_ss_s__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_1_ss_s__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_1_ss_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_1_ss_s__0__HSIOM_GPIO EQU 0
SPI_1_ss_s__0__HSIOM_MASK EQU 0x0F000000
SPI_1_ss_s__0__HSIOM_SHIFT EQU 24
SPI_1_ss_s__0__HSIOM_SPI EQU 15
SPI_1_ss_s__0__HSIOM_SPI_SELECT0 EQU 15
SPI_1_ss_s__0__HSIOM_UART EQU 9
SPI_1_ss_s__0__HSIOM_UART_RTS EQU 9
SPI_1_ss_s__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_ss_s__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_1_ss_s__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_ss_s__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_1_ss_s__0__MASK EQU 0x40
SPI_1_ss_s__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_1_ss_s__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_1_ss_s__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_1_ss_s__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_1_ss_s__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_1_ss_s__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_1_ss_s__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_1_ss_s__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_1_ss_s__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_1_ss_s__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_1_ss_s__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_1_ss_s__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_1_ss_s__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_1_ss_s__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_1_ss_s__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_1_ss_s__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_1_ss_s__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_1_ss_s__0__PORT EQU 1
SPI_1_ss_s__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_1_ss_s__0__SHIFT EQU 6
SPI_1_ss_s__DR EQU CYREG_GPIO_PRT1_DR
SPI_1_ss_s__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_1_ss_s__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_1_ss_s__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_1_ss_s__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_ss_s__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_1_ss_s__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_ss_s__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_1_ss_s__MASK EQU 0x40
SPI_1_ss_s__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_1_ss_s__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_1_ss_s__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_1_ss_s__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_1_ss_s__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_1_ss_s__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_1_ss_s__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_1_ss_s__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_1_ss_s__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_1_ss_s__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_1_ss_s__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_1_ss_s__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_1_ss_s__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_1_ss_s__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_1_ss_s__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_1_ss_s__PC EQU CYREG_GPIO_PRT1_PC
SPI_1_ss_s__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_1_ss_s__PORT EQU 1
SPI_1_ss_s__PS EQU CYREG_GPIO_PRT1_PS
SPI_1_ss_s__SHIFT EQU 6

; ST1_2
ST1_2__0__DR EQU CYREG_GPIO_PRT2_DR
ST1_2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
ST1_2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
ST1_2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
ST1_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ST1_2__0__HSIOM_MASK EQU 0x000F0000
ST1_2__0__HSIOM_SHIFT EQU 16
ST1_2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
ST1_2__0__INTR EQU CYREG_GPIO_PRT2_INTR
ST1_2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
ST1_2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
ST1_2__0__MASK EQU 0x10
ST1_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ST1_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ST1_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ST1_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ST1_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ST1_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ST1_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ST1_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ST1_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ST1_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ST1_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ST1_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ST1_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ST1_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ST1_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ST1_2__0__PC EQU CYREG_GPIO_PRT2_PC
ST1_2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
ST1_2__0__PORT EQU 2
ST1_2__0__PS EQU CYREG_GPIO_PRT2_PS
ST1_2__0__SHIFT EQU 4
ST1_2__DR EQU CYREG_GPIO_PRT2_DR
ST1_2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
ST1_2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
ST1_2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
ST1_2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
ST1_2__INTR EQU CYREG_GPIO_PRT2_INTR
ST1_2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
ST1_2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
ST1_2__MASK EQU 0x10
ST1_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ST1_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ST1_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ST1_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ST1_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ST1_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ST1_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ST1_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ST1_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ST1_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ST1_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ST1_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ST1_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ST1_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ST1_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ST1_2__PC EQU CYREG_GPIO_PRT2_PC
ST1_2__PC2 EQU CYREG_GPIO_PRT2_PC2
ST1_2__PORT EQU 2
ST1_2__PS EQU CYREG_GPIO_PRT2_PS
ST1_2__SHIFT EQU 4

; ST3_4
ST3_4__0__DR EQU CYREG_GPIO_PRT2_DR
ST3_4__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
ST3_4__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
ST3_4__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
ST3_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ST3_4__0__HSIOM_MASK EQU 0x0000000F
ST3_4__0__HSIOM_SHIFT EQU 0
ST3_4__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
ST3_4__0__INTR EQU CYREG_GPIO_PRT2_INTR
ST3_4__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
ST3_4__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
ST3_4__0__MASK EQU 0x01
ST3_4__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ST3_4__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ST3_4__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ST3_4__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ST3_4__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ST3_4__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ST3_4__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ST3_4__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ST3_4__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ST3_4__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ST3_4__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ST3_4__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ST3_4__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ST3_4__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ST3_4__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ST3_4__0__PC EQU CYREG_GPIO_PRT2_PC
ST3_4__0__PC2 EQU CYREG_GPIO_PRT2_PC2
ST3_4__0__PORT EQU 2
ST3_4__0__PS EQU CYREG_GPIO_PRT2_PS
ST3_4__0__SHIFT EQU 0
ST3_4__DR EQU CYREG_GPIO_PRT2_DR
ST3_4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
ST3_4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
ST3_4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
ST3_4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
ST3_4__INTR EQU CYREG_GPIO_PRT2_INTR
ST3_4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
ST3_4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
ST3_4__MASK EQU 0x01
ST3_4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ST3_4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ST3_4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ST3_4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ST3_4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ST3_4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ST3_4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ST3_4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ST3_4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ST3_4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ST3_4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ST3_4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ST3_4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ST3_4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ST3_4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ST3_4__PC EQU CYREG_GPIO_PRT2_PC
ST3_4__PC2 EQU CYREG_GPIO_PRT2_PC2
ST3_4__PORT EQU 2
ST3_4__PS EQU CYREG_GPIO_PRT2_PS
ST3_4__SHIFT EQU 0

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_1__INTC_MASK EQU 0x100
isr_1__INTC_NUMBER EQU 8
isr_1__INTC_PRIOR_MASK EQU 0xC0
isr_1__INTC_PRIOR_NUM EQU 3
isr_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
isr_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; CE_Pin
CE_Pin__0__DR EQU CYREG_GPIO_PRT0_DR
CE_Pin__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CE_Pin__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CE_Pin__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CE_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CE_Pin__0__HSIOM_MASK EQU 0x00F00000
CE_Pin__0__HSIOM_SHIFT EQU 20
CE_Pin__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CE_Pin__0__INTR EQU CYREG_GPIO_PRT0_INTR
CE_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CE_Pin__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CE_Pin__0__MASK EQU 0x20
CE_Pin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CE_Pin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CE_Pin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CE_Pin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CE_Pin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CE_Pin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CE_Pin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CE_Pin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CE_Pin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CE_Pin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CE_Pin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CE_Pin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CE_Pin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CE_Pin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CE_Pin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CE_Pin__0__PC EQU CYREG_GPIO_PRT0_PC
CE_Pin__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CE_Pin__0__PORT EQU 0
CE_Pin__0__PS EQU CYREG_GPIO_PRT0_PS
CE_Pin__0__SHIFT EQU 5
CE_Pin__DR EQU CYREG_GPIO_PRT0_DR
CE_Pin__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CE_Pin__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CE_Pin__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CE_Pin__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CE_Pin__INTR EQU CYREG_GPIO_PRT0_INTR
CE_Pin__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CE_Pin__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CE_Pin__MASK EQU 0x20
CE_Pin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CE_Pin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CE_Pin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CE_Pin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CE_Pin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CE_Pin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CE_Pin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CE_Pin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CE_Pin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CE_Pin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CE_Pin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CE_Pin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CE_Pin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CE_Pin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CE_Pin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CE_Pin__PC EQU CYREG_GPIO_PRT0_PC
CE_Pin__PC2 EQU CYREG_GPIO_PRT0_PC2
CE_Pin__PORT EQU 0
CE_Pin__PS EQU CYREG_GPIO_PRT0_PS
CE_Pin__SHIFT EQU 5

; Fan_Low
Fan_Low__0__DR EQU CYREG_GPIO_PRT3_DR
Fan_Low__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Fan_Low__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Fan_Low__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Fan_Low__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Fan_Low__0__HSIOM_MASK EQU 0x000F0000
Fan_Low__0__HSIOM_SHIFT EQU 16
Fan_Low__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Fan_Low__0__INTR EQU CYREG_GPIO_PRT3_INTR
Fan_Low__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Fan_Low__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Fan_Low__0__MASK EQU 0x10
Fan_Low__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Fan_Low__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Fan_Low__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Fan_Low__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Fan_Low__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Fan_Low__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Fan_Low__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Fan_Low__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Fan_Low__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Fan_Low__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Fan_Low__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Fan_Low__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Fan_Low__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Fan_Low__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Fan_Low__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Fan_Low__0__PC EQU CYREG_GPIO_PRT3_PC
Fan_Low__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Fan_Low__0__PORT EQU 3
Fan_Low__0__PS EQU CYREG_GPIO_PRT3_PS
Fan_Low__0__SHIFT EQU 4
Fan_Low__DR EQU CYREG_GPIO_PRT3_DR
Fan_Low__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Fan_Low__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Fan_Low__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Fan_Low__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Fan_Low__INTR EQU CYREG_GPIO_PRT3_INTR
Fan_Low__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Fan_Low__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Fan_Low__MASK EQU 0x10
Fan_Low__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Fan_Low__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Fan_Low__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Fan_Low__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Fan_Low__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Fan_Low__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Fan_Low__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Fan_Low__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Fan_Low__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Fan_Low__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Fan_Low__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Fan_Low__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Fan_Low__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Fan_Low__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Fan_Low__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Fan_Low__PC EQU CYREG_GPIO_PRT3_PC
Fan_Low__PC2 EQU CYREG_GPIO_PRT3_PC2
Fan_Low__PORT EQU 3
Fan_Low__PS EQU CYREG_GPIO_PRT3_PS
Fan_Low__SHIFT EQU 4
Fan_Low_Out__0__DR EQU CYREG_GPIO_PRT2_DR
Fan_Low_Out__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Fan_Low_Out__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Fan_Low_Out__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Fan_Low_Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Fan_Low_Out__0__HSIOM_MASK EQU 0x00000F00
Fan_Low_Out__0__HSIOM_SHIFT EQU 8
Fan_Low_Out__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Fan_Low_Out__0__INTR EQU CYREG_GPIO_PRT2_INTR
Fan_Low_Out__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Fan_Low_Out__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Fan_Low_Out__0__MASK EQU 0x04
Fan_Low_Out__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Fan_Low_Out__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Fan_Low_Out__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Fan_Low_Out__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Fan_Low_Out__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Fan_Low_Out__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Fan_Low_Out__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Fan_Low_Out__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Fan_Low_Out__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Fan_Low_Out__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Fan_Low_Out__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Fan_Low_Out__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Fan_Low_Out__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Fan_Low_Out__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Fan_Low_Out__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Fan_Low_Out__0__PC EQU CYREG_GPIO_PRT2_PC
Fan_Low_Out__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Fan_Low_Out__0__PORT EQU 2
Fan_Low_Out__0__PS EQU CYREG_GPIO_PRT2_PS
Fan_Low_Out__0__SHIFT EQU 2
Fan_Low_Out__DR EQU CYREG_GPIO_PRT2_DR
Fan_Low_Out__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Fan_Low_Out__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Fan_Low_Out__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Fan_Low_Out__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Fan_Low_Out__INTR EQU CYREG_GPIO_PRT2_INTR
Fan_Low_Out__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Fan_Low_Out__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Fan_Low_Out__MASK EQU 0x04
Fan_Low_Out__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Fan_Low_Out__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Fan_Low_Out__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Fan_Low_Out__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Fan_Low_Out__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Fan_Low_Out__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Fan_Low_Out__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Fan_Low_Out__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Fan_Low_Out__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Fan_Low_Out__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Fan_Low_Out__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Fan_Low_Out__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Fan_Low_Out__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Fan_Low_Out__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Fan_Low_Out__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Fan_Low_Out__PC EQU CYREG_GPIO_PRT2_PC
Fan_Low_Out__PC2 EQU CYREG_GPIO_PRT2_PC2
Fan_Low_Out__PORT EQU 2
Fan_Low_Out__PS EQU CYREG_GPIO_PRT2_PS
Fan_Low_Out__SHIFT EQU 2

; Comp_Out
Comp_Out__0__DR EQU CYREG_GPIO_PRT2_DR
Comp_Out__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Comp_Out__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Comp_Out__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Comp_Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Comp_Out__0__HSIOM_MASK EQU 0x0F000000
Comp_Out__0__HSIOM_SHIFT EQU 24
Comp_Out__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Comp_Out__0__INTR EQU CYREG_GPIO_PRT2_INTR
Comp_Out__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Comp_Out__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Comp_Out__0__MASK EQU 0x40
Comp_Out__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Comp_Out__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Comp_Out__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Comp_Out__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Comp_Out__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Comp_Out__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Comp_Out__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Comp_Out__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Comp_Out__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Comp_Out__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Comp_Out__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Comp_Out__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Comp_Out__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Comp_Out__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Comp_Out__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Comp_Out__0__PC EQU CYREG_GPIO_PRT2_PC
Comp_Out__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Comp_Out__0__PORT EQU 2
Comp_Out__0__PS EQU CYREG_GPIO_PRT2_PS
Comp_Out__0__SHIFT EQU 6
Comp_Out__DR EQU CYREG_GPIO_PRT2_DR
Comp_Out__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Comp_Out__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Comp_Out__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Comp_Out__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Comp_Out__INTR EQU CYREG_GPIO_PRT2_INTR
Comp_Out__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Comp_Out__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Comp_Out__MASK EQU 0x40
Comp_Out__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Comp_Out__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Comp_Out__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Comp_Out__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Comp_Out__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Comp_Out__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Comp_Out__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Comp_Out__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Comp_Out__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Comp_Out__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Comp_Out__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Comp_Out__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Comp_Out__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Comp_Out__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Comp_Out__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Comp_Out__PC EQU CYREG_GPIO_PRT2_PC
Comp_Out__PC2 EQU CYREG_GPIO_PRT2_PC2
Comp_Out__PORT EQU 2
Comp_Out__PS EQU CYREG_GPIO_PRT2_PS
Comp_Out__SHIFT EQU 6

; Fan_High
Fan_High__0__DR EQU CYREG_GPIO_PRT3_DR
Fan_High__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Fan_High__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Fan_High__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Fan_High__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Fan_High__0__HSIOM_MASK EQU 0x0000F000
Fan_High__0__HSIOM_SHIFT EQU 12
Fan_High__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Fan_High__0__INTR EQU CYREG_GPIO_PRT3_INTR
Fan_High__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Fan_High__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Fan_High__0__MASK EQU 0x08
Fan_High__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Fan_High__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Fan_High__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Fan_High__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Fan_High__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Fan_High__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Fan_High__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Fan_High__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Fan_High__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Fan_High__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Fan_High__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Fan_High__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Fan_High__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Fan_High__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Fan_High__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Fan_High__0__PC EQU CYREG_GPIO_PRT3_PC
Fan_High__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Fan_High__0__PORT EQU 3
Fan_High__0__PS EQU CYREG_GPIO_PRT3_PS
Fan_High__0__SHIFT EQU 3
Fan_High__DR EQU CYREG_GPIO_PRT3_DR
Fan_High__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Fan_High__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Fan_High__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Fan_High__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Fan_High__INTR EQU CYREG_GPIO_PRT3_INTR
Fan_High__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Fan_High__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Fan_High__MASK EQU 0x08
Fan_High__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Fan_High__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Fan_High__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Fan_High__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Fan_High__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Fan_High__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Fan_High__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Fan_High__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Fan_High__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Fan_High__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Fan_High__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Fan_High__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Fan_High__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Fan_High__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Fan_High__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Fan_High__PC EQU CYREG_GPIO_PRT3_PC
Fan_High__PC2 EQU CYREG_GPIO_PRT3_PC2
Fan_High__PORT EQU 3
Fan_High__PS EQU CYREG_GPIO_PRT3_PS
Fan_High__SHIFT EQU 3
Fan_High_Out__0__DR EQU CYREG_GPIO_PRT2_DR
Fan_High_Out__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Fan_High_Out__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Fan_High_Out__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Fan_High_Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Fan_High_Out__0__HSIOM_MASK EQU 0x0000F000
Fan_High_Out__0__HSIOM_SHIFT EQU 12
Fan_High_Out__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Fan_High_Out__0__INTR EQU CYREG_GPIO_PRT2_INTR
Fan_High_Out__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Fan_High_Out__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Fan_High_Out__0__MASK EQU 0x08
Fan_High_Out__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Fan_High_Out__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Fan_High_Out__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Fan_High_Out__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Fan_High_Out__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Fan_High_Out__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Fan_High_Out__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Fan_High_Out__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Fan_High_Out__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Fan_High_Out__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Fan_High_Out__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Fan_High_Out__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Fan_High_Out__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Fan_High_Out__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Fan_High_Out__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Fan_High_Out__0__PC EQU CYREG_GPIO_PRT2_PC
Fan_High_Out__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Fan_High_Out__0__PORT EQU 2
Fan_High_Out__0__PS EQU CYREG_GPIO_PRT2_PS
Fan_High_Out__0__SHIFT EQU 3
Fan_High_Out__DR EQU CYREG_GPIO_PRT2_DR
Fan_High_Out__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Fan_High_Out__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Fan_High_Out__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Fan_High_Out__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Fan_High_Out__INTR EQU CYREG_GPIO_PRT2_INTR
Fan_High_Out__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Fan_High_Out__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Fan_High_Out__MASK EQU 0x08
Fan_High_Out__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Fan_High_Out__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Fan_High_Out__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Fan_High_Out__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Fan_High_Out__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Fan_High_Out__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Fan_High_Out__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Fan_High_Out__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Fan_High_Out__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Fan_High_Out__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Fan_High_Out__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Fan_High_Out__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Fan_High_Out__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Fan_High_Out__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Fan_High_Out__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Fan_High_Out__PC EQU CYREG_GPIO_PRT2_PC
Fan_High_Out__PC2 EQU CYREG_GPIO_PRT2_PC2
Fan_High_Out__PORT EQU 2
Fan_High_Out__PS EQU CYREG_GPIO_PRT2_PS
Fan_High_Out__SHIFT EQU 3

; Volt_Regulator
Volt_Regulator_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000042
Volt_Regulator_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
Volt_Regulator_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
Volt_Regulator_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
Volt_Regulator_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
Volt_Regulator_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
Volt_Regulator_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
Volt_Regulator_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
Volt_Regulator_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
Volt_Regulator_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
Volt_Regulator_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
Volt_Regulator_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
Volt_Regulator_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
Volt_Regulator_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
Volt_Regulator_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
Volt_Regulator_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
Volt_Regulator_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
Volt_Regulator_cy_psoc4_sar__SAR_NUMBER EQU 0
Volt_Regulator_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
Volt_Regulator_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
Volt_Regulator_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
Volt_Regulator_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
Volt_Regulator_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
Volt_Regulator_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
Volt_Regulator_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
Volt_Regulator_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
Volt_Regulator_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
Volt_Regulator_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
Volt_Regulator_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
Volt_Regulator_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
Volt_Regulator_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
Volt_Regulator_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
Volt_Regulator_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
Volt_Regulator_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
Volt_Regulator_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
Volt_Regulator_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
Volt_Regulator_intClock__DIV_ID EQU 0x00000042
Volt_Regulator_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Volt_Regulator_intClock__PA_DIV_ID EQU 0x000000FF
Volt_Regulator_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Volt_Regulator_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Volt_Regulator_IRQ__INTC_MASK EQU 0x8000
Volt_Regulator_IRQ__INTC_NUMBER EQU 15
Volt_Regulator_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
Volt_Regulator_IRQ__INTC_PRIOR_NUM EQU 3
Volt_Regulator_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
Volt_Regulator_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Volt_Regulator_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 21
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E51119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 21
CYDEV_CHIP_MEMBER_4D EQU 16
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 22
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 20
CYDEV_CHIP_MEMBER_4I EQU 26
CYDEV_CHIP_MEMBER_4J EQU 17
CYDEV_CHIP_MEMBER_4K EQU 18
CYDEV_CHIP_MEMBER_4L EQU 25
CYDEV_CHIP_MEMBER_4M EQU 24
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 23
CYDEV_CHIP_MEMBER_4Q EQU 14
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 19
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 15
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 27
CYDEV_CHIP_MEMBER_FM3 EQU 31
CYDEV_CHIP_MEMBER_FM4 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 28
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 30
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYDEV_WDT0_DIV EQU 32768
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
