

================================================================
== Vivado HLS Report for 'single_block_AES_encrypt_sub_bytes'
================================================================
* Date:           Tue Feb 06 11:53:18 2024

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        AES_Encryption
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.78|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|   57|   57|   57|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   56|   56|        14|          -|          -|     4|    no    |
        | + Loop 1.1  |   12|   12|         3|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	2  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 1.57ns
:0  br label %.loopexit


 <State 2>: 1.62ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i3 [ 0, %0 ], [ %i_1, %.preheader ]

ST_2: exitcond1 [1/1] 1.62ns
.loopexit:1  %exitcond1 = icmp eq i3 %i, -4

ST_2: empty [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_2: i_1 [1/1] 0.80ns
.loopexit:3  %i_1 = add i3 %i, 1

ST_2: stg_11 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_2: tmp [1/1] 0.00ns
.preheader.preheader:0  %tmp = trunc i3 %i to i2

ST_2: tmp_3 [1/1] 0.00ns
.preheader.preheader:1  %tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp, i2 0)

ST_2: stg_14 [1/1] 1.57ns
.preheader.preheader:2  br label %.preheader

ST_2: stg_15 [1/1] 0.00ns
:0  ret void


 <State 3>: 3.19ns
ST_3: j [1/1] 0.00ns
.preheader:0  %j = phi i3 [ %j_1, %1 ], [ 0, %.preheader.preheader ]

ST_3: exitcond [1/1] 1.62ns
.preheader:1  %exitcond = icmp eq i3 %j, -4

ST_3: empty_9 [1/1] 0.00ns
.preheader:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: j_1 [1/1] 0.80ns
.preheader:3  %j_1 = add i3 %j, 1

ST_3: stg_20 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %.loopexit, label %1

ST_3: tmp_5_cast [1/1] 0.00ns
:0  %tmp_5_cast = zext i3 %j to i4

ST_3: tmp_6 [1/1] 0.80ns
:1  %tmp_6 = add i4 %tmp_3, %tmp_5_cast

ST_3: tmp_7 [1/1] 0.00ns
:2  %tmp_7 = zext i4 %tmp_6 to i64

ST_3: state_addr [1/1] 0.00ns
:3  %state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_7

ST_3: state_load [2/2] 2.39ns
:4  %state_load = load i8* %state_addr, align 1


 <State 4>: 4.78ns
ST_4: state_load [1/2] 2.39ns
:4  %state_load = load i8* %state_addr, align 1

ST_4: tmp_8 [1/1] 0.00ns
:5  %tmp_8 = zext i8 %state_load to i64

ST_4: s_box_addr [1/1] 0.00ns
:6  %s_box_addr = getelementptr inbounds [256 x i8]* @s_box, i64 0, i64 %tmp_8

ST_4: s_box_load [2/2] 2.39ns
:7  %s_box_load = load i8* %s_box_addr, align 1


 <State 5>: 4.78ns
ST_5: s_box_load [1/2] 2.39ns
:7  %s_box_load = load i8* %s_box_addr, align 1

ST_5: stg_31 [1/1] 2.39ns
:8  store i8 %s_box_load, i8* %state_addr, align 1

ST_5: stg_32 [1/1] 0.00ns
:9  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
