5:50:59 AM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-QDLO61O

# Sun May 06 05:51:16 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Top entity is set to MATTY_MAIN_VHDL.
Options changed - recompiling
@E: CD255 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":377:8:377:8|No identifier "reset" in scope
1 error parsing file C:\Users\david\Desktop\MATTY serie\matty.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 06 05:51:18 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 06 05:51:18 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-QDLO61O

# Sun May 06 05:53:36 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Top entity is set to MATTY_MAIN_VHDL.
Options changed - recompiling
@E: CD255 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":496:31:496:31|No identifier "trig" in scope
1 error parsing file C:\Users\david\Desktop\MATTY serie\matty.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 06 05:53:36 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 06 05:53:36 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-QDLO61O

# Sun May 06 05:54:21 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Top entity is set to MATTY_MAIN_VHDL.
Options changed - recompiling
@W: CD266 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":1143:12:1143:23|spi_miso_rpi is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":1143:52:1143:62|spi_miso_ft is not readable.  This may cause a simulation mismatch.
@E: CD184 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":1148:15:1148:16|target spi_sclk_flash of assignment is not writeable
1 error parsing file C:\Users\david\Desktop\MATTY serie\matty.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 06 05:54:21 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 06 05:54:21 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-QDLO61O

# Sun May 06 05:59:27 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Top entity is set to MATTY_MAIN_VHDL.
Options changed - recompiling
@W: CD266 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":1144:12:1144:23|spi_miso_rpi is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":1144:52:1144:62|spi_miso_ft is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
Warning:Can't open record reference file@N: CD630 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Synthesizing work.matty_main_vhdl.behavioral.
@W: CG296 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":522:0:522:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":529:61:529:69|Referenced variable seeperiod is not in sensitivity list.
@W: CG296 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":685:0:685:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":752:18:752:27|Referenced variable pll_clk128 is not in sensitivity list.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":131:8:131:17|Signal stop_tour1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":132:8:132:17|Signal stop_tour2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":135:8:135:16|Signal sspi_miso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":160:8:160:16|Signal sdelayacq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":186:8:186:16|Signal sadc_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":188:11:188:15|Signal sadc0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":189:11:189:15|Signal sadc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":190:11:190:15|Signal sadc2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":191:11:191:15|Signal sadc3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":192:11:192:15|Signal sadc4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":193:11:193:15|Signal sadc5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":194:11:194:15|Signal sadc6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":195:11:195:15|Signal sadc7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":196:11:196:15|Signal sadc8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":197:11:197:15|Signal sadc9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":236:8:236:18|Signal spi_cs_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":237:8:237:23|Signal button_mode_prev is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_master.vhd":9:7:9:16|Synthesizing work.spi_master.spi_master_rtl.
@N: CD604 :"C:\Users\david\Desktop\MATTY serie\spi_master.vhd":118:16:118:44|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":9:7:9:19|Synthesizing work.spi_data_path.rtl_arch.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":62:11:62:23|Signal data_in_reg_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":73:11:73:23|Signal rxfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":75:11:75:24|Signal readhalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":76:11:76:22|Signal rxfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":78:11:78:23|Signal txfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":80:11:80:26|Signal txfifohalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":81:11:81:22|Signal txfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":104:11:104:17|Signal dummy_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":105:11:105:18|Signal dummy_rd is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_data_path.rtl_arch
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":81:11:81:22|Signal TxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":76:11:76:22|Signal RxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":277:8:277:9|Pruning unused register d2_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":277:8:277:9|Pruning unused register d1_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":264:8:264:9|Pruning unused register d2_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":264:8:264:9|Pruning unused register d1_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":249:8:249:9|Pruning unused register rx_fifo_rd_en_i_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":232:8:232:9|Pruning unused register tx_fifo_wr_en_i_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":9:7:9:14|Synthesizing work.sclk_gen.count_arch.
@N: CD231 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":45:25:45:26|Using onehot encoding for type spim_clk_states. For example, enumeration spim_idle_state is mapped to "10000".
@N: CD604 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":191:16:191:44|OTHERS clause is not synthesized.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":29:11:29:23|Signal sclk_period_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.sclk_gen.count_arch
Post processing for work.spi_master.spi_master_rtl
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_slave_ice.vhd":48:7:48:19|Synthesizing work.spi_slave_ice.rtl_arch.
Post processing for work.spi_slave_ice.rtl_arch
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":4:7:4:14|Synthesizing work.pll128m2.behavior.
@W: CD280 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":18:10:18:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":18:10:18:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":16:7:16:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll128m2.behavior
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":16:7:16:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input extfeedback of instance pll128M2_inst is floating
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 0 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 1 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 2 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 3 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 4 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 5 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 6 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 7 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input latchinputvalue of instance pll128M2_inst is floating
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input sdi of instance pll128M2_inst is floating
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input sclk of instance pll128M2_inst is floating
Post processing for work.matty_main_vhdl.behavioral
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":39:6:39:16|Signal spi_miso_ft is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":124:46:124:48|Pruning unused register spi_miso_valid_6. Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":155:46:155:48|Feedback mux created for signal sTrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":124:46:124:48|Feedback mux created for signal sRAM_ADD[18:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":124:46:124:48|Feedback mux created for signal sADC_clk_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":689:0:689:1|Feedback mux created for signal sEEPointerReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":689:0:689:1|Feedback mux created for signal sEEDAC[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":689:0:689:1|Feedback mux created for signal sEEADC_freq[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":157:36:157:38|Feedback mux created for signal button_debounce_counter[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":157:36:157:38|Feedback mux created for signal sbuttonModeStatus. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":689:0:689:1|Feedback mux created for signal spi_mosi_ready64_prev3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":127:48:127:50|Feedback mux created for signal spi_mosi_ready64_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":126:49:126:51|Feedback mux created for signal spi_mosi_ready64_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL201 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":134:8:134:9|Trying to extract state machine for register spim_clk_state_i.
Extracted state machine for register spim_clk_state_i
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":79:12:79:22|Input button_trig is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 82MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 06 05:59:29 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 06 05:59:30 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 06 05:59:30 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\david\OneDrive\VM\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\synwork\MATTY_comp.srs changed - recompiling
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 06 05:59:31 2018

###########################################################]
Pre-mapping Report

# Sun May 06 05:59:33 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\david\Desktop\MATTY serie\timing_const_matty.sdc
@L: C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY_scck.rpt 
Printing clock  summary report in "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":548:1:548:2|Removing sequential instance o_tx_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":563:1:563:2|Removing sequential instance o_tx_no_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":388:8:388:9|Removing sequential instance miso_11_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":371:8:371:9|Removing sequential instance miso_01_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":294:8:294:9|Removing sequential instance rxdata_reg_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":637:8:637:9|Removing sequential instance o_intr (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":517:8:517:9|Removing sequential instance tx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":327:8:327:9|Removing sequential instance rx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":504:8:504:9|Removing sequential instance tx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":314:8:314:9|Removing sequential instance rx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":181:8:181:9|Removing sequential instance txdata_reg_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":621:8:621:9|Removing sequential instance tx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":445:8:445:9|Removing sequential instance rx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":131:8:131:9|Removing sequential instance data_in_reg_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":532:1:532:2|Removing sequential instance data_valid_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":429:8:429:9|Removing sequential instance rx_ready_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":485:1:485:2|Removing sequential instance tx_ready_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\matty.vhd":1007:0:1007:1|Removing sequential instance spi_data_miso[7:0] (in view: work.MATTY_MAIN_VHDL(behavioral)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg3_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg2_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg1_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":463:8:463:9|Removing sequential instance tx_done_reg3_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_done_neg_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":463:8:463:9|Removing sequential instance tx_done_reg2_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":463:8:463:9|Removing sequential instance tx_done_reg1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":405:8:405:9|Removing sequential instance tx_done_neg_sclk_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist MATTY_MAIN_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                 Clock                   Clock
Clock                                       Frequency     Period        Type                                                  Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk_inferred_clock     1.0 MHz       1000.000      inferred                                              Inferred_clkgroup_0     42   
clk                                         12.0 MHz      83.333        declared                                              default_clkgroup_0      0    
pll128M2|PLLOUTCOREA_derived_clock          127.5 MHz     7.842         derived (from clk)                                    default_clkgroup_0      624  
pll128M2|PLLOUTCOREB_derived_clock          63.8 MHz      15.683        derived (from clk)                                    default_clkgroup_0      138  
sclk_gen|o_sclk_derived_clock               63.8 MHz      15.683        derived (from pll128M2|PLLOUTCOREB_derived_clock)     default_clkgroup_0      43   
===========================================================================================================================================================

@W: MT529 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":213:8:213:9|Found inferred clock MATTY_MAIN_VHDL|spi_sclk_inferred_clock which controls 42 sequential elements including spi_slave_inst.rx_data_count_pos_sclk_i[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BN225 |Writing default property annotation file C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[14] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[13] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[12] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[11] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[10] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[9] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[8] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[7] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[6] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[5] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[4] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[3] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[2] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[1] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[6] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[5] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[4] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[3] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[2] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[1] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 06 05:59:33 2018

###########################################################]
Map & Optimize Report

# Sun May 06 05:59:33 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":490:8:490:9|Removing sequential instance mosi_01_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":507:8:507:9|Removing sequential instance mosi_11_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\matty.vhd":1007:0:1007:1|Removing sequential instance sCounterRAM[7:0] (in view: work.MATTY_MAIN_VHDL(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\matty.vhd":124:46:124:48|Removing sequential instance sRead_data (in view: work.MATTY_MAIN_VHDL(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk

@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":405:8:405:9|Removing sequential instance tx_data_count_neg_sclk_i[5:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_data_count_neg_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":155:46:155:48|User-specified initial value defined for instance sTrigCounter[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1007:0:1007:1|User-specified initial value defined for instance sRAM_pointer_read[18:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1007:0:1007:1|User-specified initial value defined for instance sRAM_pointer_write[18:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":491:0:491:1|User-specified initial value defined for instance sTrigInternal is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":938:0:938:1|User-specified initial value defined for instance sDAC_mem_pointer[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":166:38:166:40|User-specified initial value defined for instance sEETrigInternal_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEETrigInternal is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEEPointerReset is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":938:0:938:1|User-specified initial value defined for instance sDAC_data[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":124:46:124:48|User-specified initial value defined for instance sRAM_ADD[18:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEEDAC[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEEADC_freq[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":938:0:938:1|User-specified initial value defined for instance sDAC_spi_start is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":157:36:157:38|User-specified initial value defined for instance button_debounce_counter[23:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1007:0:1007:1|User-specified initial value defined for instance sSPI_MSB0LSB1 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":976:0:976:1|User-specified initial value defined for instance sADC_clk is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":938:0:938:1|User-specified initial value defined for instance sCounterDAC[9:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":124:46:124:48|User-specified initial value defined for instance sADC_clk_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEETrigCounter[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEEPonPoff[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEEPon[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEESingleCont is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":976:0:976:1|User-specified initial value defined for instance sCounterADC[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEEPeriod[23:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEEPoff[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEEDelayACQ[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEEACQ[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sPointer[1:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":239:33:239:35|User-specified initial value defined for instance sPeriod_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":157:36:157:38|User-specified initial value defined for instance sbuttonModeStatus is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sAddress[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance spi_mosi_ready64_prev3 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":127:48:127:50|User-specified initial value defined for instance spi_mosi_ready64_prev2 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":123:47:123:49|User-specified initial value defined for instance spi_mosi_ready_prev3 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":126:49:126:51|User-specified initial value defined for instance spi_mosi_ready64_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1107:0:1107:1|User-specified initial value defined for instance sSingleCont is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1007:0:1007:1|User-specified initial value defined for instance spi_mosi_ready_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":491:0:491:1|User-specified initial value defined for instance trig_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":122:43:122:45|User-specified initial value defined for instance spi_mosi_ready_prev2 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":976:0:976:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterADC[7:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":1007:0:1007:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_read[18:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":1007:0:1007:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_write[18:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":549:0:549:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounter[23:0] 
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"c:\users\david\desktop\matty serie\sclk_gen.vhd":63:8:63:9|Found counter in view:work.sclk_gen(count_arch) instance sclk_count_i[7:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\sclk_gen.vhd":207:8:207:9|Found counter in view:work.sclk_gen(count_arch) instance delay_count_i[7:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\sclk_gen.vhd":226:8:226:9|Found counter in view:work.sclk_gen(count_arch) instance clk_falling_count_i[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 156MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.23ns		1111 /       779
   2		0h:00m:02s		    -2.23ns		1034 /       779
   3		0h:00m:02s		    -0.83ns		1034 /       779
   4		0h:00m:02s		    -0.83ns		1035 /       779
@N: FX271 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|Replicating instance sAddress[5] (in view: work.MATTY_MAIN_VHDL(behavioral)) with 29 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   5		0h:00m:19s		    -0.83ns		1099 /       781


   6		0h:00m:20s		    -0.83ns		1099 /       781
Re-levelizing using alternate method
Assigned 0 out of 2457 signals to level zero using alternate method
@N: FX1017 :"c:\users\david\desktop\matty serie\matty.vhd":377:1:377:13|SB_GB inserted on the net pll_clk128.
@N: FX1017 :"c:\users\david\desktop\matty serie\matty.vhd":377:1:377:13|SB_GB inserted on the net pll_clk64_0.
@N: FX1017 :|SB_GB inserted on the net spi_sclk.
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net op_eq\.scounterdac10.
@N: FX1017 :|SB_GB inserted on the net N_3335.
@N: FX1017 :|SB_GB inserted on the net un1_reset_1_0.
@N: FX1017 :|SB_GB inserted on the net sRAM_pointer_writee_0_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 190MB peak: 199MB)

         Loop details will only be printed for 100 loops.

Finished restoring hierarchy (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 190MB peak: 199MB)

@N: MT611 :|Automatically generated clock sclk_gen|o_sclk_derived_clock is not used and is being removed
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 781 clock pin(s) of sequential element(s)
0 instances converted, 781 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                                Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       617        sDAC_mem_10[0]                                 Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       142        button_debounce_counter_esr[23]                Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       spi_slave_inst.spi_sclk         SB_LUT4                22         spi_slave_inst.rx_data_count_pos_sclk_i[5]     No clocks found on inputs                                                                                                     
=================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:20s; Memory used current: 155MB peak: 199MB)

Writing Analyst data base C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\synwork\MATTY_m.srm
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 181MB peak: 199MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:21s; Memory used current: 182MB peak: 199MB)


Start final timing analysis (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:21s; Memory used current: 181MB peak: 199MB)

         Loop details will only be printed for 100 loops.
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT615 |Found clock clk with period 83.33ns 
@W: MT420 |Found inferred clock MATTY_MAIN_VHDL|spi_sclk_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:spi_sclk"
@N: MT615 |Found clock pll128M2|PLLOUTCOREB_derived_clock with period 15.68ns 
@N: MT615 |Found clock pll128M2|PLLOUTCOREA_derived_clock with period 7.84ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun May 06 05:59:57 2018
#


Top view:               MATTY_MAIN_VHDL
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\david\Desktop\MATTY serie\timing_const_matty.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -5.387

                                            Requested     Estimated     Requested     Estimated                 Clock                  Clock              
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk_inferred_clock     1.0 MHz       99.3 MHz      1000.000      10.070        989.930     inferred               Inferred_clkgroup_0
clk                                         12.0 MHz      NA            83.333        NA            DCM/PLL     declared               default_clkgroup_0 
pll128M2|PLLOUTCOREA_derived_clock          127.5 MHz     75.6 MHz      7.842         13.229        -5.387      derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREB_derived_clock          63.8 MHz      37.8 MHz      15.683        26.458        0.051       derived (from clk)     default_clkgroup_0 
==========================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pll128M2|PLLOUTCOREA_derived_clock       pll128M2|PLLOUTCOREA_derived_clock       |  7.842       -3.892   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock       pll128M2|PLLOUTCOREB_derived_clock       |  7.842       -5.387   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock       pll128M2|PLLOUTCOREA_derived_clock       |  7.842       0.051    |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock       pll128M2|PLLOUTCOREB_derived_clock       |  15.683      2.525    |  No paths    -        |  No paths    -      |  No paths    -    
MATTY_MAIN_VHDL|spi_sclk_inferred_clock  pll128M2|PLLOUTCOREA_derived_clock       |  Diff grp    -        |  No paths    -        |  No paths    -      |  Diff grp    -    
MATTY_MAIN_VHDL|spi_sclk_inferred_clock  MATTY_MAIN_VHDL|spi_sclk_inferred_clock  |  1000.000    989.930  |  1000.000    989.930  |  No paths    -      |  No paths    -    
============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MATTY_MAIN_VHDL|spi_sclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                         Arrival            
Instance                                       Reference                                   Type         Pin     Net                             Time        Slack  
                                               Clock                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[0]     0.540       989.930
spi_slave_inst.rx_data_count_pos_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[0]     0.540       989.930
spi_slave_inst.rx_data_count_neg_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[1]     0.540       989.979
spi_slave_inst.rx_data_count_pos_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[1]     0.540       989.979
spi_slave_inst.rx_data_count_neg_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[2]     0.540       990.000
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[2]     0.540       990.000
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[5]     0.540       990.063
spi_slave_inst.rx_data_count_pos_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[5]     0.540       990.063
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[3]     0.540       991.757
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[3]     0.540       991.757
===================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                             Required            
Instance                                       Reference                                   Type         Pin     Net                                 Time         Slack  
                                               Clock                                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[5]     999.895      989.930
spi_slave_inst.rx_data_count_pos_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[5]     999.895      989.930
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[4]     999.895      990.070
spi_slave_inst.rx_data_count_pos_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[4]     999.895      990.070
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[3]     999.895      990.210
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[3]     999.895      990.210
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_4[2]       999.895      990.266
spi_slave_inst.rx_data_count_neg_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_2[2]       999.895      990.351
spi_slave_inst.rx_data_count_pos_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_4[1]       999.895      990.407
spi_slave_inst.rx_data_count_pos_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_4[0]       999.895      990.453
========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.895

    - Propagation time:                      9.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 989.930

    Number of logic level(s):                9
    Starting point:                          spi_slave_inst.rx_data_count_neg_sclk_i[0] / Q
    Ending point:                            spi_slave_inst.rx_data_count_neg_sclk_i[5] / D
    The start point is clocked by            MATTY_MAIN_VHDL|spi_sclk_inferred_clock [falling] on pin C
    The end   point is clocked by            MATTY_MAIN_VHDL|spi_sclk_inferred_clock [falling] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]              SB_DFFNR     Q        Out     0.540     0.540       -         
rx_data_count_neg_sclk_i[0]                             Net          -        -       1.599     -           3         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5]     SB_LUT4      I0       In      -         2.139       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5]     SB_LUT4      O        Out     0.449     2.588       -         
rx_data_count_neg_sclk_i6_3                             Net          -        -       1.371     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNILK4P2[3]     SB_LUT4      I0       In      -         3.959       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNILK4P2[3]     SB_LUT4      O        Out     0.449     4.408       -         
rx_data_count_neg_sclk_i6                               Net          -        -       1.371     -           5         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIKVPI3[3]     SB_LUT4      I0       In      -         5.779       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIKVPI3[3]     SB_LUT4      O        Out     0.386     6.164       -         
rx_data_count_neg_sclk_i_RNIKVPI3[3]                    Net          -        -       0.905     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CI       In      -         7.069       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CO       Out     0.126     7.196       -         
un1_rx_data_count_neg_sclk_i_cry_0                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CI       In      -         7.210       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CO       Out     0.126     7.336       -         
un1_rx_data_count_neg_sclk_i_cry_1                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CI       In      -         7.350       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CO       Out     0.126     7.476       -         
un1_rx_data_count_neg_sclk_i_cry_2                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CI       In      -         7.490       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CO       Out     0.126     7.616       -         
un1_rx_data_count_neg_sclk_i_cry_3                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CI       In      -         7.630       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CO       Out     0.126     7.756       -         
un1_rx_data_count_neg_sclk_i_cry_4                      Net          -        -       0.386     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      I3       In      -         8.142       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      O        Out     0.316     8.458       -         
rx_data_count_neg_sclk_i_RNO[5]                         Net          -        -       1.507     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i[5]              SB_DFFNR     D        In      -         9.965       -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.070 is 2.875(28.6%) logic and 7.195(71.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                                       Arrival           
Instance           Reference                              Type         Pin     Net                Time        Slack 
                   Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------
sDAC_mem_2[2]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[2]      0.540       -5.387
sDAC_mem_2[3]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[3]      0.540       -5.387
sDAC_mem_2[0]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[0]      0.540       -5.338
sDAC_mem_2[1]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[1]      0.540       -5.338
sDAC_mem_2[4]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[4]      0.540       -5.338
sDAC_mem_2[5]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[5]      0.540       -5.338
sDAC_mem_2[6]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[6]      0.540       -5.338
sDAC_mem_2[7]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[7]      0.540       -5.338
sDAC_mem_16[2]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_16[2]     0.540       -5.338
sDAC_mem_16[3]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_16[3]     0.540       -5.338
====================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required           
Instance            Reference                              Type         Pin     Net                     Time         Slack 
                    Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------
sDAC_data[5]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[5]          7.737        -5.387
sDAC_data[6]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[6]          7.737        -5.387
sDAC_data[3]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[3]          7.737        -5.338
sDAC_data[4]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[4]          7.737        -5.338
sDAC_data[7]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[7]          7.737        -5.338
sDAC_data[8]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[8]          7.737        -5.338
sDAC_data[9]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[9]          7.737        -5.338
sDAC_data[10]       pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[10]         7.737        -5.338
sTrigCounter[0]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[0]     7.736        -3.892
sTrigCounter[3]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     7.736        -3.892
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.124
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.387

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[2] / Q
    Ending point:                            sDAC_data[5] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[2]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[2]              Net          -        -       1.599     -           1         
sDAC_data_RNO_26[5]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_26[5]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_5_ns_1[5]      Net          -        -       1.371     -           1         
sDAC_data_RNO_16[5]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_16[5]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_16[5]        Net          -        -       1.371     -           1         
sDAC_data_RNO_9[5]         SB_LUT4      I0       In      -         5.779       -         
sDAC_data_RNO_9[5]         SB_LUT4      O        Out     0.449     6.227       -         
sDAC_data_RNO_9[5]         Net          -        -       1.371     -           1         
sDAC_data_RNO_4[5]         SB_LUT4      I0       In      -         7.598       -         
sDAC_data_RNO_4[5]         SB_LUT4      O        Out     0.449     8.047       -         
sDAC_data_2_25_ns_1[5]     Net          -        -       1.371     -           1         
sDAC_data_RNO_0[5]         SB_LUT4      I2       In      -         9.418       -         
sDAC_data_RNO_0[5]         SB_LUT4      O        Out     0.379     9.797       -         
sDAC_data_RNO_0[5]         Net          -        -       1.371     -           1         
sDAC_data_RNO[5]           SB_LUT4      I0       In      -         11.168      -         
sDAC_data_RNO[5]           SB_LUT4      O        Out     0.449     11.617      -         
sDAC_data_5[5]             Net          -        -       1.507     -           1         
sDAC_data[5]               SB_DFFER     D        In      -         13.124      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.229 is 3.268(24.7%) logic and 9.961(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.124
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.387

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[3] / Q
    Ending point:                            sDAC_data[6] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[3]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[3]              Net          -        -       1.599     -           1         
sDAC_data_RNO_25[6]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_25[6]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_5_ns_1[6]      Net          -        -       1.371     -           1         
sDAC_data_RNO_16[6]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_16[6]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_16[6]        Net          -        -       1.371     -           1         
sDAC_data_RNO_9[6]         SB_LUT4      I0       In      -         5.779       -         
sDAC_data_RNO_9[6]         SB_LUT4      O        Out     0.449     6.227       -         
sDAC_data_RNO_9[6]         Net          -        -       1.371     -           1         
sDAC_data_RNO_4[6]         SB_LUT4      I0       In      -         7.598       -         
sDAC_data_RNO_4[6]         SB_LUT4      O        Out     0.449     8.047       -         
sDAC_data_2_25_ns_1[6]     Net          -        -       1.371     -           1         
sDAC_data_RNO_0[6]         SB_LUT4      I2       In      -         9.418       -         
sDAC_data_RNO_0[6]         SB_LUT4      O        Out     0.379     9.797       -         
sDAC_data_RNO_0[6]         Net          -        -       1.371     -           1         
sDAC_data_RNO[6]           SB_LUT4      I0       In      -         11.168      -         
sDAC_data_RNO[6]           SB_LUT4      O        Out     0.449     11.617      -         
sDAC_data_5[6]             Net          -        -       1.507     -           1         
sDAC_data[6]               SB_DFFER     D        In      -         13.124      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.229 is 3.268(24.7%) logic and 9.961(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[0] / Q
    Ending point:                            sDAC_data[3] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[0]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[0]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[3]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[3]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[3]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[3]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[3]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[3]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[3]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[3]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[3]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[3]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[3]         SB_LUT4      O        Out     0.379     7.928       -         
sDAC_data_RNO_1[3]         Net          -        -       1.371     -           1         
sDAC_data_RNO_0[3]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[3]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[3]             Net          -        -       1.371     -           1         
sDAC_data_RNO[3]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[3]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[3]             Net          -        -       1.507     -           1         
sDAC_data[3]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[1] / Q
    Ending point:                            sDAC_data[4] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[1]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[1]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[4]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[4]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[4]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[4]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[4]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[4]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[4]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[4]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[4]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[4]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[4]         SB_LUT4      O        Out     0.379     7.928       -         
sDAC_data_RNO_1[4]         Net          -        -       1.371     -           1         
sDAC_data_RNO_0[4]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[4]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[4]             Net          -        -       1.371     -           1         
sDAC_data_RNO[4]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[4]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[4]             Net          -        -       1.507     -           1         
sDAC_data[4]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[4] / Q
    Ending point:                            sDAC_data[7] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[4]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[4]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[7]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[7]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[7]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[7]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[7]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[7]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[7]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[7]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[7]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[7]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[7]         SB_LUT4      O        Out     0.379     7.928       -         
sDAC_data_RNO_1[7]         Net          -        -       1.371     -           1         
sDAC_data_RNO_0[7]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[7]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[7]             Net          -        -       1.371     -           1         
sDAC_data_RNO[7]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[7]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[7]             Net          -        -       1.507     -           1         
sDAC_data[7]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                            Arrival          
Instance                                         Reference                              Type         Pin     Net                     Time        Slack
                                                 Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------
sSingleCont                                      pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       LED_MODE_c              0.540       0.051
sDAC_mem_pointer[0]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[0]     0.540       2.525
sDAC_mem_pointer[5]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[5]     0.540       2.588
sDAC_mem_pointer[1]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[1]     0.540       2.637
spi_master_inst.sclk_gen_u0.delay_count_i[4]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[4]        0.540       4.330
spi_master_inst.sclk_gen_u0.delay_count_i[5]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[5]        0.540       4.379
spi_master_inst.sclk_gen_u0.delay_count_i[6]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[6]        0.540       4.400
sDAC_mem_pointer[2]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[2]     0.540       4.436
sDAC_mem_pointer[3]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[3]     0.540       4.457
spi_master_inst.sclk_gen_u0.delay_count_i[0]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFS      Q       delay_count_i[0]        0.540       4.463
======================================================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required          
Instance            Reference                              Type         Pin     Net                     Time         Slack
                    Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------------
sTrigCounter[0]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[0]     7.737        0.051
sTrigCounter[2]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     7.737        0.051
sTrigCounter[3]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     7.737        0.051
sTrigCounter[4]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[4]     7.737        0.051
sTrigCounter[5]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     7.737        0.051
sTrigCounter[6]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]     7.737        0.051
sTrigInternal       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      D       sTrigInternal_0         7.737        0.114
sTrigCounter[7]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[7]     7.737        0.304
sTrigCounter[1]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     7.737        1.822
sDAC_data[5]        pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     D       sDAC_data_5[5]          15.578       2.525
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.051

    Number of logic level(s):                3
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[3] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
sSingleCont               SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                Net          -        -       1.599     -           10        
sTrigCounter_RNO_2[3]     SB_LUT4      I0       In      -         2.139       -         
sTrigCounter_RNO_2[3]     SB_LUT4      O        Out     0.449     2.588       -         
g0_1_1                    Net          -        -       1.371     -           1         
sTrigCounter_RNO_1[3]     SB_LUT4      I0       In      -         3.959       -         
sTrigCounter_RNO_1[3]     SB_LUT4      O        Out     0.449     4.408       -         
g3_1                      Net          -        -       1.371     -           1         
sTrigCounter_RNO[3]       SB_LUT4      I1       In      -         5.779       -         
sTrigCounter_RNO[3]       SB_LUT4      O        Out     0.400     6.178       -         
sTrigCounter_RNO[3]       Net          -        -       1.507     -           1         
sTrigCounter[3]           SB_DFFSR     D        In      -         7.685       -         
========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:21s; Memory used current: 181MB peak: 199MB)


Finished timing report (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:21s; Memory used current: 181MB peak: 199MB)

---------------------------------------
Resource Usage Report for MATTY_MAIN_VHDL 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        312 uses
SB_DFF          2 uses
SB_DFFE         39 uses
SB_DFFER        543 uses
SB_DFFES        27 uses
SB_DFFESR       1 use
SB_DFFNR        7 uses
SB_DFFR         125 uses
SB_DFFS         6 uses
SB_DFFSR        31 uses
SB_GB           8 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         920 uses

I/O ports: 84
I/O primitives: 83
SB_IO          83 uses

I/O Register bits:                  0
Register bits not including I/Os:   781 (22%)
Total load per clock:
   pll128M2|PLLOUTCOREA_derived_clock: 617
   pll128M2|PLLOUTCOREB_derived_clock: 142
   MATTY_MAIN_VHDL|spi_sclk_inferred_clock: 1
   clk: 1

@S |Mapping Summary:
Total  LUTs: 920 (26%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 920 = 920 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:21s; Memory used current: 35MB peak: 199MB)

Process took 0h:00m:23s realtime, 0h:00m:21s cputime
# Sun May 06 05:59:57 2018

###########################################################]


Synthesis exit by 0.
Current Implementation MATTY_Implmnt its sbt path: C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt
MATTY_Implmnt: newer file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 31 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.edf " "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.edf...
Parsing constraint file: C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf ...
Warning: pin reset doesn't exist in the design netlist.ignoring the set_io command on line 8 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin lect doesn't exists in the package TQ144. ignoring the set_io command on line 22 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin top_tour3 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi1 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi2 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi3 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi4 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft3 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft4 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin in1 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin in2 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin in3 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin out1 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin out2 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin out3 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin jumper1 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin jumper2 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin jumper3 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
parse file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.scf
sdc_reader OK C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.scf
Stored edif netlist at C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL...
Warning: The terminal sDAC_data[12]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[13]:D is driven by non-default constant value VCC
Warning: The terminal RAM_DATA_1[15]:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MATTY_MAIN_VHDL

EDF Parser run-time: 3 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --outdir "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --outdir C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL
SDC file             - C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for button_trig, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	920
    Number of DFFs      	:	781
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	312
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	83
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	537
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	11
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	549
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	1470
    Number of DFFs      	:	781
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	317

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	658
        LUT, DFF and CARRY	:	123
    Combinational LogicCells
        Only LUT         	:	565
        CARRY Only       	:	70
        LUT with CARRY   	:	124
    LogicCells                  :	1540/3520
    PLBs                        :	216/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	83/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 1.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 6.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 77.5 (sec)

Final Design Statistics
    Number of LUTs      	:	1470
    Number of DFFs      	:	781
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	317
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	83
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	1540/3520
    PLBs                        :	274/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	83/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: MATTY_MAIN_VHDL|spi_sclk_inferred_clock | Frequency: 143.45 MHz | Target: 1.00 MHz
Clock: clk | Frequency: N/A | Target: 12.00 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTCOREA | Frequency: 82.93 MHz | Target: 127.51 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTCOREB | Frequency: 105.61 MHz | Target: 63.75 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 127.51 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 63.75 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 87.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 6709
used logic cells: 1540
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 6709
used logic cells: 1540
Translating sdc file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc...
Translated sdc file is C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --outdir "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc --outdir C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\router --sdf_file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design MATTY_MAIN_VHDL
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1693 
I1212: Iteration  1 :   230 unrouted : 9 seconds
I1212: Iteration  2 :    20 unrouted : 4 seconds
I1212: Iteration  3 :     7 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 15
I1206: Completed routing
I1204: Writing Design MATTY_MAIN_VHDL
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 25 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v" --vhdl "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd" --lib "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --out-sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v
Writing C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd
Netlister succeeded.

Netlister run-time: 13 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc" --sdf-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --report-file "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc --sdf-file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --report-file C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 29 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-QDLO61O

# Thu May 10 06:43:02 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Top entity is set to MATTY_MAIN_VHDL.
File C:\Users\david\Desktop\MATTY serie\gray_counter.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll100M.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll128M2.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll256M2.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\asyn_fifo.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\spi_master.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\matty.vhd changed - recompiling
@W: CD266 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":1144:12:1144:23|spi_miso_rpi is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":1144:52:1144:62|spi_miso_ft is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File C:\Users\david\Desktop\MATTY serie\matty.vhd changed - recompiling
Warning:Can't open record reference file@N: CD630 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Synthesizing work.matty_main_vhdl.behavioral.
@W: CG296 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":522:0:522:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":529:61:529:69|Referenced variable seeperiod is not in sensitivity list.
@W: CG296 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":685:0:685:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":752:18:752:27|Referenced variable pll_clk128 is not in sensitivity list.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":131:8:131:17|Signal stop_tour1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":132:8:132:17|Signal stop_tour2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":135:8:135:16|Signal sspi_miso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":160:8:160:16|Signal sdelayacq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":186:8:186:16|Signal sadc_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":188:11:188:15|Signal sadc0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":189:11:189:15|Signal sadc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":190:11:190:15|Signal sadc2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":191:11:191:15|Signal sadc3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":192:11:192:15|Signal sadc4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":193:11:193:15|Signal sadc5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":194:11:194:15|Signal sadc6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":195:11:195:15|Signal sadc7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":196:11:196:15|Signal sadc8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":197:11:197:15|Signal sadc9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":236:8:236:18|Signal spi_cs_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":237:8:237:23|Signal button_mode_prev is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_master.vhd":9:7:9:16|Synthesizing work.spi_master.spi_master_rtl.
@N: CD604 :"C:\Users\david\Desktop\MATTY serie\spi_master.vhd":118:16:118:44|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":9:7:9:19|Synthesizing work.spi_data_path.rtl_arch.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":62:11:62:23|Signal data_in_reg_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":73:11:73:23|Signal rxfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":75:11:75:24|Signal readhalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":76:11:76:22|Signal rxfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":78:11:78:23|Signal txfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":80:11:80:26|Signal txfifohalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":81:11:81:22|Signal txfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":104:11:104:17|Signal dummy_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":105:11:105:18|Signal dummy_rd is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_data_path.rtl_arch
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":81:11:81:22|Signal TxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":76:11:76:22|Signal RxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":277:8:277:9|Pruning unused register d2_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":277:8:277:9|Pruning unused register d1_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":264:8:264:9|Pruning unused register d2_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":264:8:264:9|Pruning unused register d1_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":249:8:249:9|Pruning unused register rx_fifo_rd_en_i_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":232:8:232:9|Pruning unused register tx_fifo_wr_en_i_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":9:7:9:14|Synthesizing work.sclk_gen.count_arch.
@N: CD231 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":45:25:45:26|Using onehot encoding for type spim_clk_states. For example, enumeration spim_idle_state is mapped to "10000".
@N: CD604 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":191:16:191:44|OTHERS clause is not synthesized.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":29:11:29:23|Signal sclk_period_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.sclk_gen.count_arch
Post processing for work.spi_master.spi_master_rtl
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_slave_ice.vhd":48:7:48:19|Synthesizing work.spi_slave_ice.rtl_arch.
Post processing for work.spi_slave_ice.rtl_arch
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":4:7:4:14|Synthesizing work.pll128m2.behavior.
@W: CD280 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":18:10:18:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":18:10:18:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":16:7:16:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll128m2.behavior
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":16:7:16:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input extfeedback of instance pll128M2_inst is floating
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 0 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 1 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 2 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 3 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 4 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 5 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 6 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 7 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input latchinputvalue of instance pll128M2_inst is floating
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input sdi of instance pll128M2_inst is floating
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input sclk of instance pll128M2_inst is floating
Post processing for work.matty_main_vhdl.behavioral
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":39:6:39:16|Signal spi_miso_ft is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":124:46:124:48|Pruning unused register spi_miso_valid_6. Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":155:46:155:48|Feedback mux created for signal sTrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":124:46:124:48|Feedback mux created for signal sRAM_ADD[18:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":124:46:124:48|Feedback mux created for signal sADC_clk_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":689:0:689:1|Feedback mux created for signal sEEPointerReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":689:0:689:1|Feedback mux created for signal sEEDAC[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":689:0:689:1|Feedback mux created for signal sEEADC_freq[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":157:36:157:38|Feedback mux created for signal button_debounce_counter[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":157:36:157:38|Feedback mux created for signal sbuttonModeStatus. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":689:0:689:1|Feedback mux created for signal spi_mosi_ready64_prev3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":127:48:127:50|Feedback mux created for signal spi_mosi_ready64_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":126:49:126:51|Feedback mux created for signal spi_mosi_ready64_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL201 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":134:8:134:9|Trying to extract state machine for register spim_clk_state_i.
Extracted state machine for register spim_clk_state_i
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":31:12:31:19|Input reset_ft is unused.
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":32:12:32:20|Input reset_rpi is unused.
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":79:12:79:22|Input button_trig is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 82MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 10 06:43:04 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 10 06:43:04 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 10 06:43:04 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\synwork\MATTY_comp.srs changed - recompiling
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 10 06:43:05 2018

###########################################################]
Pre-mapping Report

# Thu May 10 06:43:06 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\david\Desktop\MATTY serie\timing_const_matty.sdc
@L: C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY_scck.rpt 
Printing clock  summary report in "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":548:1:548:2|Removing sequential instance o_tx_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":563:1:563:2|Removing sequential instance o_tx_no_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":388:8:388:9|Removing sequential instance miso_11_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":371:8:371:9|Removing sequential instance miso_01_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":294:8:294:9|Removing sequential instance rxdata_reg_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":637:8:637:9|Removing sequential instance o_intr (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":517:8:517:9|Removing sequential instance tx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":327:8:327:9|Removing sequential instance rx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":504:8:504:9|Removing sequential instance tx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":314:8:314:9|Removing sequential instance rx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":181:8:181:9|Removing sequential instance txdata_reg_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":621:8:621:9|Removing sequential instance tx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":445:8:445:9|Removing sequential instance rx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":131:8:131:9|Removing sequential instance data_in_reg_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":532:1:532:2|Removing sequential instance data_valid_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":429:8:429:9|Removing sequential instance rx_ready_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":485:1:485:2|Removing sequential instance tx_ready_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\matty.vhd":1007:0:1007:1|Removing sequential instance spi_data_miso[7:0] (in view: work.MATTY_MAIN_VHDL(behavioral)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg3_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg2_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg1_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":463:8:463:9|Removing sequential instance tx_done_reg3_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_done_neg_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":463:8:463:9|Removing sequential instance tx_done_reg2_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":463:8:463:9|Removing sequential instance tx_done_reg1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":405:8:405:9|Removing sequential instance tx_done_neg_sclk_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist MATTY_MAIN_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                 Clock                   Clock
Clock                                       Frequency     Period        Type                                                  Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk_inferred_clock     1.0 MHz       1000.000      inferred                                              Inferred_clkgroup_0     42   
clk                                         12.0 MHz      83.333        declared                                              default_clkgroup_0      0    
pll128M2|PLLOUTCOREA_derived_clock          127.5 MHz     7.842         derived (from clk)                                    default_clkgroup_0      624  
pll128M2|PLLOUTCOREB_derived_clock          63.8 MHz      15.683        derived (from clk)                                    default_clkgroup_0      138  
sclk_gen|o_sclk_derived_clock               63.8 MHz      15.683        derived (from pll128M2|PLLOUTCOREB_derived_clock)     default_clkgroup_0      43   
===========================================================================================================================================================

@W: MT529 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":213:8:213:9|Found inferred clock MATTY_MAIN_VHDL|spi_sclk_inferred_clock which controls 42 sequential elements including spi_slave_inst.rx_data_count_pos_sclk_i[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BN225 |Writing default property annotation file C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[14] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[13] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[12] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[11] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[10] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[9] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[8] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[7] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[6] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[5] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[4] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[3] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[2] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[1] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[6] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[5] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[4] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[3] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[2] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[1] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 10 06:43:06 2018

###########################################################]
Map & Optimize Report

# Thu May 10 06:43:07 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":490:8:490:9|Removing sequential instance mosi_01_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":507:8:507:9|Removing sequential instance mosi_11_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\matty.vhd":1007:0:1007:1|Removing sequential instance sCounterRAM[7:0] (in view: work.MATTY_MAIN_VHDL(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\matty.vhd":124:46:124:48|Removing sequential instance sRead_data (in view: work.MATTY_MAIN_VHDL(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk

@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":405:8:405:9|Removing sequential instance tx_data_count_neg_sclk_i[5:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_data_count_neg_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":155:46:155:48|User-specified initial value defined for instance sTrigCounter[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1007:0:1007:1|User-specified initial value defined for instance sRAM_pointer_read[18:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1007:0:1007:1|User-specified initial value defined for instance sRAM_pointer_write[18:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":491:0:491:1|User-specified initial value defined for instance sTrigInternal is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":938:0:938:1|User-specified initial value defined for instance sDAC_mem_pointer[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":166:38:166:40|User-specified initial value defined for instance sEETrigInternal_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEETrigInternal is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEEPointerReset is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":938:0:938:1|User-specified initial value defined for instance sDAC_data[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":124:46:124:48|User-specified initial value defined for instance sRAM_ADD[18:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEEDAC[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEEADC_freq[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":938:0:938:1|User-specified initial value defined for instance sDAC_spi_start is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":157:36:157:38|User-specified initial value defined for instance button_debounce_counter[23:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1007:0:1007:1|User-specified initial value defined for instance sSPI_MSB0LSB1 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":976:0:976:1|User-specified initial value defined for instance sADC_clk is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":938:0:938:1|User-specified initial value defined for instance sCounterDAC[9:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":124:46:124:48|User-specified initial value defined for instance sADC_clk_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEETrigCounter[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEEPonPoff[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEEPon[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEESingleCont is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":976:0:976:1|User-specified initial value defined for instance sCounterADC[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEEPeriod[23:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEEPoff[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEEDelayACQ[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sEEACQ[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sPointer[1:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":239:33:239:35|User-specified initial value defined for instance sPeriod_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance sAddress[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":157:36:157:38|User-specified initial value defined for instance sbuttonModeStatus is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1107:0:1107:1|User-specified initial value defined for instance sSingleCont is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|User-specified initial value defined for instance spi_mosi_ready64_prev3 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":491:0:491:1|User-specified initial value defined for instance trig_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":123:47:123:49|User-specified initial value defined for instance spi_mosi_ready_prev3 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":127:48:127:50|User-specified initial value defined for instance spi_mosi_ready64_prev2 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1007:0:1007:1|User-specified initial value defined for instance spi_mosi_ready_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":122:43:122:45|User-specified initial value defined for instance spi_mosi_ready_prev2 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":126:49:126:51|User-specified initial value defined for instance spi_mosi_ready64_prev is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":976:0:976:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterADC[7:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":1007:0:1007:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_read[18:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":1007:0:1007:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_write[18:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":549:0:549:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounter[23:0] 
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"c:\users\david\desktop\matty serie\sclk_gen.vhd":63:8:63:9|Found counter in view:work.sclk_gen(count_arch) instance sclk_count_i[7:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\sclk_gen.vhd":207:8:207:9|Found counter in view:work.sclk_gen(count_arch) instance delay_count_i[7:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\sclk_gen.vhd":226:8:226:9|Found counter in view:work.sclk_gen(count_arch) instance clk_falling_count_i[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 139MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 143MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 143MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 143MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 148MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.23ns		1089 /       779
   2		0h:00m:01s		    -1.88ns		1016 /       779
   3		0h:00m:01s		    -1.88ns		1016 /       779
@N: FX271 :"c:\users\david\desktop\matty serie\matty.vhd":689:0:689:1|Replicating instance sAddress[5] (in view: work.MATTY_MAIN_VHDL(behavioral)) with 29 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:24s		    -0.83ns		1052 /       780


   5		0h:00m:24s		    -0.83ns		1052 /       780
Re-levelizing using alternate method
Assigned 0 out of 2408 signals to level zero using alternate method
@N: FX1017 :"c:\users\david\desktop\matty serie\matty.vhd":377:1:377:13|SB_GB inserted on the net pll_clk128.
@N: FX1017 :"c:\users\david\desktop\matty serie\matty.vhd":377:1:377:13|SB_GB inserted on the net pll_clk64_0.
@N: FX1017 :|SB_GB inserted on the net spi_sclk.
@N: FX1017 :|SB_GB inserted on the net reset_alim_c_i.
@N: FX1017 :|SB_GB inserted on the net op_eq\.scounterdac10.
@N: FX1017 :|SB_GB inserted on the net N_3006.
@N: FX1017 :|SB_GB inserted on the net un1_reset_alim_inv_0.
@N: FX1017 :|SB_GB inserted on the net sRAM_pointer_writee_0_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:24s; Memory used current: 174MB peak: 209MB)

         Loop details will only be printed for 100 loops.

Finished restoring hierarchy (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 174MB peak: 209MB)

@N: MT611 :|Automatically generated clock sclk_gen|o_sclk_derived_clock is not used and is being removed
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 780 clock pin(s) of sequential element(s)
0 instances converted, 780 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                                Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       616        sDAC_mem_10[0]                                 Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       142        button_debounce_counter_esr[23]                Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       spi_slave_inst.spi_sclk         SB_LUT4                22         spi_slave_inst.rx_data_count_pos_sclk_i[5]     No clocks found on inputs                                                                                                     
=================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 139MB peak: 209MB)

Writing Analyst data base C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\synwork\MATTY_m.srm
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 163MB peak: 209MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 164MB peak: 209MB)


Start final timing analysis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 164MB peak: 209MB)

         Loop details will only be printed for 100 loops.
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT615 |Found clock clk with period 83.33ns 
@W: MT420 |Found inferred clock MATTY_MAIN_VHDL|spi_sclk_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:spi_sclk"
@N: MT615 |Found clock pll128M2|PLLOUTCOREB_derived_clock with period 15.68ns 
@N: MT615 |Found clock pll128M2|PLLOUTCOREA_derived_clock with period 7.84ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 10 06:43:33 2018
#


Top view:               MATTY_MAIN_VHDL
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\david\Desktop\MATTY serie\timing_const_matty.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -5.338

                                            Requested     Estimated     Requested     Estimated                 Clock                  Clock              
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk_inferred_clock     1.0 MHz       99.3 MHz      1000.000      10.070        989.930     inferred               Inferred_clkgroup_0
clk                                         12.0 MHz      NA            83.333        NA            DCM/PLL     declared               default_clkgroup_0 
pll128M2|PLLOUTCOREA_derived_clock          127.5 MHz     75.9 MHz      7.842         13.180        -5.338      derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREB_derived_clock          63.8 MHz      37.9 MHz      15.683        26.359        0.002       derived (from clk)     default_clkgroup_0 
==========================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pll128M2|PLLOUTCOREA_derived_clock       pll128M2|PLLOUTCOREA_derived_clock       |  7.842       -3.941   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock       pll128M2|PLLOUTCOREB_derived_clock       |  7.842       -5.338   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock       pll128M2|PLLOUTCOREA_derived_clock       |  7.842       0.002    |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock       pll128M2|PLLOUTCOREB_derived_clock       |  15.683      2.574    |  No paths    -        |  No paths    -      |  No paths    -    
MATTY_MAIN_VHDL|spi_sclk_inferred_clock  pll128M2|PLLOUTCOREA_derived_clock       |  Diff grp    -        |  No paths    -        |  No paths    -      |  Diff grp    -    
MATTY_MAIN_VHDL|spi_sclk_inferred_clock  MATTY_MAIN_VHDL|spi_sclk_inferred_clock  |  1000.000    989.930  |  1000.000    989.930  |  No paths    -      |  No paths    -    
============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MATTY_MAIN_VHDL|spi_sclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                         Arrival            
Instance                                       Reference                                   Type         Pin     Net                             Time        Slack  
                                               Clock                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[0]     0.540       989.930
spi_slave_inst.rx_data_count_pos_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[0]     0.540       989.930
spi_slave_inst.rx_data_count_neg_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[1]     0.540       989.979
spi_slave_inst.rx_data_count_pos_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[1]     0.540       989.979
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[3]     0.540       990.000
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[3]     0.540       990.000
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[4]     0.540       990.063
spi_slave_inst.rx_data_count_pos_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[4]     0.540       990.063
spi_slave_inst.rx_data_count_neg_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[2]     0.540       991.757
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[2]     0.540       991.757
===================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                             Required            
Instance                                       Reference                                   Type         Pin     Net                                 Time         Slack  
                                               Clock                                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[5]     999.895      989.930
spi_slave_inst.rx_data_count_pos_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[5]     999.895      989.930
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[4]     999.895      990.070
spi_slave_inst.rx_data_count_pos_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[4]     999.895      990.070
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[3]     999.895      990.210
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[3]     999.895      990.210
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_4[2]       999.895      990.266
spi_slave_inst.rx_data_count_neg_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_2[2]       999.895      990.351
spi_slave_inst.rx_data_count_pos_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_4[1]       999.895      990.407
spi_slave_inst.rx_data_count_pos_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_4[0]       999.895      990.453
========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.895

    - Propagation time:                      9.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 989.930

    Number of logic level(s):                9
    Starting point:                          spi_slave_inst.rx_data_count_neg_sclk_i[0] / Q
    Ending point:                            spi_slave_inst.rx_data_count_neg_sclk_i[5] / D
    The start point is clocked by            MATTY_MAIN_VHDL|spi_sclk_inferred_clock [falling] on pin C
    The end   point is clocked by            MATTY_MAIN_VHDL|spi_sclk_inferred_clock [falling] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]              SB_DFFNR     Q        Out     0.540     0.540       -         
rx_data_count_neg_sclk_i[0]                             Net          -        -       1.599     -           3         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[0]     SB_LUT4      I0       In      -         2.139       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[0]     SB_LUT4      O        Out     0.449     2.588       -         
rx_data_count_neg_sclk_i6_3                             Net          -        -       1.371     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNILK4P2[5]     SB_LUT4      I0       In      -         3.959       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNILK4P2[5]     SB_LUT4      O        Out     0.449     4.408       -         
rx_data_count_neg_sclk_i6                               Net          -        -       1.371     -           5         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIKVPI3[5]     SB_LUT4      I0       In      -         5.779       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIKVPI3[5]     SB_LUT4      O        Out     0.386     6.164       -         
rx_data_count_neg_sclk_i_RNIKVPI3[5]                    Net          -        -       0.905     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CI       In      -         7.069       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CO       Out     0.126     7.196       -         
un1_rx_data_count_neg_sclk_i_cry_0                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CI       In      -         7.210       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CO       Out     0.126     7.336       -         
un1_rx_data_count_neg_sclk_i_cry_1                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CI       In      -         7.350       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CO       Out     0.126     7.476       -         
un1_rx_data_count_neg_sclk_i_cry_2                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CI       In      -         7.490       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CO       Out     0.126     7.616       -         
un1_rx_data_count_neg_sclk_i_cry_3                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CI       In      -         7.630       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CO       Out     0.126     7.756       -         
un1_rx_data_count_neg_sclk_i_cry_4                      Net          -        -       0.386     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      I3       In      -         8.142       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      O        Out     0.316     8.458       -         
rx_data_count_neg_sclk_i_RNO[5]                         Net          -        -       1.507     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i[5]              SB_DFFNR     D        In      -         9.965       -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.070 is 2.875(28.6%) logic and 7.195(71.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                                       Arrival           
Instance           Reference                              Type         Pin     Net                Time        Slack 
                   Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------
sDAC_mem_2[0]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[0]      0.540       -5.338
sDAC_mem_2[1]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[1]      0.540       -5.338
sDAC_mem_2[2]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[2]      0.540       -5.338
sDAC_mem_2[3]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[3]      0.540       -5.338
sDAC_mem_2[4]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[4]      0.540       -5.338
sDAC_mem_2[5]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[5]      0.540       -5.338
sDAC_mem_2[6]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[6]      0.540       -5.338
sDAC_mem_2[7]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[7]      0.540       -5.338
sDAC_mem_34[0]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_34[0]     0.540       -5.289
sDAC_mem_34[1]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_34[1]     0.540       -5.289
====================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required           
Instance            Reference                              Type         Pin     Net                     Time         Slack 
                    Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------
sDAC_data[3]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[3]          7.737        -5.338
sDAC_data[4]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[4]          7.737        -5.338
sDAC_data[5]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[5]          7.737        -5.338
sDAC_data[6]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[6]          7.737        -5.338
sDAC_data[7]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[7]          7.737        -5.338
sDAC_data[8]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[8]          7.737        -5.338
sDAC_data[9]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[9]          7.737        -5.338
sDAC_data[10]       pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[10]         7.737        -5.338
sTrigCounter[0]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[0]     7.736        -3.941
sTrigCounter[2]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     7.736        -3.941
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[0] / Q
    Ending point:                            sDAC_data[3] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[0]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[0]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[3]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[3]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[3]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[3]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[3]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[3]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[3]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[3]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[3]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[3]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[3]         SB_LUT4      O        Out     0.379     7.928       -         
N_573                      Net          -        -       1.371     -           1         
sDAC_data_RNO_0[3]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[3]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[3]             Net          -        -       1.371     -           1         
sDAC_data_RNO[3]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[3]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[3]             Net          -        -       1.507     -           1         
sDAC_data[3]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[1] / Q
    Ending point:                            sDAC_data[4] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[1]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[1]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[4]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[4]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[4]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[4]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[4]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[4]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[4]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[4]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[4]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[4]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[4]         SB_LUT4      O        Out     0.379     7.928       -         
N_574                      Net          -        -       1.371     -           1         
sDAC_data_RNO_0[4]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[4]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[4]             Net          -        -       1.371     -           1         
sDAC_data_RNO[4]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[4]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[4]             Net          -        -       1.507     -           1         
sDAC_data[4]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[2] / Q
    Ending point:                            sDAC_data[5] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[2]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[2]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[5]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[5]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[5]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[5]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[5]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[5]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[5]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[5]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[5]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[5]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[5]         SB_LUT4      O        Out     0.379     7.928       -         
N_575                      Net          -        -       1.371     -           1         
sDAC_data_RNO_0[5]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[5]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[5]             Net          -        -       1.371     -           1         
sDAC_data_RNO[5]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[5]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[5]             Net          -        -       1.507     -           1         
sDAC_data[5]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[3] / Q
    Ending point:                            sDAC_data[6] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[3]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[3]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[6]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[6]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[6]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[6]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[6]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[6]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[6]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[6]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[6]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[6]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[6]         SB_LUT4      O        Out     0.379     7.928       -         
N_576                      Net          -        -       1.371     -           1         
sDAC_data_RNO_0[6]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[6]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[6]             Net          -        -       1.371     -           1         
sDAC_data_RNO[6]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[6]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[6]             Net          -        -       1.507     -           1         
sDAC_data[6]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[4] / Q
    Ending point:                            sDAC_data[7] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[4]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[4]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[7]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[7]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[7]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[7]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[7]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[7]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[7]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[7]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[7]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[7]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[7]         SB_LUT4      O        Out     0.379     7.928       -         
N_577                      Net          -        -       1.371     -           1         
sDAC_data_RNO_0[7]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[7]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[7]             Net          -        -       1.371     -           1         
sDAC_data_RNO[7]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[7]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[7]             Net          -        -       1.507     -           1         
sDAC_data[7]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                            Arrival          
Instance                                         Reference                              Type         Pin     Net                     Time        Slack
                                                 Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------
sSingleCont                                      pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       LED_MODE_c              0.540       0.002
sDAC_mem_pointer[0]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[0]     0.540       2.574
sDAC_mem_pointer[5]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[5]     0.540       2.637
spi_master_inst.sclk_gen_u0.delay_count_i[4]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[4]        0.540       4.337
spi_master_inst.sclk_gen_u0.delay_count_i[5]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[5]        0.540       4.386
spi_master_inst.sclk_gen_u0.delay_count_i[6]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[6]        0.540       4.407
sDAC_mem_pointer[1]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[1]     0.540       4.414
spi_master_inst.sclk_gen_u0.delay_count_i[1]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[1]        0.540       4.471
spi_master_inst.sclk_gen_u0.delay_count_i[7]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[7]        0.540       4.471
sDAC_mem_pointer[2]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[2]     0.540       4.478
======================================================================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                                 Required          
Instance                Reference                              Type          Pin     Net                         Time         Slack
                        Clock                                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------
sTrigCounter[0]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      D       sTrigCounter_RNO[0]         7.737        0.002
sTrigCounter[2]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      D       sTrigCounter_RNO[2]         7.737        0.002
sTrigCounter[3]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      D       sTrigCounter_RNO[3]         7.737        0.002
sTrigCounter[4]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      D       sTrigCounter_RNO[4]         7.737        0.002
sTrigCounter[5]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      D       sTrigCounter_RNO[5]         7.737        0.002
sTrigCounter[6]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      D       sTrigCounter_RNO[6]         7.737        0.002
sTrigCounter[1]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      D       sTrigCounter_RNO[1]         7.737        0.065
sTrigCounter_esr[7]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFESR     D       sTrigCounter_esr_RNO[7]     7.737        1.871
sTrigInternal           pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR       D       sTrigInternal_0             7.737        1.892
sDAC_data[3]            pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER      D       sDAC_data_5[3]              15.578       2.574
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.002

    Number of logic level(s):                3
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[0] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
sSingleCont                        SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                         Net          -        -       1.599     -           2         
un10_trig_prev_cry_7_c_RNILISN     SB_LUT4      I0       In      -         2.139       -         
un10_trig_prev_cry_7_c_RNILISN     SB_LUT4      O        Out     0.449     2.588       -         
N_376                              Net          -        -       1.371     -           9         
sTrigCounter_RNO_0[0]              SB_LUT4      I0       In      -         3.959       -         
sTrigCounter_RNO_0[0]              SB_LUT4      O        Out     0.449     4.408       -         
g1                                 Net          -        -       1.371     -           1         
sTrigCounter_RNO[0]                SB_LUT4      I0       In      -         5.779       -         
sTrigCounter_RNO[0]                SB_LUT4      O        Out     0.449     6.227       -         
sTrigCounter_RNO[0]                Net          -        -       1.507     -           1         
sTrigCounter[0]                    SB_DFFSR     D        In      -         7.734       -         
=================================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 164MB peak: 209MB)


Finished timing report (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 164MB peak: 209MB)

---------------------------------------
Resource Usage Report for MATTY_MAIN_VHDL 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        312 uses
SB_DFF          2 uses
SB_DFFE         39 uses
SB_DFFER        542 uses
SB_DFFES        27 uses
SB_DFFESR       2 uses
SB_DFFNR        7 uses
SB_DFFR         125 uses
SB_DFFS         6 uses
SB_DFFSR        30 uses
SB_GB           8 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         873 uses

I/O ports: 84
I/O primitives: 81
SB_IO          81 uses

I/O Register bits:                  0
Register bits not including I/Os:   780 (22%)
Total load per clock:
   pll128M2|PLLOUTCOREA_derived_clock: 616
   pll128M2|PLLOUTCOREB_derived_clock: 142
   MATTY_MAIN_VHDL|spi_sclk_inferred_clock: 1
   clk: 1

@S |Mapping Summary:
Total  LUTs: 873 (24%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 873 = 873 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 37MB peak: 209MB)

Process took 0h:00m:26s realtime, 0h:00m:26s cputime
# Thu May 10 06:43:33 2018

###########################################################]


Synthesis exit by 0.
Current Implementation MATTY_Implmnt its sbt path: C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 34 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.edf " "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.edf...
Parsing constraint file: C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf ...
Warning: pin reset doesn't exist in the design netlist.ignoring the set_io command on line 8 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin lect doesn't exists in the package TQ144. ignoring the set_io command on line 22 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin top_tour3 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi1 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi2 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi3 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi4 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft3 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft4 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin in1 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin in2 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin in3 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin out1 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin out2 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin out3 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin jumper1 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin jumper2 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin jumper3 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
parse file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.scf
sdc_reader OK C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.scf
Stored edif netlist at C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL...
Warning: The terminal sDAC_data[12]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[13]:D is driven by non-default constant value VCC
Warning: The terminal RAM_DATA_1[15]:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MATTY_MAIN_VHDL

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --outdir "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --outdir C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL
SDC file             - C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	873
    Number of DFFs      	:	780
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	312
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	81
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2715: Warning for set_io Constraint: Ignoring pin assignment for reset_ft, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for reset_rpi, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for button_trig, as it is not connected to any PAD

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	536
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	10
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	548
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	1422
    Number of DFFs      	:	780
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	317

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	657
        LUT, DFF and CARRY	:	123
    Combinational LogicCells
        Only LUT         	:	522
        CARRY Only       	:	74
        LUT with CARRY   	:	120
    LogicCells                  :	1496/3520
    PLBs                        :	211/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	81/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 5.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 71.1 (sec)

Final Design Statistics
    Number of LUTs      	:	1422
    Number of DFFs      	:	780
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	317
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	81
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	1496/3520
    PLBs                        :	269/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	81/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: MATTY_MAIN_VHDL|spi_sclk_inferred_clock | Frequency: 117.60 MHz | Target: 1.00 MHz
Clock: clk | Frequency: N/A | Target: 12.00 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTCOREA | Frequency: 78.13 MHz | Target: 127.51 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTCOREB | Frequency: 111.15 MHz | Target: 63.75 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 127.51 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 63.75 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 79.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 6539
used logic cells: 1496
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 6539
used logic cells: 1496
Translating sdc file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc...
Translated sdc file is C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --outdir "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc --outdir C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\router --sdf_file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design MATTY_MAIN_VHDL
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 1643 
I1212: Iteration  1 :   218 unrouted : 8 seconds
I1212: Iteration  2 :    23 unrouted : 3 seconds
I1212: Iteration  3 :    15 unrouted : 1 seconds
I1212: Iteration  4 :    13 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 13
I1206: Completed routing
I1204: Writing Design MATTY_MAIN_VHDL
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 22 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v" --vhdl "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd" --lib "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --out-sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v
Writing C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd
Netlister succeeded.

Netlister run-time: 10 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc" --sdf-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --report-file "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc --sdf-file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --report-file C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 26 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-QDLO61O

# Thu May 10 11:24:16 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Top entity is set to MATTY_MAIN_VHDL.
File C:\Users\david\Desktop\MATTY serie\gray_counter.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll100M.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll128M2.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll256M2.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\asyn_fifo.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\spi_master.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\matty.vhd changed - recompiling
@W: CD266 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":1145:12:1145:23|spi_miso_rpi is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":1145:52:1145:62|spi_miso_ft is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File C:\Users\david\Desktop\MATTY serie\matty.vhd changed - recompiling
Warning:Can't open record reference file@N: CD630 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Synthesizing work.matty_main_vhdl.behavioral.
@W: CG296 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":523:0:523:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":530:61:530:69|Referenced variable seeperiod is not in sensitivity list.
@W: CG296 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":686:0:686:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":753:18:753:27|Referenced variable pll_clk128 is not in sensitivity list.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":132:8:132:17|Signal stop_tour1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":133:8:133:17|Signal stop_tour2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":136:8:136:16|Signal sspi_miso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":161:8:161:16|Signal sdelayacq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":187:8:187:16|Signal sadc_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":189:11:189:15|Signal sadc0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":190:11:190:15|Signal sadc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":191:11:191:15|Signal sadc2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":192:11:192:15|Signal sadc3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":193:11:193:15|Signal sadc4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":194:11:194:15|Signal sadc5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":195:11:195:15|Signal sadc6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":196:11:196:15|Signal sadc7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":197:11:197:15|Signal sadc8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":198:11:198:15|Signal sadc9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":237:8:237:18|Signal spi_cs_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":238:8:238:23|Signal button_mode_prev is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_master.vhd":9:7:9:16|Synthesizing work.spi_master.spi_master_rtl.
@N: CD604 :"C:\Users\david\Desktop\MATTY serie\spi_master.vhd":118:16:118:44|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":9:7:9:19|Synthesizing work.spi_data_path.rtl_arch.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":62:11:62:23|Signal data_in_reg_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":73:11:73:23|Signal rxfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":75:11:75:24|Signal readhalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":76:11:76:22|Signal rxfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":78:11:78:23|Signal txfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":80:11:80:26|Signal txfifohalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":81:11:81:22|Signal txfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":104:11:104:17|Signal dummy_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":105:11:105:18|Signal dummy_rd is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_data_path.rtl_arch
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":81:11:81:22|Signal TxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":76:11:76:22|Signal RxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":277:8:277:9|Pruning unused register d2_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":277:8:277:9|Pruning unused register d1_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":264:8:264:9|Pruning unused register d2_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":264:8:264:9|Pruning unused register d1_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":249:8:249:9|Pruning unused register rx_fifo_rd_en_i_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":232:8:232:9|Pruning unused register tx_fifo_wr_en_i_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":9:7:9:14|Synthesizing work.sclk_gen.count_arch.
@N: CD231 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":45:25:45:26|Using onehot encoding for type spim_clk_states. For example, enumeration spim_idle_state is mapped to "10000".
@N: CD604 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":191:16:191:44|OTHERS clause is not synthesized.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":29:11:29:23|Signal sclk_period_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.sclk_gen.count_arch
Post processing for work.spi_master.spi_master_rtl
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_slave_ice.vhd":48:7:48:19|Synthesizing work.spi_slave_ice.rtl_arch.
Post processing for work.spi_slave_ice.rtl_arch
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":4:7:4:14|Synthesizing work.pll128m2.behavior.
@W: CD280 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":18:10:18:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":18:10:18:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":16:7:16:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll128m2.behavior
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":16:7:16:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input extfeedback of instance pll128M2_inst is floating
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 0 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 1 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 2 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 3 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 4 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 5 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 6 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 7 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input latchinputvalue of instance pll128M2_inst is floating
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input sdi of instance pll128M2_inst is floating
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input sclk of instance pll128M2_inst is floating
Post processing for work.matty_main_vhdl.behavioral
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":40:6:40:16|Signal spi_miso_ft is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Pruning unused register spi_miso_valid_6. Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":156:46:156:48|Feedback mux created for signal sTrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Feedback mux created for signal sRAM_ADD[18:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Feedback mux created for signal sADC_clk_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEPointerReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEDAC[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEADC_freq[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":158:36:158:38|Feedback mux created for signal button_debounce_counter[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":158:36:158:38|Feedback mux created for signal sbuttonModeStatus. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal spi_mosi_ready64_prev3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":128:48:128:50|Feedback mux created for signal spi_mosi_ready64_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":127:49:127:51|Feedback mux created for signal spi_mosi_ready64_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL201 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":134:8:134:9|Trying to extract state machine for register spim_clk_state_i.
Extracted state machine for register spim_clk_state_i
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":32:12:32:19|Input reset_ft is unused.
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":33:12:33:20|Input reset_rpi is unused.
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":80:12:80:22|Input button_trig is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 82MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 10 11:24:18 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 10 11:24:19 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 10 11:24:19 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\synwork\MATTY_comp.srs changed - recompiling
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 10 11:24:20 2018

###########################################################]
Pre-mapping Report

# Thu May 10 11:24:21 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\david\Desktop\MATTY serie\timing_const_matty.sdc
@L: C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY_scck.rpt 
Printing clock  summary report in "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":548:1:548:2|Removing sequential instance o_tx_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":563:1:563:2|Removing sequential instance o_tx_no_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":388:8:388:9|Removing sequential instance miso_11_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":371:8:371:9|Removing sequential instance miso_01_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":294:8:294:9|Removing sequential instance rxdata_reg_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":637:8:637:9|Removing sequential instance o_intr (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":517:8:517:9|Removing sequential instance tx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":327:8:327:9|Removing sequential instance rx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":504:8:504:9|Removing sequential instance tx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":314:8:314:9|Removing sequential instance rx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":181:8:181:9|Removing sequential instance txdata_reg_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":621:8:621:9|Removing sequential instance tx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":445:8:445:9|Removing sequential instance rx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":131:8:131:9|Removing sequential instance data_in_reg_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":532:1:532:2|Removing sequential instance data_valid_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":429:8:429:9|Removing sequential instance rx_ready_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":485:1:485:2|Removing sequential instance tx_ready_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|Removing sequential instance spi_data_miso[7:0] (in view: work.MATTY_MAIN_VHDL(behavioral)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg3_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg2_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg1_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":463:8:463:9|Removing sequential instance tx_done_reg3_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_done_neg_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":463:8:463:9|Removing sequential instance tx_done_reg2_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":463:8:463:9|Removing sequential instance tx_done_reg1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":405:8:405:9|Removing sequential instance tx_done_neg_sclk_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist MATTY_MAIN_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                 Clock                   Clock
Clock                                       Frequency     Period        Type                                                  Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk_inferred_clock     1.0 MHz       1000.000      inferred                                              Inferred_clkgroup_0     42   
clk                                         12.0 MHz      83.333        declared                                              default_clkgroup_0      0    
pll128M2|PLLOUTCOREA_derived_clock          127.5 MHz     7.842         derived (from clk)                                    default_clkgroup_0      624  
pll128M2|PLLOUTCOREB_derived_clock          63.8 MHz      15.683        derived (from clk)                                    default_clkgroup_0      138  
sclk_gen|o_sclk_derived_clock               63.8 MHz      15.683        derived (from pll128M2|PLLOUTCOREB_derived_clock)     default_clkgroup_0      43   
===========================================================================================================================================================

@W: MT529 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":213:8:213:9|Found inferred clock MATTY_MAIN_VHDL|spi_sclk_inferred_clock which controls 42 sequential elements including spi_slave_inst.rx_data_count_pos_sclk_i[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BN225 |Writing default property annotation file C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[14] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[13] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[12] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[11] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[10] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[9] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[8] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[7] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[6] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[5] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[4] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[3] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[2] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[1] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[6] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[5] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[4] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[3] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[2] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[1] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 10 11:24:21 2018

###########################################################]
Map & Optimize Report

# Thu May 10 11:24:22 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":490:8:490:9|Removing sequential instance mosi_01_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":507:8:507:9|Removing sequential instance mosi_11_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|Removing sequential instance sCounterRAM[7:0] (in view: work.MATTY_MAIN_VHDL(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\matty.vhd":125:46:125:48|Removing sequential instance sRead_data (in view: work.MATTY_MAIN_VHDL(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk

@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":405:8:405:9|Removing sequential instance tx_data_count_neg_sclk_i[5:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_data_count_neg_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":156:46:156:48|User-specified initial value defined for instance sTrigCounter[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|User-specified initial value defined for instance sRAM_pointer_read[18:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|User-specified initial value defined for instance sRAM_pointer_write[18:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":492:0:492:1|User-specified initial value defined for instance sTrigInternal is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":939:0:939:1|User-specified initial value defined for instance sDAC_mem_pointer[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":167:38:167:40|User-specified initial value defined for instance sEETrigInternal_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEETrigInternal is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEPointerReset is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":939:0:939:1|User-specified initial value defined for instance sDAC_data[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":125:46:125:48|User-specified initial value defined for instance sRAM_ADD[18:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEDAC[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEADC_freq[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":939:0:939:1|User-specified initial value defined for instance sDAC_spi_start is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":158:36:158:38|User-specified initial value defined for instance button_debounce_counter[23:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|User-specified initial value defined for instance sSPI_MSB0LSB1 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":977:0:977:1|User-specified initial value defined for instance sADC_clk is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":939:0:939:1|User-specified initial value defined for instance sCounterDAC[9:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":125:46:125:48|User-specified initial value defined for instance sADC_clk_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEETrigCounter[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEPonPoff[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEPon[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEESingleCont is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":977:0:977:1|User-specified initial value defined for instance sCounterADC[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEPeriod[23:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEPoff[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEDelayACQ[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEACQ[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sPointer[1:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":240:33:240:35|User-specified initial value defined for instance sPeriod_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sAddress[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":158:36:158:38|User-specified initial value defined for instance sbuttonModeStatus is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1108:0:1108:1|User-specified initial value defined for instance sSingleCont is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance spi_mosi_ready64_prev3 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":492:0:492:1|User-specified initial value defined for instance trig_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":124:47:124:49|User-specified initial value defined for instance spi_mosi_ready_prev3 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":128:48:128:50|User-specified initial value defined for instance spi_mosi_ready64_prev2 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|User-specified initial value defined for instance spi_mosi_ready_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":123:43:123:45|User-specified initial value defined for instance spi_mosi_ready_prev2 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":127:49:127:51|User-specified initial value defined for instance spi_mosi_ready64_prev is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":977:0:977:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterADC[7:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_read[18:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_write[18:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":550:0:550:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounter[23:0] 
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"c:\users\david\desktop\matty serie\sclk_gen.vhd":63:8:63:9|Found counter in view:work.sclk_gen(count_arch) instance sclk_count_i[7:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\sclk_gen.vhd":207:8:207:9|Found counter in view:work.sclk_gen(count_arch) instance delay_count_i[7:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\sclk_gen.vhd":226:8:226:9|Found counter in view:work.sclk_gen(count_arch) instance clk_falling_count_i[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 143MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 143MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 143MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 143MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 143MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 151MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.23ns		1092 /       779
   2		0h:00m:02s		    -2.23ns		1019 /       779
   3		0h:00m:02s		    -1.88ns		1018 /       779

   4		0h:00m:26s		    -0.83ns		1041 /       779


   5		0h:00m:27s		    -0.83ns		1041 /       779
Re-levelizing using alternate method
Assigned 0 out of 2394 signals to level zero using alternate method
@N: FX1017 :"c:\users\david\desktop\matty serie\matty.vhd":378:1:378:13|SB_GB inserted on the net pll_clk128.
@N: FX1017 :"c:\users\david\desktop\matty serie\matty.vhd":378:1:378:13|SB_GB inserted on the net pll_clk64_0.
@N: FX1017 :|SB_GB inserted on the net spi_sclk.
@N: FX1017 :|SB_GB inserted on the net reset_c_i.
@N: FX1017 :|SB_GB inserted on the net op_eq\.scounterdac10.
@N: FX1017 :|SB_GB inserted on the net N_3374.
@N: FX1017 :|SB_GB inserted on the net un1_reset_inv_0.
@N: FX1017 :|SB_GB inserted on the net N_1495.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 188MB peak: 197MB)

         Loop details will only be printed for 100 loops.

Finished restoring hierarchy (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:27s; Memory used current: 188MB peak: 197MB)

@N: MT611 :|Automatically generated clock sclk_gen|o_sclk_derived_clock is not used and is being removed
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 779 clock pin(s) of sequential element(s)
0 instances converted, 779 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                                Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       615        sDAC_mem_10[0]                                 Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       142        button_debounce_counter_esr[23]                Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       spi_slave_inst.spi_sclk         SB_LUT4                22         spi_slave_inst.rx_data_count_pos_sclk_i[5]     No clocks found on inputs                                                                                                     
=================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:27s; Memory used current: 154MB peak: 197MB)

Writing Analyst data base C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\synwork\MATTY_m.srm
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 179MB peak: 197MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 180MB peak: 197MB)


Start final timing analysis (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 179MB peak: 197MB)

         Loop details will only be printed for 100 loops.
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT615 |Found clock clk with period 83.33ns 
@W: MT420 |Found inferred clock MATTY_MAIN_VHDL|spi_sclk_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:spi_sclk"
@N: MT615 |Found clock pll128M2|PLLOUTCOREB_derived_clock with period 15.68ns 
@N: MT615 |Found clock pll128M2|PLLOUTCOREA_derived_clock with period 7.84ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 10 11:24:51 2018
#


Top view:               MATTY_MAIN_VHDL
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\david\Desktop\MATTY serie\timing_const_matty.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -5.338

                                            Requested     Estimated     Requested     Estimated                 Clock                  Clock              
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk_inferred_clock     1.0 MHz       99.3 MHz      1000.000      10.070        989.930     inferred               Inferred_clkgroup_0
clk                                         12.0 MHz      NA            83.333        NA            DCM/PLL     declared               default_clkgroup_0 
pll128M2|PLLOUTCOREA_derived_clock          127.5 MHz     75.9 MHz      7.842         13.180        -5.338      derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREB_derived_clock          63.8 MHz      37.9 MHz      15.683        26.359        -1.720      derived (from clk)     default_clkgroup_0 
==========================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pll128M2|PLLOUTCOREA_derived_clock       pll128M2|PLLOUTCOREA_derived_clock       |  7.842       -4.876   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock       pll128M2|PLLOUTCOREB_derived_clock       |  7.842       -5.338   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock       pll128M2|PLLOUTCOREA_derived_clock       |  7.842       -1.720   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock       pll128M2|PLLOUTCOREB_derived_clock       |  15.683      2.574    |  No paths    -        |  No paths    -      |  No paths    -    
MATTY_MAIN_VHDL|spi_sclk_inferred_clock  pll128M2|PLLOUTCOREA_derived_clock       |  Diff grp    -        |  No paths    -        |  No paths    -      |  Diff grp    -    
MATTY_MAIN_VHDL|spi_sclk_inferred_clock  MATTY_MAIN_VHDL|spi_sclk_inferred_clock  |  1000.000    989.930  |  1000.000    989.930  |  No paths    -      |  No paths    -    
============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MATTY_MAIN_VHDL|spi_sclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                         Arrival            
Instance                                       Reference                                   Type         Pin     Net                             Time        Slack  
                                               Clock                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[0]     0.540       989.930
spi_slave_inst.rx_data_count_pos_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[0]     0.540       989.930
spi_slave_inst.rx_data_count_neg_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[1]     0.540       989.979
spi_slave_inst.rx_data_count_pos_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[1]     0.540       989.979
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[3]     0.540       990.000
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[3]     0.540       990.000
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[4]     0.540       990.063
spi_slave_inst.rx_data_count_pos_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[4]     0.540       990.063
spi_slave_inst.rx_data_count_neg_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[2]     0.540       991.757
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[2]     0.540       991.757
===================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                             Required            
Instance                                       Reference                                   Type         Pin     Net                                 Time         Slack  
                                               Clock                                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[5]     999.895      989.930
spi_slave_inst.rx_data_count_pos_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[5]     999.895      989.930
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[4]     999.895      990.070
spi_slave_inst.rx_data_count_pos_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[4]     999.895      990.070
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[3]     999.895      990.210
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[3]     999.895      990.210
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_4[2]       999.895      990.266
spi_slave_inst.rx_data_count_neg_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_2[2]       999.895      990.351
spi_slave_inst.rx_data_count_pos_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_4[1]       999.895      990.407
spi_slave_inst.rx_data_count_pos_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_4[0]       999.895      990.453
========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.895

    - Propagation time:                      9.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 989.930

    Number of logic level(s):                9
    Starting point:                          spi_slave_inst.rx_data_count_neg_sclk_i[0] / Q
    Ending point:                            spi_slave_inst.rx_data_count_neg_sclk_i[5] / D
    The start point is clocked by            MATTY_MAIN_VHDL|spi_sclk_inferred_clock [falling] on pin C
    The end   point is clocked by            MATTY_MAIN_VHDL|spi_sclk_inferred_clock [falling] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]              SB_DFFNR     Q        Out     0.540     0.540       -         
rx_data_count_neg_sclk_i[0]                             Net          -        -       1.599     -           3         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[0]     SB_LUT4      I0       In      -         2.139       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[0]     SB_LUT4      O        Out     0.449     2.588       -         
rx_data_count_neg_sclk_i6_3                             Net          -        -       1.371     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNILK4P2[5]     SB_LUT4      I0       In      -         3.959       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNILK4P2[5]     SB_LUT4      O        Out     0.449     4.408       -         
rx_data_count_neg_sclk_i6                               Net          -        -       1.371     -           5         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIKVPI3[5]     SB_LUT4      I0       In      -         5.779       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIKVPI3[5]     SB_LUT4      O        Out     0.386     6.164       -         
rx_data_count_neg_sclk_i_RNIKVPI3[5]                    Net          -        -       0.905     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CI       In      -         7.069       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CO       Out     0.126     7.196       -         
un1_rx_data_count_neg_sclk_i_cry_0                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CI       In      -         7.210       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CO       Out     0.126     7.336       -         
un1_rx_data_count_neg_sclk_i_cry_1                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CI       In      -         7.350       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CO       Out     0.126     7.476       -         
un1_rx_data_count_neg_sclk_i_cry_2                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CI       In      -         7.490       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CO       Out     0.126     7.616       -         
un1_rx_data_count_neg_sclk_i_cry_3                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CI       In      -         7.630       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CO       Out     0.126     7.756       -         
un1_rx_data_count_neg_sclk_i_cry_4                      Net          -        -       0.386     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      I3       In      -         8.142       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      O        Out     0.316     8.458       -         
rx_data_count_neg_sclk_i_RNO[5]                         Net          -        -       1.507     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i[5]              SB_DFFNR     D        In      -         9.965       -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.070 is 2.875(28.6%) logic and 7.195(71.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                                       Arrival           
Instance           Reference                              Type         Pin     Net                Time        Slack 
                   Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------
sDAC_mem_2[0]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[0]      0.540       -5.338
sDAC_mem_2[1]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[1]      0.540       -5.338
sDAC_mem_2[2]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[2]      0.540       -5.338
sDAC_mem_2[3]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[3]      0.540       -5.338
sDAC_mem_2[4]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[4]      0.540       -5.338
sDAC_mem_2[5]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[5]      0.540       -5.338
sDAC_mem_2[6]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[6]      0.540       -5.338
sDAC_mem_2[7]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[7]      0.540       -5.338
sDAC_mem_34[0]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_34[0]     0.540       -5.289
sDAC_mem_34[1]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_34[1]     0.540       -5.289
====================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required           
Instance            Reference                              Type         Pin     Net                     Time         Slack 
                    Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------
sDAC_data[3]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[3]          7.737        -5.338
sDAC_data[4]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[4]          7.737        -5.338
sDAC_data[5]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[5]          7.737        -5.338
sDAC_data[6]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[6]          7.737        -5.338
sDAC_data[7]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[7]          7.737        -5.338
sDAC_data[8]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[8]          7.737        -5.338
sDAC_data[9]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[9]          7.737        -5.338
sDAC_data[10]       pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[10]         7.737        -5.338
sTrigCounter[3]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     7.736        -4.876
sTrigCounter[5]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     7.736        -4.876
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[0] / Q
    Ending point:                            sDAC_data[3] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[0]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[0]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[3]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[3]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[3]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[3]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[3]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[3]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[3]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[3]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[3]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[3]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[3]         SB_LUT4      O        Out     0.379     7.928       -         
sDAC_data_RNO_1[3]         Net          -        -       1.371     -           1         
sDAC_data_RNO_0[3]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[3]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[3]             Net          -        -       1.371     -           1         
sDAC_data_RNO[3]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[3]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[3]             Net          -        -       1.507     -           1         
sDAC_data[3]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[1] / Q
    Ending point:                            sDAC_data[4] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[1]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[1]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[4]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[4]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[4]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[4]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[4]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[4]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[4]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[4]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[4]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[4]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[4]         SB_LUT4      O        Out     0.379     7.928       -         
sDAC_data_RNO_1[4]         Net          -        -       1.371     -           1         
sDAC_data_RNO_0[4]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[4]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[4]             Net          -        -       1.371     -           1         
sDAC_data_RNO[4]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[4]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[4]             Net          -        -       1.507     -           1         
sDAC_data[4]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[2] / Q
    Ending point:                            sDAC_data[5] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[2]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[2]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[5]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[5]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[5]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[5]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[5]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[5]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[5]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[5]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[5]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[5]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[5]         SB_LUT4      O        Out     0.379     7.928       -         
sDAC_data_RNO_1[5]         Net          -        -       1.371     -           1         
sDAC_data_RNO_0[5]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[5]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[5]             Net          -        -       1.371     -           1         
sDAC_data_RNO[5]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[5]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[5]             Net          -        -       1.507     -           1         
sDAC_data[5]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[3] / Q
    Ending point:                            sDAC_data[6] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[3]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[3]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[6]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[6]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[6]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[6]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[6]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[6]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[6]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[6]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[6]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[6]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[6]         SB_LUT4      O        Out     0.379     7.928       -         
sDAC_data_RNO_1[6]         Net          -        -       1.371     -           1         
sDAC_data_RNO_0[6]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[6]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[6]             Net          -        -       1.371     -           1         
sDAC_data_RNO[6]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[6]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[6]             Net          -        -       1.507     -           1         
sDAC_data[6]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[4] / Q
    Ending point:                            sDAC_data[7] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[4]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[4]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[7]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[7]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[7]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[7]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[7]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[7]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[7]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[7]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[7]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[7]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[7]         SB_LUT4      O        Out     0.379     7.928       -         
sDAC_data_RNO_1[7]         Net          -        -       1.371     -           1         
sDAC_data_RNO_0[7]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[7]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[7]             Net          -        -       1.371     -           1         
sDAC_data_RNO[7]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[7]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[7]             Net          -        -       1.507     -           1         
sDAC_data[7]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                            Arrival           
Instance                                         Reference                              Type         Pin     Net                     Time        Slack 
                                                 Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------
sSingleCont                                      pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       LED_MODE_c              0.540       -1.720
sDAC_mem_pointer[0]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[0]     0.540       2.574 
sDAC_mem_pointer[5]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[5]     0.540       2.637 
spi_master_inst.sclk_gen_u0.delay_count_i[4]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[4]        0.540       4.330 
spi_master_inst.sclk_gen_u0.delay_count_i[5]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[5]        0.540       4.379 
spi_master_inst.sclk_gen_u0.delay_count_i[6]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[6]        0.540       4.400 
sDAC_mem_pointer[1]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[1]     0.540       4.414 
spi_master_inst.sclk_gen_u0.delay_count_i[1]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[1]        0.540       4.463 
spi_master_inst.sclk_gen_u0.delay_count_i[7]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[7]        0.540       4.463 
sDAC_mem_pointer[2]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[2]     0.540       4.478 
=======================================================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required           
Instance            Reference                              Type         Pin     Net                     Time         Slack 
                    Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------
sTrigCounter[3]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     7.737        -1.720
sTrigCounter[5]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     7.737        -1.720
sTrigCounter[0]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[0]     7.737        -1.698
sTrigCounter[4]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[4]     7.737        -1.698
sTrigCounter[6]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]     7.737        -1.698
sTrigCounter[1]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     7.737        0.051 
sTrigCounter[7]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[7]     7.737        0.072 
sTrigCounter[2]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     7.737        0.121 
sTrigInternal       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      D       sTrigInternal_0         7.737        0.205 
sDAC_data[3]        pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     D       sDAC_data_5[3]          15.578       2.574 
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.719

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[3] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
sSingleCont                       SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                        Net          -        -       1.599     -           6         
sPeriod_prev_RNIHVJ91             SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_RNIHVJ91             SB_LUT4      O        Out     0.449     2.588       -         
g1_0_0_0                          Net          -        -       1.371     -           1         
sEETrigInternal_prev_RNILGNV1     SB_LUT4      I0       In      -         3.959       -         
sEETrigInternal_prev_RNILGNV1     SB_LUT4      O        Out     0.449     4.408       -         
g0_0                              Net          -        -       1.371     -           1         
sCounter_RNI0R719[4]              SB_LUT4      I1       In      -         5.779       -         
sCounter_RNI0R719[4]              SB_LUT4      O        Out     0.400     6.178       -         
un1_reset_inv_2_2                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[3]               SB_LUT4      I1       In      -         7.549       -         
sTrigCounter_RNO[3]               SB_LUT4      O        Out     0.400     7.949       -         
sTrigCounter_RNO[3]               Net          -        -       1.507     -           1         
sTrigCounter[3]                   SB_DFFSR     D        In      -         9.456       -         
================================================================================================
Total path delay (propagation time + setup) of 9.561 is 2.342(24.5%) logic and 7.219(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.719

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[5] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
sSingleCont                       SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                        Net          -        -       1.599     -           6         
sPeriod_prev_RNIHVJ91             SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_RNIHVJ91             SB_LUT4      O        Out     0.449     2.588       -         
g1_0_0_0                          Net          -        -       1.371     -           1         
sEETrigInternal_prev_RNILGNV1     SB_LUT4      I0       In      -         3.959       -         
sEETrigInternal_prev_RNILGNV1     SB_LUT4      O        Out     0.449     4.408       -         
g0_0                              Net          -        -       1.371     -           1         
sCounter_RNI0R719[4]              SB_LUT4      I1       In      -         5.779       -         
sCounter_RNI0R719[4]              SB_LUT4      O        Out     0.400     6.178       -         
un1_reset_inv_2_2                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[5]               SB_LUT4      I1       In      -         7.549       -         
sTrigCounter_RNO[5]               SB_LUT4      O        Out     0.400     7.949       -         
sTrigCounter_RNO[5]               Net          -        -       1.507     -           1         
sTrigCounter[5]                   SB_DFFSR     D        In      -         9.456       -         
================================================================================================
Total path delay (propagation time + setup) of 9.561 is 2.342(24.5%) logic and 7.219(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.699

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[0] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
sSingleCont                       SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                        Net          -        -       1.599     -           6         
sPeriod_prev_RNIHVJ91             SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_RNIHVJ91             SB_LUT4      O        Out     0.449     2.588       -         
g1_0_0_0                          Net          -        -       1.371     -           1         
sEETrigInternal_prev_RNILGNV1     SB_LUT4      I0       In      -         3.959       -         
sEETrigInternal_prev_RNILGNV1     SB_LUT4      O        Out     0.449     4.408       -         
g0_0                              Net          -        -       1.371     -           1         
sCounter_RNI0R719[4]              SB_LUT4      I1       In      -         5.779       -         
sCounter_RNI0R719[4]              SB_LUT4      O        Out     0.400     6.178       -         
un1_reset_inv_2_2                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[0]               SB_LUT4      I2       In      -         7.549       -         
sTrigCounter_RNO[0]               SB_LUT4      O        Out     0.379     7.928       -         
sTrigCounter_RNO[0]               Net          -        -       1.507     -           1         
sTrigCounter[0]                   SB_DFFSR     D        In      -         9.435       -         
================================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.699

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[6] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
sSingleCont                       SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                        Net          -        -       1.599     -           6         
sPeriod_prev_RNIHVJ91             SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_RNIHVJ91             SB_LUT4      O        Out     0.449     2.588       -         
g1_0_0_0                          Net          -        -       1.371     -           1         
sEETrigInternal_prev_RNILGNV1     SB_LUT4      I0       In      -         3.959       -         
sEETrigInternal_prev_RNILGNV1     SB_LUT4      O        Out     0.449     4.408       -         
g0_0                              Net          -        -       1.371     -           1         
sCounter_RNI0R719[4]              SB_LUT4      I1       In      -         5.779       -         
sCounter_RNI0R719[4]              SB_LUT4      O        Out     0.400     6.178       -         
un1_reset_inv_2_2                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[6]               SB_LUT4      I2       In      -         7.549       -         
sTrigCounter_RNO[6]               SB_LUT4      O        Out     0.379     7.928       -         
sTrigCounter_RNO[6]               Net          -        -       1.507     -           1         
sTrigCounter[6]                   SB_DFFSR     D        In      -         9.435       -         
================================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.699

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[4] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
sSingleCont                       SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                        Net          -        -       1.599     -           6         
sPeriod_prev_RNIHVJ91             SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_RNIHVJ91             SB_LUT4      O        Out     0.449     2.588       -         
g1_0_0_0                          Net          -        -       1.371     -           1         
sEETrigInternal_prev_RNILGNV1     SB_LUT4      I0       In      -         3.959       -         
sEETrigInternal_prev_RNILGNV1     SB_LUT4      O        Out     0.449     4.408       -         
g0_0                              Net          -        -       1.371     -           1         
sCounter_RNI0R719[4]              SB_LUT4      I1       In      -         5.779       -         
sCounter_RNI0R719[4]              SB_LUT4      O        Out     0.400     6.178       -         
un1_reset_inv_2_2                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[4]               SB_LUT4      I2       In      -         7.549       -         
sTrigCounter_RNO[4]               SB_LUT4      O        Out     0.379     7.928       -         
sTrigCounter_RNO[4]               Net          -        -       1.507     -           1         
sTrigCounter[4]                   SB_DFFSR     D        In      -         9.435       -         
================================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 180MB peak: 197MB)


Finished timing report (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 180MB peak: 197MB)

---------------------------------------
Resource Usage Report for MATTY_MAIN_VHDL 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        312 uses
SB_DFF          2 uses
SB_DFFE         39 uses
SB_DFFER        541 uses
SB_DFFES        27 uses
SB_DFFESR       1 use
SB_DFFNR        7 uses
SB_DFFR         125 uses
SB_DFFS         6 uses
SB_DFFSR        31 uses
SB_GB           8 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         861 uses

I/O ports: 84
I/O primitives: 81
SB_IO          81 uses

I/O Register bits:                  0
Register bits not including I/Os:   779 (22%)
Total load per clock:
   pll128M2|PLLOUTCOREA_derived_clock: 615
   pll128M2|PLLOUTCOREB_derived_clock: 142
   MATTY_MAIN_VHDL|spi_sclk_inferred_clock: 1
   clk: 1

@S |Mapping Summary:
Total  LUTs: 861 (24%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 861 = 861 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 37MB peak: 197MB)

Process took 0h:00m:29s realtime, 0h:00m:28s cputime
# Thu May 10 11:24:51 2018

###########################################################]


Synthesis exit by 0.
Current Implementation MATTY_Implmnt its sbt path: C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 40 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-QDLO61O

# Thu May 10 11:25:50 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Top entity is set to MATTY_MAIN_VHDL.
File C:\Users\david\Desktop\MATTY serie\gray_counter.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll100M.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll128M2.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll256M2.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\asyn_fifo.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\spi_master.vhd changed - recompiling
@W: CD266 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":1145:12:1145:23|spi_miso_rpi is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":1145:52:1145:62|spi_miso_ft is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

Warning:Can't open record reference file@N: CD630 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Synthesizing work.matty_main_vhdl.behavioral.
@W: CG296 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":523:0:523:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":530:61:530:69|Referenced variable seeperiod is not in sensitivity list.
@W: CG296 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":686:0:686:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":753:18:753:27|Referenced variable pll_clk128 is not in sensitivity list.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":132:8:132:17|Signal stop_tour1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":133:8:133:17|Signal stop_tour2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":136:8:136:16|Signal sspi_miso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":161:8:161:16|Signal sdelayacq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":187:8:187:16|Signal sadc_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":189:11:189:15|Signal sadc0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":190:11:190:15|Signal sadc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":191:11:191:15|Signal sadc2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":192:11:192:15|Signal sadc3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":193:11:193:15|Signal sadc4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":194:11:194:15|Signal sadc5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":195:11:195:15|Signal sadc6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":196:11:196:15|Signal sadc7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":197:11:197:15|Signal sadc8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":198:11:198:15|Signal sadc9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":237:8:237:18|Signal spi_cs_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":238:8:238:23|Signal button_mode_prev is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_master.vhd":9:7:9:16|Synthesizing work.spi_master.spi_master_rtl.
@N: CD604 :"C:\Users\david\Desktop\MATTY serie\spi_master.vhd":118:16:118:44|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":9:7:9:19|Synthesizing work.spi_data_path.rtl_arch.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":62:11:62:23|Signal data_in_reg_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":73:11:73:23|Signal rxfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":75:11:75:24|Signal readhalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":76:11:76:22|Signal rxfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":78:11:78:23|Signal txfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":80:11:80:26|Signal txfifohalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":81:11:81:22|Signal txfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":104:11:104:17|Signal dummy_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":105:11:105:18|Signal dummy_rd is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_data_path.rtl_arch
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":81:11:81:22|Signal TxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":76:11:76:22|Signal RxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":277:8:277:9|Pruning unused register d2_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":277:8:277:9|Pruning unused register d1_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":264:8:264:9|Pruning unused register d2_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":264:8:264:9|Pruning unused register d1_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":249:8:249:9|Pruning unused register rx_fifo_rd_en_i_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":232:8:232:9|Pruning unused register tx_fifo_wr_en_i_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":9:7:9:14|Synthesizing work.sclk_gen.count_arch.
@N: CD231 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":45:25:45:26|Using onehot encoding for type spim_clk_states. For example, enumeration spim_idle_state is mapped to "10000".
@N: CD604 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":191:16:191:44|OTHERS clause is not synthesized.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":29:11:29:23|Signal sclk_period_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.sclk_gen.count_arch
Post processing for work.spi_master.spi_master_rtl
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_slave_ice.vhd":48:7:48:19|Synthesizing work.spi_slave_ice.rtl_arch.
Post processing for work.spi_slave_ice.rtl_arch
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":4:7:4:14|Synthesizing work.pll128m2.behavior.
@W: CD280 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":18:10:18:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":18:10:18:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":16:7:16:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll128m2.behavior
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":16:7:16:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input extfeedback of instance pll128M2_inst is floating
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 0 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 1 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 2 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 3 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 4 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 5 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 6 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 7 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input latchinputvalue of instance pll128M2_inst is floating
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input sdi of instance pll128M2_inst is floating
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input sclk of instance pll128M2_inst is floating
Post processing for work.matty_main_vhdl.behavioral
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":40:6:40:16|Signal spi_miso_ft is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Pruning unused register spi_miso_valid_6. Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":156:46:156:48|Feedback mux created for signal sTrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Feedback mux created for signal sRAM_ADD[18:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Feedback mux created for signal sADC_clk_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEPointerReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEDAC[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEADC_freq[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":158:36:158:38|Feedback mux created for signal button_debounce_counter[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":158:36:158:38|Feedback mux created for signal sbuttonModeStatus. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal spi_mosi_ready64_prev3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":128:48:128:50|Feedback mux created for signal spi_mosi_ready64_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":127:49:127:51|Feedback mux created for signal spi_mosi_ready64_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL201 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":134:8:134:9|Trying to extract state machine for register spim_clk_state_i.
Extracted state machine for register spim_clk_state_i
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":32:12:32:19|Input reset_ft is unused.
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":33:12:33:20|Input reset_rpi is unused.
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":80:12:80:22|Input button_trig is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 10 11:25:50 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 10 11:25:50 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 10 11:25:50 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\synwork\MATTY_comp.srs changed - recompiling
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 10 11:25:51 2018

###########################################################]
Pre-mapping Report

# Thu May 10 11:25:51 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\david\Desktop\MATTY serie\timing_const_matty.sdc
@L: C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY_scck.rpt 
Printing clock  summary report in "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":548:1:548:2|Removing sequential instance o_tx_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":563:1:563:2|Removing sequential instance o_tx_no_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":388:8:388:9|Removing sequential instance miso_11_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":371:8:371:9|Removing sequential instance miso_01_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":294:8:294:9|Removing sequential instance rxdata_reg_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":637:8:637:9|Removing sequential instance o_intr (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":517:8:517:9|Removing sequential instance tx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":327:8:327:9|Removing sequential instance rx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":504:8:504:9|Removing sequential instance tx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":314:8:314:9|Removing sequential instance rx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":181:8:181:9|Removing sequential instance txdata_reg_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":621:8:621:9|Removing sequential instance tx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":445:8:445:9|Removing sequential instance rx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":131:8:131:9|Removing sequential instance data_in_reg_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":532:1:532:2|Removing sequential instance data_valid_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":429:8:429:9|Removing sequential instance rx_ready_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":485:1:485:2|Removing sequential instance tx_ready_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|Removing sequential instance spi_data_miso[7:0] (in view: work.MATTY_MAIN_VHDL(behavioral)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg3_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg2_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg1_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":463:8:463:9|Removing sequential instance tx_done_reg3_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_done_neg_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":463:8:463:9|Removing sequential instance tx_done_reg2_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":463:8:463:9|Removing sequential instance tx_done_reg1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":405:8:405:9|Removing sequential instance tx_done_neg_sclk_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist MATTY_MAIN_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                 Clock                   Clock
Clock                                       Frequency     Period        Type                                                  Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk_inferred_clock     1.0 MHz       1000.000      inferred                                              Inferred_clkgroup_0     42   
clk                                         12.0 MHz      83.333        declared                                              default_clkgroup_0      0    
pll128M2|PLLOUTCOREA_derived_clock          127.5 MHz     7.842         derived (from clk)                                    default_clkgroup_0      624  
pll128M2|PLLOUTCOREB_derived_clock          63.8 MHz      15.683        derived (from clk)                                    default_clkgroup_0      138  
sclk_gen|o_sclk_derived_clock               63.8 MHz      15.683        derived (from pll128M2|PLLOUTCOREB_derived_clock)     default_clkgroup_0      43   
===========================================================================================================================================================

@W: MT529 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":213:8:213:9|Found inferred clock MATTY_MAIN_VHDL|spi_sclk_inferred_clock which controls 42 sequential elements including spi_slave_inst.rx_data_count_pos_sclk_i[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BN225 |Writing default property annotation file C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[14] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[13] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[12] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[11] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[10] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[9] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[8] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[7] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[6] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[5] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[4] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[3] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[2] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[1] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[6] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[5] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[4] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[3] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[2] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[1] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 10 11:25:52 2018

###########################################################]
Map & Optimize Report

# Thu May 10 11:25:52 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":490:8:490:9|Removing sequential instance mosi_01_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":507:8:507:9|Removing sequential instance mosi_11_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|Removing sequential instance sCounterRAM[7:0] (in view: work.MATTY_MAIN_VHDL(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\matty.vhd":125:46:125:48|Removing sequential instance sRead_data (in view: work.MATTY_MAIN_VHDL(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk

@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":405:8:405:9|Removing sequential instance tx_data_count_neg_sclk_i[5:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_data_count_neg_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":156:46:156:48|User-specified initial value defined for instance sTrigCounter[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|User-specified initial value defined for instance sRAM_pointer_read[18:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|User-specified initial value defined for instance sRAM_pointer_write[18:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":492:0:492:1|User-specified initial value defined for instance sTrigInternal is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":939:0:939:1|User-specified initial value defined for instance sDAC_mem_pointer[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":167:38:167:40|User-specified initial value defined for instance sEETrigInternal_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEETrigInternal is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEPointerReset is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":939:0:939:1|User-specified initial value defined for instance sDAC_data[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":125:46:125:48|User-specified initial value defined for instance sRAM_ADD[18:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEDAC[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEADC_freq[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":939:0:939:1|User-specified initial value defined for instance sDAC_spi_start is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":158:36:158:38|User-specified initial value defined for instance button_debounce_counter[23:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|User-specified initial value defined for instance sSPI_MSB0LSB1 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":977:0:977:1|User-specified initial value defined for instance sADC_clk is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":939:0:939:1|User-specified initial value defined for instance sCounterDAC[9:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":125:46:125:48|User-specified initial value defined for instance sADC_clk_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEETrigCounter[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEPonPoff[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEPon[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEESingleCont is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":977:0:977:1|User-specified initial value defined for instance sCounterADC[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEPeriod[23:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEPoff[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEDelayACQ[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEACQ[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sPointer[1:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":240:33:240:35|User-specified initial value defined for instance sPeriod_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sAddress[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":158:36:158:38|User-specified initial value defined for instance sbuttonModeStatus is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1108:0:1108:1|User-specified initial value defined for instance sSingleCont is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance spi_mosi_ready64_prev3 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":492:0:492:1|User-specified initial value defined for instance trig_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":124:47:124:49|User-specified initial value defined for instance spi_mosi_ready_prev3 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":128:48:128:50|User-specified initial value defined for instance spi_mosi_ready64_prev2 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|User-specified initial value defined for instance spi_mosi_ready_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":123:43:123:45|User-specified initial value defined for instance spi_mosi_ready_prev2 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":127:49:127:51|User-specified initial value defined for instance spi_mosi_ready64_prev is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":977:0:977:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterADC[7:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_read[18:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_write[18:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":550:0:550:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounter[23:0] 
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"c:\users\david\desktop\matty serie\sclk_gen.vhd":63:8:63:9|Found counter in view:work.sclk_gen(count_arch) instance sclk_count_i[7:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\sclk_gen.vhd":207:8:207:9|Found counter in view:work.sclk_gen(count_arch) instance delay_count_i[7:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\sclk_gen.vhd":226:8:226:9|Found counter in view:work.sclk_gen(count_arch) instance clk_falling_count_i[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 143MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 143MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 143MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 143MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 151MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.23ns		1092 /       779
   2		0h:00m:01s		    -2.23ns		1019 /       779
   3		0h:00m:01s		    -1.88ns		1018 /       779

   4		0h:00m:26s		    -0.83ns		1041 /       779


   5		0h:00m:26s		    -0.83ns		1041 /       779
Re-levelizing using alternate method
Assigned 0 out of 2394 signals to level zero using alternate method
@N: FX1017 :"c:\users\david\desktop\matty serie\matty.vhd":378:1:378:13|SB_GB inserted on the net pll_clk128.
@N: FX1017 :"c:\users\david\desktop\matty serie\matty.vhd":378:1:378:13|SB_GB inserted on the net pll_clk64_0.
@N: FX1017 :|SB_GB inserted on the net spi_sclk.
@N: FX1017 :|SB_GB inserted on the net reset_c_i.
@N: FX1017 :|SB_GB inserted on the net op_eq\.scounterdac10.
@N: FX1017 :|SB_GB inserted on the net N_3374.
@N: FX1017 :|SB_GB inserted on the net un1_reset_inv_0.
@N: FX1017 :|SB_GB inserted on the net N_1495.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 188MB peak: 197MB)

         Loop details will only be printed for 100 loops.

Finished restoring hierarchy (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 188MB peak: 197MB)

@N: MT611 :|Automatically generated clock sclk_gen|o_sclk_derived_clock is not used and is being removed
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 779 clock pin(s) of sequential element(s)
0 instances converted, 779 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                                Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       615        sDAC_mem_10[0]                                 Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       142        button_debounce_counter_esr[23]                Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       spi_slave_inst.spi_sclk         SB_LUT4                22         spi_slave_inst.rx_data_count_pos_sclk_i[5]     No clocks found on inputs                                                                                                     
=================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 154MB peak: 197MB)

Writing Analyst data base C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\synwork\MATTY_m.srm
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 179MB peak: 197MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:27s; Memory used current: 180MB peak: 197MB)


Start final timing analysis (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:27s; Memory used current: 179MB peak: 197MB)

         Loop details will only be printed for 100 loops.
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT615 |Found clock clk with period 83.33ns 
@W: MT420 |Found inferred clock MATTY_MAIN_VHDL|spi_sclk_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:spi_sclk"
@N: MT615 |Found clock pll128M2|PLLOUTCOREB_derived_clock with period 15.68ns 
@N: MT615 |Found clock pll128M2|PLLOUTCOREA_derived_clock with period 7.84ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 10 11:26:21 2018
#


Top view:               MATTY_MAIN_VHDL
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\david\Desktop\MATTY serie\timing_const_matty.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -5.338

                                            Requested     Estimated     Requested     Estimated                 Clock                  Clock              
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk_inferred_clock     1.0 MHz       99.3 MHz      1000.000      10.070        989.930     inferred               Inferred_clkgroup_0
clk                                         12.0 MHz      NA            83.333        NA            DCM/PLL     declared               default_clkgroup_0 
pll128M2|PLLOUTCOREA_derived_clock          127.5 MHz     75.9 MHz      7.842         13.180        -5.338      derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREB_derived_clock          63.8 MHz      37.9 MHz      15.683        26.359        -1.720      derived (from clk)     default_clkgroup_0 
==========================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pll128M2|PLLOUTCOREA_derived_clock       pll128M2|PLLOUTCOREA_derived_clock       |  7.842       -4.876   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock       pll128M2|PLLOUTCOREB_derived_clock       |  7.842       -5.338   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock       pll128M2|PLLOUTCOREA_derived_clock       |  7.842       -1.720   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock       pll128M2|PLLOUTCOREB_derived_clock       |  15.683      2.574    |  No paths    -        |  No paths    -      |  No paths    -    
MATTY_MAIN_VHDL|spi_sclk_inferred_clock  pll128M2|PLLOUTCOREA_derived_clock       |  Diff grp    -        |  No paths    -        |  No paths    -      |  Diff grp    -    
MATTY_MAIN_VHDL|spi_sclk_inferred_clock  MATTY_MAIN_VHDL|spi_sclk_inferred_clock  |  1000.000    989.930  |  1000.000    989.930  |  No paths    -      |  No paths    -    
============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MATTY_MAIN_VHDL|spi_sclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                         Arrival            
Instance                                       Reference                                   Type         Pin     Net                             Time        Slack  
                                               Clock                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[0]     0.540       989.930
spi_slave_inst.rx_data_count_pos_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[0]     0.540       989.930
spi_slave_inst.rx_data_count_neg_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[1]     0.540       989.979
spi_slave_inst.rx_data_count_pos_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[1]     0.540       989.979
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[3]     0.540       990.000
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[3]     0.540       990.000
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[4]     0.540       990.063
spi_slave_inst.rx_data_count_pos_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[4]     0.540       990.063
spi_slave_inst.rx_data_count_neg_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[2]     0.540       991.757
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[2]     0.540       991.757
===================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                             Required            
Instance                                       Reference                                   Type         Pin     Net                                 Time         Slack  
                                               Clock                                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[5]     999.895      989.930
spi_slave_inst.rx_data_count_pos_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[5]     999.895      989.930
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[4]     999.895      990.070
spi_slave_inst.rx_data_count_pos_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[4]     999.895      990.070
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[3]     999.895      990.210
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[3]     999.895      990.210
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_4[2]       999.895      990.266
spi_slave_inst.rx_data_count_neg_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_2[2]       999.895      990.351
spi_slave_inst.rx_data_count_pos_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_4[1]       999.895      990.407
spi_slave_inst.rx_data_count_pos_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_4[0]       999.895      990.453
========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.895

    - Propagation time:                      9.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 989.930

    Number of logic level(s):                9
    Starting point:                          spi_slave_inst.rx_data_count_neg_sclk_i[0] / Q
    Ending point:                            spi_slave_inst.rx_data_count_neg_sclk_i[5] / D
    The start point is clocked by            MATTY_MAIN_VHDL|spi_sclk_inferred_clock [falling] on pin C
    The end   point is clocked by            MATTY_MAIN_VHDL|spi_sclk_inferred_clock [falling] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]              SB_DFFNR     Q        Out     0.540     0.540       -         
rx_data_count_neg_sclk_i[0]                             Net          -        -       1.599     -           3         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[0]     SB_LUT4      I0       In      -         2.139       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[0]     SB_LUT4      O        Out     0.449     2.588       -         
rx_data_count_neg_sclk_i6_3                             Net          -        -       1.371     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNILK4P2[5]     SB_LUT4      I0       In      -         3.959       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNILK4P2[5]     SB_LUT4      O        Out     0.449     4.408       -         
rx_data_count_neg_sclk_i6                               Net          -        -       1.371     -           5         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIKVPI3[5]     SB_LUT4      I0       In      -         5.779       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIKVPI3[5]     SB_LUT4      O        Out     0.386     6.164       -         
rx_data_count_neg_sclk_i_RNIKVPI3[5]                    Net          -        -       0.905     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CI       In      -         7.069       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CO       Out     0.126     7.196       -         
un1_rx_data_count_neg_sclk_i_cry_0                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CI       In      -         7.210       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CO       Out     0.126     7.336       -         
un1_rx_data_count_neg_sclk_i_cry_1                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CI       In      -         7.350       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CO       Out     0.126     7.476       -         
un1_rx_data_count_neg_sclk_i_cry_2                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CI       In      -         7.490       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CO       Out     0.126     7.616       -         
un1_rx_data_count_neg_sclk_i_cry_3                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CI       In      -         7.630       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CO       Out     0.126     7.756       -         
un1_rx_data_count_neg_sclk_i_cry_4                      Net          -        -       0.386     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      I3       In      -         8.142       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      O        Out     0.316     8.458       -         
rx_data_count_neg_sclk_i_RNO[5]                         Net          -        -       1.507     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i[5]              SB_DFFNR     D        In      -         9.965       -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.070 is 2.875(28.6%) logic and 7.195(71.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                                       Arrival           
Instance           Reference                              Type         Pin     Net                Time        Slack 
                   Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------
sDAC_mem_2[0]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[0]      0.540       -5.338
sDAC_mem_2[1]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[1]      0.540       -5.338
sDAC_mem_2[2]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[2]      0.540       -5.338
sDAC_mem_2[3]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[3]      0.540       -5.338
sDAC_mem_2[4]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[4]      0.540       -5.338
sDAC_mem_2[5]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[5]      0.540       -5.338
sDAC_mem_2[6]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[6]      0.540       -5.338
sDAC_mem_2[7]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[7]      0.540       -5.338
sDAC_mem_34[0]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_34[0]     0.540       -5.289
sDAC_mem_34[1]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_34[1]     0.540       -5.289
====================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required           
Instance            Reference                              Type         Pin     Net                     Time         Slack 
                    Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------
sDAC_data[3]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[3]          7.737        -5.338
sDAC_data[4]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[4]          7.737        -5.338
sDAC_data[5]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[5]          7.737        -5.338
sDAC_data[6]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[6]          7.737        -5.338
sDAC_data[7]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[7]          7.737        -5.338
sDAC_data[8]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[8]          7.737        -5.338
sDAC_data[9]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[9]          7.737        -5.338
sDAC_data[10]       pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[10]         7.737        -5.338
sTrigCounter[3]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     7.736        -4.876
sTrigCounter[5]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     7.736        -4.876
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[0] / Q
    Ending point:                            sDAC_data[3] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[0]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[0]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[3]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[3]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[3]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[3]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[3]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[3]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[3]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[3]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[3]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[3]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[3]         SB_LUT4      O        Out     0.379     7.928       -         
sDAC_data_RNO_1[3]         Net          -        -       1.371     -           1         
sDAC_data_RNO_0[3]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[3]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[3]             Net          -        -       1.371     -           1         
sDAC_data_RNO[3]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[3]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[3]             Net          -        -       1.507     -           1         
sDAC_data[3]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[1] / Q
    Ending point:                            sDAC_data[4] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[1]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[1]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[4]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[4]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[4]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[4]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[4]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[4]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[4]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[4]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[4]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[4]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[4]         SB_LUT4      O        Out     0.379     7.928       -         
sDAC_data_RNO_1[4]         Net          -        -       1.371     -           1         
sDAC_data_RNO_0[4]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[4]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[4]             Net          -        -       1.371     -           1         
sDAC_data_RNO[4]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[4]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[4]             Net          -        -       1.507     -           1         
sDAC_data[4]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[2] / Q
    Ending point:                            sDAC_data[5] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[2]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[2]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[5]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[5]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[5]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[5]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[5]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[5]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[5]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[5]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[5]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[5]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[5]         SB_LUT4      O        Out     0.379     7.928       -         
sDAC_data_RNO_1[5]         Net          -        -       1.371     -           1         
sDAC_data_RNO_0[5]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[5]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[5]             Net          -        -       1.371     -           1         
sDAC_data_RNO[5]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[5]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[5]             Net          -        -       1.507     -           1         
sDAC_data[5]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[3] / Q
    Ending point:                            sDAC_data[6] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[3]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[3]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[6]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[6]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[6]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[6]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[6]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[6]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[6]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[6]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[6]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[6]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[6]         SB_LUT4      O        Out     0.379     7.928       -         
sDAC_data_RNO_1[6]         Net          -        -       1.371     -           1         
sDAC_data_RNO_0[6]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[6]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[6]             Net          -        -       1.371     -           1         
sDAC_data_RNO[6]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[6]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[6]             Net          -        -       1.507     -           1         
sDAC_data[6]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[4] / Q
    Ending point:                            sDAC_data[7] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[4]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[4]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[7]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[7]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[7]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[7]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[7]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[7]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[7]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[7]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[7]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[7]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[7]         SB_LUT4      O        Out     0.379     7.928       -         
sDAC_data_RNO_1[7]         Net          -        -       1.371     -           1         
sDAC_data_RNO_0[7]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[7]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[7]             Net          -        -       1.371     -           1         
sDAC_data_RNO[7]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[7]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[7]             Net          -        -       1.507     -           1         
sDAC_data[7]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                            Arrival           
Instance                                         Reference                              Type         Pin     Net                     Time        Slack 
                                                 Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------
sSingleCont                                      pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       LED_MODE_c              0.540       -1.720
sDAC_mem_pointer[0]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[0]     0.540       2.574 
sDAC_mem_pointer[5]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[5]     0.540       2.637 
spi_master_inst.sclk_gen_u0.delay_count_i[4]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[4]        0.540       4.330 
spi_master_inst.sclk_gen_u0.delay_count_i[5]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[5]        0.540       4.379 
spi_master_inst.sclk_gen_u0.delay_count_i[6]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[6]        0.540       4.400 
sDAC_mem_pointer[1]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[1]     0.540       4.414 
spi_master_inst.sclk_gen_u0.delay_count_i[1]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[1]        0.540       4.463 
spi_master_inst.sclk_gen_u0.delay_count_i[7]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[7]        0.540       4.463 
sDAC_mem_pointer[2]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[2]     0.540       4.478 
=======================================================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required           
Instance            Reference                              Type         Pin     Net                     Time         Slack 
                    Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------
sTrigCounter[3]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     7.737        -1.720
sTrigCounter[5]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     7.737        -1.720
sTrigCounter[0]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[0]     7.737        -1.698
sTrigCounter[4]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[4]     7.737        -1.698
sTrigCounter[6]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]     7.737        -1.698
sTrigCounter[1]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     7.737        0.051 
sTrigCounter[7]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[7]     7.737        0.072 
sTrigCounter[2]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     7.737        0.121 
sTrigInternal       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      D       sTrigInternal_0         7.737        0.205 
sDAC_data[3]        pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     D       sDAC_data_5[3]          15.578       2.574 
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.719

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[3] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
sSingleCont                       SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                        Net          -        -       1.599     -           6         
sPeriod_prev_RNIHVJ91             SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_RNIHVJ91             SB_LUT4      O        Out     0.449     2.588       -         
g1_0_0_0                          Net          -        -       1.371     -           1         
sEETrigInternal_prev_RNILGNV1     SB_LUT4      I0       In      -         3.959       -         
sEETrigInternal_prev_RNILGNV1     SB_LUT4      O        Out     0.449     4.408       -         
g0_0                              Net          -        -       1.371     -           1         
sCounter_RNI0R719[4]              SB_LUT4      I1       In      -         5.779       -         
sCounter_RNI0R719[4]              SB_LUT4      O        Out     0.400     6.178       -         
un1_reset_inv_2_2                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[3]               SB_LUT4      I1       In      -         7.549       -         
sTrigCounter_RNO[3]               SB_LUT4      O        Out     0.400     7.949       -         
sTrigCounter_RNO[3]               Net          -        -       1.507     -           1         
sTrigCounter[3]                   SB_DFFSR     D        In      -         9.456       -         
================================================================================================
Total path delay (propagation time + setup) of 9.561 is 2.342(24.5%) logic and 7.219(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.719

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[5] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
sSingleCont                       SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                        Net          -        -       1.599     -           6         
sPeriod_prev_RNIHVJ91             SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_RNIHVJ91             SB_LUT4      O        Out     0.449     2.588       -         
g1_0_0_0                          Net          -        -       1.371     -           1         
sEETrigInternal_prev_RNILGNV1     SB_LUT4      I0       In      -         3.959       -         
sEETrigInternal_prev_RNILGNV1     SB_LUT4      O        Out     0.449     4.408       -         
g0_0                              Net          -        -       1.371     -           1         
sCounter_RNI0R719[4]              SB_LUT4      I1       In      -         5.779       -         
sCounter_RNI0R719[4]              SB_LUT4      O        Out     0.400     6.178       -         
un1_reset_inv_2_2                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[5]               SB_LUT4      I1       In      -         7.549       -         
sTrigCounter_RNO[5]               SB_LUT4      O        Out     0.400     7.949       -         
sTrigCounter_RNO[5]               Net          -        -       1.507     -           1         
sTrigCounter[5]                   SB_DFFSR     D        In      -         9.456       -         
================================================================================================
Total path delay (propagation time + setup) of 9.561 is 2.342(24.5%) logic and 7.219(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.699

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[0] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
sSingleCont                       SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                        Net          -        -       1.599     -           6         
sPeriod_prev_RNIHVJ91             SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_RNIHVJ91             SB_LUT4      O        Out     0.449     2.588       -         
g1_0_0_0                          Net          -        -       1.371     -           1         
sEETrigInternal_prev_RNILGNV1     SB_LUT4      I0       In      -         3.959       -         
sEETrigInternal_prev_RNILGNV1     SB_LUT4      O        Out     0.449     4.408       -         
g0_0                              Net          -        -       1.371     -           1         
sCounter_RNI0R719[4]              SB_LUT4      I1       In      -         5.779       -         
sCounter_RNI0R719[4]              SB_LUT4      O        Out     0.400     6.178       -         
un1_reset_inv_2_2                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[0]               SB_LUT4      I2       In      -         7.549       -         
sTrigCounter_RNO[0]               SB_LUT4      O        Out     0.379     7.928       -         
sTrigCounter_RNO[0]               Net          -        -       1.507     -           1         
sTrigCounter[0]                   SB_DFFSR     D        In      -         9.435       -         
================================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.699

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[6] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
sSingleCont                       SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                        Net          -        -       1.599     -           6         
sPeriod_prev_RNIHVJ91             SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_RNIHVJ91             SB_LUT4      O        Out     0.449     2.588       -         
g1_0_0_0                          Net          -        -       1.371     -           1         
sEETrigInternal_prev_RNILGNV1     SB_LUT4      I0       In      -         3.959       -         
sEETrigInternal_prev_RNILGNV1     SB_LUT4      O        Out     0.449     4.408       -         
g0_0                              Net          -        -       1.371     -           1         
sCounter_RNI0R719[4]              SB_LUT4      I1       In      -         5.779       -         
sCounter_RNI0R719[4]              SB_LUT4      O        Out     0.400     6.178       -         
un1_reset_inv_2_2                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[6]               SB_LUT4      I2       In      -         7.549       -         
sTrigCounter_RNO[6]               SB_LUT4      O        Out     0.379     7.928       -         
sTrigCounter_RNO[6]               Net          -        -       1.507     -           1         
sTrigCounter[6]                   SB_DFFSR     D        In      -         9.435       -         
================================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.699

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[4] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
sSingleCont                       SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                        Net          -        -       1.599     -           6         
sPeriod_prev_RNIHVJ91             SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_RNIHVJ91             SB_LUT4      O        Out     0.449     2.588       -         
g1_0_0_0                          Net          -        -       1.371     -           1         
sEETrigInternal_prev_RNILGNV1     SB_LUT4      I0       In      -         3.959       -         
sEETrigInternal_prev_RNILGNV1     SB_LUT4      O        Out     0.449     4.408       -         
g0_0                              Net          -        -       1.371     -           1         
sCounter_RNI0R719[4]              SB_LUT4      I1       In      -         5.779       -         
sCounter_RNI0R719[4]              SB_LUT4      O        Out     0.400     6.178       -         
un1_reset_inv_2_2                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[4]               SB_LUT4      I2       In      -         7.549       -         
sTrigCounter_RNO[4]               SB_LUT4      O        Out     0.379     7.928       -         
sTrigCounter_RNO[4]               Net          -        -       1.507     -           1         
sTrigCounter[4]                   SB_DFFSR     D        In      -         9.435       -         
================================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:27s; Memory used current: 180MB peak: 197MB)


Finished timing report (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:27s; Memory used current: 180MB peak: 197MB)

---------------------------------------
Resource Usage Report for MATTY_MAIN_VHDL 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        312 uses
SB_DFF          2 uses
SB_DFFE         39 uses
SB_DFFER        541 uses
SB_DFFES        27 uses
SB_DFFESR       1 use
SB_DFFNR        7 uses
SB_DFFR         125 uses
SB_DFFS         6 uses
SB_DFFSR        31 uses
SB_GB           8 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         861 uses

I/O ports: 84
I/O primitives: 81
SB_IO          81 uses

I/O Register bits:                  0
Register bits not including I/Os:   779 (22%)
Total load per clock:
   pll128M2|PLLOUTCOREA_derived_clock: 615
   pll128M2|PLLOUTCOREB_derived_clock: 142
   MATTY_MAIN_VHDL|spi_sclk_inferred_clock: 1
   clk: 1

@S |Mapping Summary:
Total  LUTs: 861 (24%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 861 = 861 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 37MB peak: 197MB)

Process took 0h:00m:28s realtime, 0h:00m:28s cputime
# Thu May 10 11:26:21 2018

###########################################################]


Synthesis exit by 0.
Current Implementation MATTY_Implmnt its sbt path: C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 34 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.edf " "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.edf...
Parsing constraint file: C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf ...
Warning: pin top_tour3 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi1 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi2 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi3 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi4 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft3 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft4 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin in1 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin in2 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin in3 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin out1 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin out2 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin out3 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin jumper1 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin jumper2 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin jumper3 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
parse file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.scf
sdc_reader OK C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.scf
Stored edif netlist at C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL...
Warning: The terminal sDAC_data[12]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[13]:D is driven by non-default constant value VCC
Warning: The terminal RAM_DATA_1[15]:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MATTY_MAIN_VHDL

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --outdir "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --outdir C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL
SDC file             - C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for reset_ft, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for reset_rpi, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for button_trig, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	861
    Number of DFFs      	:	779
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	312
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	81
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	537
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	11
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	549
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	1411
    Number of DFFs      	:	779
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	317

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	656
        LUT, DFF and CARRY	:	123
    Combinational LogicCells
        Only LUT         	:	512
        CARRY Only       	:	74
        LUT with CARRY   	:	120
    LogicCells                  :	1485/3520
    PLBs                        :	209/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	81/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 1.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 6.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 82.8 (sec)

Final Design Statistics
    Number of LUTs      	:	1411
    Number of DFFs      	:	779
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	317
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	81
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	1485/3520
    PLBs                        :	258/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	81/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: MATTY_MAIN_VHDL|spi_sclk_inferred_clock | Frequency: 125.28 MHz | Target: 1.00 MHz
Clock: clk | Frequency: N/A | Target: 12.00 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTCOREA | Frequency: 81.29 MHz | Target: 127.51 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTCOREB | Frequency: 107.36 MHz | Target: 63.75 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 127.51 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 63.75 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 91.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 6101
used logic cells: 1485
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 6101
used logic cells: 1485
Translating sdc file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc...
Translated sdc file is C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --outdir "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc --outdir C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\router --sdf_file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design MATTY_MAIN_VHDL
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1634 
I1212: Iteration  1 :   225 unrouted : 8 seconds
I1212: Iteration  2 :    20 unrouted : 4 seconds
I1212: Iteration  3 :     7 unrouted : 0 seconds
I1212: Iteration  4 :     3 unrouted : 0 seconds
I1212: Iteration  5 :     3 unrouted : 0 seconds
I1212: Iteration  6 :     3 unrouted : 0 seconds
I1212: Iteration  7 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 13
I1206: Completed routing
I1204: Writing Design MATTY_MAIN_VHDL
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 22 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v" --vhdl "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd" --lib "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --out-sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v
Writing C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd
Netlister succeeded.

Netlister run-time: 10 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc" --sdf-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --report-file "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc --sdf-file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --report-file C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 26 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
Active-HDL command:
 design create -a a {C:\Users\david\Desktop\MATTY serie\aldec}; design open -a {C:/Users/david/Desktop/MATTY serie/aldec/a}; addfile {C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd};designverlibrarysim -L  ice 
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-QDLO61O

# Thu May 10 14:53:58 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Top entity is set to MATTY_MAIN_VHDL.
File C:\Users\david\Desktop\MATTY serie\gray_counter.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll100M.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll128M2.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll256M2.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\asyn_fifo.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\spi_master.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\matty.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\david\Desktop\MATTY serie\matty.vhd changed - recompiling
Warning:Can't open record reference file@N: CD630 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Synthesizing work.matty_main_vhdl.behavioral.
@W: CG296 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":523:0:523:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":530:61:530:69|Referenced variable seeperiod is not in sensitivity list.
@W: CG296 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":686:0:686:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":753:18:753:27|Referenced variable pll_clk128 is not in sensitivity list.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":132:8:132:17|Signal stop_tour1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":133:8:133:17|Signal stop_tour2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":136:8:136:16|Signal sspi_miso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":161:8:161:16|Signal sdelayacq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":187:8:187:16|Signal sadc_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":189:11:189:15|Signal sadc0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":190:11:190:15|Signal sadc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":191:11:191:15|Signal sadc2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":192:11:192:15|Signal sadc3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":193:11:193:15|Signal sadc4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":194:11:194:15|Signal sadc5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":195:11:195:15|Signal sadc6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":196:11:196:15|Signal sadc7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":197:11:197:15|Signal sadc8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":198:11:198:15|Signal sadc9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":237:8:237:18|Signal spi_cs_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":238:8:238:23|Signal button_mode_prev is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_master.vhd":9:7:9:16|Synthesizing work.spi_master.spi_master_rtl.
@N: CD604 :"C:\Users\david\Desktop\MATTY serie\spi_master.vhd":118:16:118:44|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":9:7:9:19|Synthesizing work.spi_data_path.rtl_arch.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":62:11:62:23|Signal data_in_reg_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":73:11:73:23|Signal rxfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":75:11:75:24|Signal readhalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":76:11:76:22|Signal rxfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":78:11:78:23|Signal txfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":80:11:80:26|Signal txfifohalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":81:11:81:22|Signal txfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":104:11:104:17|Signal dummy_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":105:11:105:18|Signal dummy_rd is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_data_path.rtl_arch
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":81:11:81:22|Signal TxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":76:11:76:22|Signal RxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":277:8:277:9|Pruning unused register d2_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":277:8:277:9|Pruning unused register d1_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":264:8:264:9|Pruning unused register d2_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":264:8:264:9|Pruning unused register d1_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":249:8:249:9|Pruning unused register rx_fifo_rd_en_i_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":232:8:232:9|Pruning unused register tx_fifo_wr_en_i_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":9:7:9:14|Synthesizing work.sclk_gen.count_arch.
@N: CD231 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":45:25:45:26|Using onehot encoding for type spim_clk_states. For example, enumeration spim_idle_state is mapped to "10000".
@N: CD604 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":191:16:191:44|OTHERS clause is not synthesized.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":29:11:29:23|Signal sclk_period_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.sclk_gen.count_arch
Post processing for work.spi_master.spi_master_rtl
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_slave_ice.vhd":48:7:48:19|Synthesizing work.spi_slave_ice.rtl_arch.
Post processing for work.spi_slave_ice.rtl_arch
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":4:7:4:14|Synthesizing work.pll128m2.behavior.
@W: CD280 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":18:10:18:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":18:10:18:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":16:7:16:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll128m2.behavior
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":16:7:16:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input extfeedback of instance pll128M2_inst is floating
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 0 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 1 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 2 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 3 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 4 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 5 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 6 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 7 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input latchinputvalue of instance pll128M2_inst is floating
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input sdi of instance pll128M2_inst is floating
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input sclk of instance pll128M2_inst is floating
Post processing for work.matty_main_vhdl.behavioral
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Pruning unused register spi_miso_valid_6. Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":156:46:156:48|Feedback mux created for signal sTrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Feedback mux created for signal sRAM_ADD[18:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Feedback mux created for signal sADC_clk_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEPointerReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEDAC[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEADC_freq[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":158:36:158:38|Feedback mux created for signal button_debounce_counter[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":158:36:158:38|Feedback mux created for signal sbuttonModeStatus. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal spi_mosi_ready64_prev3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":128:48:128:50|Feedback mux created for signal spi_mosi_ready64_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":127:49:127:51|Feedback mux created for signal spi_mosi_ready64_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL201 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":134:8:134:9|Trying to extract state machine for register spim_clk_state_i.
Extracted state machine for register spim_clk_state_i
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@E: CL219 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":44:12:44:23|Multiple non-tristate drivers for net spi_miso_rpi in MATTY_MAIN_VHDL
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":32:12:32:19|Input reset_ft is unused.
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":33:12:33:20|Input reset_rpi is unused.
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":80:12:80:22|Input button_trig is unused.
@E: CL229 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":44:12:44:23|Unresolved tristate drivers for net spi_miso_rpi in MATTY_MAIN_VHDL

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 82MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 10 14:53:59 2018

###########################################################]
@E: MF420 |Netlist read from file C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\synwork\layer0.srs failed
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@E:Cannot find top netlist, aborting.Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 10 14:53:59 2018

###########################################################]
@E::Error while linking, aborting.
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 10 14:53:59 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-QDLO61O

# Thu May 10 15:01:19 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Top entity is set to MATTY_MAIN_VHDL.
File C:\Users\david\Desktop\MATTY serie\gray_counter.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll100M.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll128M2.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll256M2.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\asyn_fifo.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\spi_master.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\matty.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\david\Desktop\MATTY serie\matty.vhd changed - recompiling
Warning:Can't open record reference file@N: CD630 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Synthesizing work.matty_main_vhdl.behavioral.
@W: CG296 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":523:0:523:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":530:61:530:69|Referenced variable seeperiod is not in sensitivity list.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":132:8:132:17|Signal stop_tour1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":133:8:133:17|Signal stop_tour2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":136:8:136:16|Signal sspi_miso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":161:8:161:16|Signal sdelayacq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":187:8:187:16|Signal sadc_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":189:11:189:15|Signal sadc0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":190:11:190:15|Signal sadc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":191:11:191:15|Signal sadc2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":192:11:192:15|Signal sadc3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":193:11:193:15|Signal sadc4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":194:11:194:15|Signal sadc5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":195:11:195:15|Signal sadc6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":196:11:196:15|Signal sadc7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":197:11:197:15|Signal sadc8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":198:11:198:15|Signal sadc9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":237:8:237:18|Signal spi_cs_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":238:8:238:23|Signal button_mode_prev is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_master.vhd":9:7:9:16|Synthesizing work.spi_master.spi_master_rtl.
@N: CD604 :"C:\Users\david\Desktop\MATTY serie\spi_master.vhd":118:16:118:44|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":9:7:9:19|Synthesizing work.spi_data_path.rtl_arch.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":62:11:62:23|Signal data_in_reg_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":73:11:73:23|Signal rxfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":75:11:75:24|Signal readhalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":76:11:76:22|Signal rxfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":78:11:78:23|Signal txfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":80:11:80:26|Signal txfifohalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":81:11:81:22|Signal txfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":104:11:104:17|Signal dummy_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":105:11:105:18|Signal dummy_rd is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_data_path.rtl_arch
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":81:11:81:22|Signal TxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":76:11:76:22|Signal RxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":277:8:277:9|Pruning unused register d2_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":277:8:277:9|Pruning unused register d1_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":264:8:264:9|Pruning unused register d2_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":264:8:264:9|Pruning unused register d1_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":249:8:249:9|Pruning unused register rx_fifo_rd_en_i_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":232:8:232:9|Pruning unused register tx_fifo_wr_en_i_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":9:7:9:14|Synthesizing work.sclk_gen.count_arch.
@N: CD231 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":45:25:45:26|Using onehot encoding for type spim_clk_states. For example, enumeration spim_idle_state is mapped to "10000".
@N: CD604 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":191:16:191:44|OTHERS clause is not synthesized.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":29:11:29:23|Signal sclk_period_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.sclk_gen.count_arch
Post processing for work.spi_master.spi_master_rtl
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_slave_ice.vhd":48:7:48:19|Synthesizing work.spi_slave_ice.rtl_arch.
Post processing for work.spi_slave_ice.rtl_arch
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":4:7:4:14|Synthesizing work.pll128m2.behavior.
@W: CD280 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":18:10:18:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":18:10:18:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":16:7:16:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll128m2.behavior
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":16:7:16:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input extfeedback of instance pll128M2_inst is floating
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 0 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 1 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 2 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 3 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 4 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 5 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 6 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 7 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input latchinputvalue of instance pll128M2_inst is floating
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input sdi of instance pll128M2_inst is floating
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input sclk of instance pll128M2_inst is floating
Post processing for work.matty_main_vhdl.behavioral
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Pruning unused register spi_miso_valid_6. Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":156:46:156:48|Feedback mux created for signal sTrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Feedback mux created for signal sRAM_ADD[18:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Feedback mux created for signal sADC_clk_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEPointerReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEDAC[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEADC_freq[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":158:36:158:38|Feedback mux created for signal button_debounce_counter[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":158:36:158:38|Feedback mux created for signal sbuttonModeStatus. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal spi_mosi_ready64_prev3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":128:48:128:50|Feedback mux created for signal spi_mosi_ready64_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":127:49:127:51|Feedback mux created for signal spi_mosi_ready64_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL201 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":134:8:134:9|Trying to extract state machine for register spim_clk_state_i.
Extracted state machine for register spim_clk_state_i
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@E: CL219 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":44:12:44:23|Multiple non-tristate drivers for net spi_miso_rpi in MATTY_MAIN_VHDL
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":32:12:32:19|Input reset_ft is unused.
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":33:12:33:20|Input reset_rpi is unused.
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":80:12:80:22|Input button_trig is unused.
@E: CL229 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":44:12:44:23|Unresolved tristate drivers for net spi_miso_rpi in MATTY_MAIN_VHDL

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 82MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 10 15:01:20 2018

###########################################################]
@E: MF420 |Netlist read from file C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\synwork\layer0.srs failed
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@E:Cannot find top netlist, aborting.Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 10 15:01:20 2018

###########################################################]
@E::Error while linking, aborting.
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 10 15:01:20 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-QDLO61O

# Sun May 13 04:32:10 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Top entity is set to MATTY_MAIN_VHDL.
File C:\Users\david\Desktop\MATTY serie\gray_counter.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll100M.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll128M2.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll256M2.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\asyn_fifo.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\spi_master.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

Warning:Can't open record reference file@N: CD630 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Synthesizing work.matty_main_vhdl.behavioral.
@W: CG296 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":523:0:523:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":530:61:530:69|Referenced variable seeperiod is not in sensitivity list.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":132:8:132:17|Signal stop_tour1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":133:8:133:17|Signal stop_tour2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":136:8:136:16|Signal sspi_miso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":161:8:161:16|Signal sdelayacq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":187:8:187:16|Signal sadc_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":189:11:189:15|Signal sadc0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":190:11:190:15|Signal sadc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":191:11:191:15|Signal sadc2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":192:11:192:15|Signal sadc3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":193:11:193:15|Signal sadc4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":194:11:194:15|Signal sadc5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":195:11:195:15|Signal sadc6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":196:11:196:15|Signal sadc7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":197:11:197:15|Signal sadc8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":198:11:198:15|Signal sadc9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":237:8:237:18|Signal spi_cs_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":238:8:238:23|Signal button_mode_prev is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_master.vhd":9:7:9:16|Synthesizing work.spi_master.spi_master_rtl.
@N: CD604 :"C:\Users\david\Desktop\MATTY serie\spi_master.vhd":118:16:118:44|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":9:7:9:19|Synthesizing work.spi_data_path.rtl_arch.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":62:11:62:23|Signal data_in_reg_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":73:11:73:23|Signal rxfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":75:11:75:24|Signal readhalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":76:11:76:22|Signal rxfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":78:11:78:23|Signal txfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":80:11:80:26|Signal txfifohalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":81:11:81:22|Signal txfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":104:11:104:17|Signal dummy_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":105:11:105:18|Signal dummy_rd is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_data_path.rtl_arch
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":81:11:81:22|Signal TxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":76:11:76:22|Signal RxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":277:8:277:9|Pruning unused register d2_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":277:8:277:9|Pruning unused register d1_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":264:8:264:9|Pruning unused register d2_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":264:8:264:9|Pruning unused register d1_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":249:8:249:9|Pruning unused register rx_fifo_rd_en_i_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":232:8:232:9|Pruning unused register tx_fifo_wr_en_i_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":9:7:9:14|Synthesizing work.sclk_gen.count_arch.
@N: CD231 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":45:25:45:26|Using onehot encoding for type spim_clk_states. For example, enumeration spim_idle_state is mapped to "10000".
@N: CD604 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":191:16:191:44|OTHERS clause is not synthesized.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":29:11:29:23|Signal sclk_period_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.sclk_gen.count_arch
Post processing for work.spi_master.spi_master_rtl
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_slave_ice.vhd":48:7:48:19|Synthesizing work.spi_slave_ice.rtl_arch.
Post processing for work.spi_slave_ice.rtl_arch
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":4:7:4:14|Synthesizing work.pll128m2.behavior.
@W: CD280 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":18:10:18:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":18:10:18:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":16:7:16:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll128m2.behavior
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":16:7:16:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input extfeedback of instance pll128M2_inst is floating
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 0 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 1 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 2 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 3 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 4 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 5 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 6 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 7 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input latchinputvalue of instance pll128M2_inst is floating
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input sdi of instance pll128M2_inst is floating
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input sclk of instance pll128M2_inst is floating
Post processing for work.matty_main_vhdl.behavioral
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Pruning unused register spi_miso_valid_6. Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":156:46:156:48|Feedback mux created for signal sTrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Feedback mux created for signal sRAM_ADD[18:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Feedback mux created for signal sADC_clk_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEPointerReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEDAC[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEADC_freq[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":158:36:158:38|Feedback mux created for signal button_debounce_counter[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":158:36:158:38|Feedback mux created for signal sbuttonModeStatus. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal spi_mosi_ready64_prev3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":128:48:128:50|Feedback mux created for signal spi_mosi_ready64_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":127:49:127:51|Feedback mux created for signal spi_mosi_ready64_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL201 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":134:8:134:9|Trying to extract state machine for register spim_clk_state_i.
Extracted state machine for register spim_clk_state_i
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@E: CL219 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":44:12:44:23|Multiple non-tristate drivers for net spi_miso_rpi in MATTY_MAIN_VHDL
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":32:12:32:19|Input reset_ft is unused.
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":33:12:33:20|Input reset_rpi is unused.
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":80:12:80:22|Input button_trig is unused.
@E: CL229 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":44:12:44:23|Unresolved tristate drivers for net spi_miso_rpi in MATTY_MAIN_VHDL

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 13 04:32:10 2018

###########################################################]
@E: MF420 |Netlist read from file C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\synwork\layer0.srs failed
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@E:Cannot find top netlist, aborting.Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 13 04:32:10 2018

###########################################################]
@E::Error while linking, aborting.
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 13 04:32:10 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-QDLO61O

# Sun May 13 04:39:57 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Top entity is set to MATTY_MAIN_VHDL.
File C:\Users\david\Desktop\MATTY serie\gray_counter.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll100M.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll128M2.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll256M2.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\asyn_fifo.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\spi_master.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\matty.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\david\Desktop\MATTY serie\matty.vhd changed - recompiling
Warning:Can't open record reference file@N: CD630 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Synthesizing work.matty_main_vhdl.behavioral.
@W: CG296 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":523:0:523:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":530:61:530:69|Referenced variable seeperiod is not in sensitivity list.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":132:8:132:17|Signal stop_tour1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":133:8:133:17|Signal stop_tour2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":136:8:136:16|Signal sspi_miso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":161:8:161:16|Signal sdelayacq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":187:8:187:16|Signal sadc_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":189:11:189:15|Signal sadc0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":190:11:190:15|Signal sadc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":191:11:191:15|Signal sadc2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":192:11:192:15|Signal sadc3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":193:11:193:15|Signal sadc4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":194:11:194:15|Signal sadc5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":195:11:195:15|Signal sadc6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":196:11:196:15|Signal sadc7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":197:11:197:15|Signal sadc8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":198:11:198:15|Signal sadc9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":237:8:237:18|Signal spi_cs_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":238:8:238:23|Signal button_mode_prev is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_master.vhd":9:7:9:16|Synthesizing work.spi_master.spi_master_rtl.
@N: CD604 :"C:\Users\david\Desktop\MATTY serie\spi_master.vhd":118:16:118:44|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":9:7:9:19|Synthesizing work.spi_data_path.rtl_arch.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":62:11:62:23|Signal data_in_reg_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":73:11:73:23|Signal rxfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":75:11:75:24|Signal readhalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":76:11:76:22|Signal rxfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":78:11:78:23|Signal txfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":80:11:80:26|Signal txfifohalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":81:11:81:22|Signal txfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":104:11:104:17|Signal dummy_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":105:11:105:18|Signal dummy_rd is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_data_path.rtl_arch
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":81:11:81:22|Signal TxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":76:11:76:22|Signal RxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":277:8:277:9|Pruning unused register d2_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":277:8:277:9|Pruning unused register d1_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":264:8:264:9|Pruning unused register d2_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":264:8:264:9|Pruning unused register d1_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":249:8:249:9|Pruning unused register rx_fifo_rd_en_i_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":232:8:232:9|Pruning unused register tx_fifo_wr_en_i_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":9:7:9:14|Synthesizing work.sclk_gen.count_arch.
@N: CD231 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":45:25:45:26|Using onehot encoding for type spim_clk_states. For example, enumeration spim_idle_state is mapped to "10000".
@N: CD604 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":191:16:191:44|OTHERS clause is not synthesized.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":29:11:29:23|Signal sclk_period_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.sclk_gen.count_arch
Post processing for work.spi_master.spi_master_rtl
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_slave_ice.vhd":48:7:48:19|Synthesizing work.spi_slave_ice.rtl_arch.
Post processing for work.spi_slave_ice.rtl_arch
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":4:7:4:14|Synthesizing work.pll128m2.behavior.
@W: CD280 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":18:10:18:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":18:10:18:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":16:7:16:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll128m2.behavior
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":16:7:16:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input extfeedback of instance pll128M2_inst is floating
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 0 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 1 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 2 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 3 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 4 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 5 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 6 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 7 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input latchinputvalue of instance pll128M2_inst is floating
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input sdi of instance pll128M2_inst is floating
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input sclk of instance pll128M2_inst is floating
Post processing for work.matty_main_vhdl.behavioral
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Pruning unused register spi_miso_valid_6. Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":156:46:156:48|Feedback mux created for signal sTrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Feedback mux created for signal sRAM_ADD[18:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Feedback mux created for signal sADC_clk_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEPointerReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEDAC[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEADC_freq[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":158:36:158:38|Feedback mux created for signal button_debounce_counter[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":158:36:158:38|Feedback mux created for signal sbuttonModeStatus. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal spi_mosi_ready64_prev3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":128:48:128:50|Feedback mux created for signal spi_mosi_ready64_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":127:49:127:51|Feedback mux created for signal spi_mosi_ready64_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL201 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":134:8:134:9|Trying to extract state machine for register spim_clk_state_i.
Extracted state machine for register spim_clk_state_i
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":32:12:32:19|Input reset_ft is unused.
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":33:12:33:20|Input reset_rpi is unused.
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":80:12:80:22|Input button_trig is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 82MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 13 04:39:59 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 13 04:40:00 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 13 04:40:00 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\synwork\MATTY_comp.srs changed - recompiling
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 13 04:40:01 2018

###########################################################]
Pre-mapping Report

# Sun May 13 04:40:02 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\david\Desktop\MATTY serie\timing_const_matty.sdc
@L: C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY_scck.rpt 
Printing clock  summary report in "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":548:1:548:2|Removing sequential instance o_tx_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":563:1:563:2|Removing sequential instance o_tx_no_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":294:8:294:9|Removing sequential instance rxdata_reg_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":637:8:637:9|Removing sequential instance o_intr (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":517:8:517:9|Removing sequential instance tx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":327:8:327:9|Removing sequential instance rx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":504:8:504:9|Removing sequential instance tx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":314:8:314:9|Removing sequential instance rx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":621:8:621:9|Removing sequential instance tx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":445:8:445:9|Removing sequential instance rx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":532:1:532:2|Removing sequential instance data_valid_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":429:8:429:9|Removing sequential instance rx_ready_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg3_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg2_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg1_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_done_neg_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist MATTY_MAIN_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                 Clock                   Clock
Clock                                       Frequency     Period        Type                                                  Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk_inferred_clock     1.0 MHz       1000.000      inferred                                              Inferred_clkgroup_0     45   
clk                                         12.0 MHz      83.333        declared                                              default_clkgroup_0      0    
pll128M2|PLLOUTCOREA_derived_clock          127.5 MHz     7.842         derived (from clk)                                    default_clkgroup_0      652  
pll128M2|PLLOUTCOREB_derived_clock          63.8 MHz      15.683        derived (from clk)                                    default_clkgroup_0      138  
sclk_gen|o_sclk_derived_clock               63.8 MHz      15.683        derived (from pll128M2|PLLOUTCOREB_derived_clock)     default_clkgroup_0      43   
===========================================================================================================================================================

@W: MT529 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":213:8:213:9|Found inferred clock MATTY_MAIN_VHDL|spi_sclk_inferred_clock which controls 45 sequential elements including spi_slave_inst.rx_data_count_pos_sclk_i[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BN225 |Writing default property annotation file C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[14] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[13] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[12] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[11] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[10] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[9] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[8] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[7] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[6] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[5] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[4] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[3] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[2] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[1] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[6] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[5] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[4] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[3] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[2] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[1] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 50MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 13 04:40:03 2018

###########################################################]
Map & Optimize Report

# Sun May 13 04:40:03 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":371:8:371:9|Removing sequential instance miso_01_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":388:8:388:9|Removing sequential instance miso_11_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":490:8:490:9|Removing sequential instance mosi_01_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":507:8:507:9|Removing sequential instance mosi_11_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk

@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_data_count_neg_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":156:46:156:48|User-specified initial value defined for instance sTrigCounter[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|User-specified initial value defined for instance sRAM_pointer_read[18:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|User-specified initial value defined for instance sRAM_pointer_write[18:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":492:0:492:1|User-specified initial value defined for instance sTrigInternal is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":939:0:939:1|User-specified initial value defined for instance sDAC_mem_pointer[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|User-specified initial value defined for instance spi_data_miso[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":167:38:167:40|User-specified initial value defined for instance sEETrigInternal_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEETrigInternal is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEPointerReset is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":939:0:939:1|User-specified initial value defined for instance sDAC_data[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":125:46:125:48|User-specified initial value defined for instance sRAM_ADD[18:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|User-specified initial value defined for instance sCounterRAM[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEDAC[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEADC_freq[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":939:0:939:1|User-specified initial value defined for instance sDAC_spi_start is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":158:36:158:38|User-specified initial value defined for instance button_debounce_counter[23:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":125:46:125:48|User-specified initial value defined for instance sRead_data is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|User-specified initial value defined for instance sSPI_MSB0LSB1 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":977:0:977:1|User-specified initial value defined for instance sADC_clk is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":939:0:939:1|User-specified initial value defined for instance sCounterDAC[9:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":125:46:125:48|User-specified initial value defined for instance sADC_clk_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEETrigCounter[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEPonPoff[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEPon[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEESingleCont is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":977:0:977:1|User-specified initial value defined for instance sCounterADC[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEPeriod[23:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEPoff[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEDelayACQ[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEACQ[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sPointer[1:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":240:33:240:35|User-specified initial value defined for instance sPeriod_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sAddress[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":158:36:158:38|User-specified initial value defined for instance sbuttonModeStatus is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1108:0:1108:1|User-specified initial value defined for instance sSingleCont is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance spi_mosi_ready64_prev3 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":492:0:492:1|User-specified initial value defined for instance trig_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":124:47:124:49|User-specified initial value defined for instance spi_mosi_ready_prev3 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":128:48:128:50|User-specified initial value defined for instance spi_mosi_ready64_prev2 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|User-specified initial value defined for instance spi_mosi_ready_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":123:43:123:45|User-specified initial value defined for instance spi_mosi_ready_prev2 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":127:49:127:51|User-specified initial value defined for instance spi_mosi_ready64_prev is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":977:0:977:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterADC[7:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_read[18:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_write[18:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":550:0:550:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounter[23:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterRAM[7:0] 
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"c:\users\david\desktop\matty serie\sclk_gen.vhd":63:8:63:9|Found counter in view:work.sclk_gen(count_arch) instance sclk_count_i[7:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\sclk_gen.vhd":207:8:207:9|Found counter in view:work.sclk_gen(count_arch) instance delay_count_i[7:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\sclk_gen.vhd":226:8:226:9|Found counter in view:work.sclk_gen(count_arch) instance clk_falling_count_i[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 155MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.23ns		1187 /       823
   2		0h:00m:02s		    -0.83ns		1115 /       823

   3		0h:00m:31s		    -0.83ns		1125 /       823


   4		0h:00m:31s		    -0.83ns		1126 /       823
Re-levelizing using alternate method
Assigned 0 out of 2501 signals to level zero using alternate method
@N: FX1017 :"c:\users\david\desktop\matty serie\matty.vhd":378:1:378:13|SB_GB inserted on the net pll_clk128.
@N: FX1017 :"c:\users\david\desktop\matty serie\matty.vhd":378:1:378:13|SB_GB inserted on the net pll_clk64_0.
@N: FX1017 :|SB_GB inserted on the net spi_sclk.
@N: FX1017 :|SB_GB inserted on the net LED3_c_i.
@N: FX1017 :|SB_GB inserted on the net op_eq\.scounterdac10.
@N: FX1017 :|SB_GB inserted on the net N_3251.
@N: FX1017 :|SB_GB inserted on the net N_26.
@N: FX1017 :|SB_GB inserted on the net N_28.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 167MB peak: 207MB)

         Loop details will only be printed for 100 loops.

Finished restoring hierarchy (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 167MB peak: 207MB)

@N: MT611 :|Automatically generated clock sclk_gen|o_sclk_derived_clock is not used and is being removed
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 823 clock pin(s) of sequential element(s)
0 instances converted, 823 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                                Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       652        sDAC_mem_10[0]                                 Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       142        button_debounce_counter_esr[23]                Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       spi_slave_inst.spi_sclk         SB_LUT4                29         spi_slave_inst.rx_data_count_pos_sclk_i[2]     No clocks found on inputs                                                                                                     
=================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 134MB peak: 207MB)

Writing Analyst data base C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\synwork\MATTY_m.srm
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 159MB peak: 207MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 160MB peak: 207MB)


Start final timing analysis (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 159MB peak: 207MB)

         Loop details will only be printed for 100 loops.
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT615 |Found clock clk with period 83.33ns 
@W: MT420 |Found inferred clock MATTY_MAIN_VHDL|spi_sclk_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:spi_sclk"
@N: MT615 |Found clock pll128M2|PLLOUTCOREB_derived_clock with period 15.68ns 
@N: MT615 |Found clock pll128M2|PLLOUTCOREA_derived_clock with period 7.84ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun May 13 04:40:38 2018
#


Top view:               MATTY_MAIN_VHDL
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\david\Desktop\MATTY serie\timing_const_matty.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -5.338

                                            Requested     Estimated     Requested     Estimated                 Clock                  Clock              
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk_inferred_clock     1.0 MHz       99.3 MHz      1000.000      10.070        989.930     inferred               Inferred_clkgroup_0
clk                                         12.0 MHz      NA            83.333        NA            DCM/PLL     declared               default_clkgroup_0 
pll128M2|PLLOUTCOREA_derived_clock          127.5 MHz     75.9 MHz      7.842         13.180        -5.338      derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREB_derived_clock          63.8 MHz      37.9 MHz      15.683        26.359        0.121       derived (from clk)     default_clkgroup_0 
==========================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pll128M2|PLLOUTCOREA_derived_clock       pll128M2|PLLOUTCOREA_derived_clock       |  7.842       -5.017   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock       pll128M2|PLLOUTCOREB_derived_clock       |  7.842       -5.338   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock       pll128M2|PLLOUTCOREA_derived_clock       |  7.842       0.121    |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock       pll128M2|PLLOUTCOREB_derived_clock       |  15.683      2.574    |  No paths    -        |  No paths    -      |  No paths    -    
MATTY_MAIN_VHDL|spi_sclk_inferred_clock  pll128M2|PLLOUTCOREA_derived_clock       |  Diff grp    -        |  No paths    -        |  No paths    -      |  Diff grp    -    
MATTY_MAIN_VHDL|spi_sclk_inferred_clock  MATTY_MAIN_VHDL|spi_sclk_inferred_clock  |  1000.000    989.930  |  1000.000    989.930  |  No paths    -      |  No paths    -    
============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MATTY_MAIN_VHDL|spi_sclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                         Arrival            
Instance                                       Reference                                   Type         Pin     Net                             Time        Slack  
                                               Clock                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[0]     0.540       989.930
spi_slave_inst.rx_data_count_pos_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[0]     0.540       989.930
spi_slave_inst.tx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       tx_data_count_neg_sclk_i[0]     0.540       989.930
spi_slave_inst.rx_data_count_neg_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[1]     0.540       989.979
spi_slave_inst.rx_data_count_pos_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[1]     0.540       989.979
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       tx_data_count_neg_sclk_i[3]     0.540       989.979
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[3]     0.540       990.000
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[3]     0.540       990.000
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       tx_data_count_neg_sclk_i[4]     0.540       990.000
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[4]     0.540       990.063
===================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                             Required            
Instance                                       Reference                                   Type         Pin     Net                                 Time         Slack  
                                               Clock                                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[5]     999.895      989.930
spi_slave_inst.rx_data_count_pos_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[5]     999.895      989.930
spi_slave_inst.tx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[5]     999.895      989.930
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[4]     999.895      990.070
spi_slave_inst.rx_data_count_pos_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[4]     999.895      990.070
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[4]     999.895      990.070
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[3]     999.895      990.210
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[3]     999.895      990.210
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[3]     999.895      990.210
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_4[2]       999.895      990.266
========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.895

    - Propagation time:                      9.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 989.930

    Number of logic level(s):                9
    Starting point:                          spi_slave_inst.rx_data_count_neg_sclk_i[0] / Q
    Ending point:                            spi_slave_inst.rx_data_count_neg_sclk_i[5] / D
    The start point is clocked by            MATTY_MAIN_VHDL|spi_sclk_inferred_clock [falling] on pin C
    The end   point is clocked by            MATTY_MAIN_VHDL|spi_sclk_inferred_clock [falling] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]              SB_DFFNR     Q        Out     0.540     0.540       -         
rx_data_count_neg_sclk_i[0]                             Net          -        -       1.599     -           3         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[0]     SB_LUT4      I0       In      -         2.139       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[0]     SB_LUT4      O        Out     0.449     2.588       -         
rx_data_count_neg_sclk_i6_3                             Net          -        -       1.371     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNILK4P2[5]     SB_LUT4      I0       In      -         3.959       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNILK4P2[5]     SB_LUT4      O        Out     0.449     4.408       -         
rx_data_count_neg_sclk_i6                               Net          -        -       1.371     -           5         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIKVPI3[5]     SB_LUT4      I0       In      -         5.779       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIKVPI3[5]     SB_LUT4      O        Out     0.386     6.164       -         
rx_data_count_neg_sclk_i_RNIKVPI3[5]                    Net          -        -       0.905     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CI       In      -         7.069       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CO       Out     0.126     7.196       -         
un1_rx_data_count_neg_sclk_i_cry_0                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CI       In      -         7.210       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CO       Out     0.126     7.336       -         
un1_rx_data_count_neg_sclk_i_cry_1                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CI       In      -         7.350       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CO       Out     0.126     7.476       -         
un1_rx_data_count_neg_sclk_i_cry_2                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CI       In      -         7.490       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CO       Out     0.126     7.616       -         
un1_rx_data_count_neg_sclk_i_cry_3                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CI       In      -         7.630       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CO       Out     0.126     7.756       -         
un1_rx_data_count_neg_sclk_i_cry_4                      Net          -        -       0.386     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      I3       In      -         8.142       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      O        Out     0.316     8.458       -         
rx_data_count_neg_sclk_i_RNO[5]                         Net          -        -       1.507     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i[5]              SB_DFFNR     D        In      -         9.965       -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.070 is 2.875(28.6%) logic and 7.195(71.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                                       Arrival           
Instance           Reference                              Type         Pin     Net                Time        Slack 
                   Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------
sDAC_mem_2[0]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[0]      0.540       -5.338
sDAC_mem_2[1]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[1]      0.540       -5.338
sDAC_mem_2[2]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[2]      0.540       -5.338
sDAC_mem_2[3]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[3]      0.540       -5.338
sDAC_mem_2[4]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[4]      0.540       -5.338
sDAC_mem_2[5]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[5]      0.540       -5.338
sDAC_mem_2[6]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[6]      0.540       -5.338
sDAC_mem_2[7]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[7]      0.540       -5.338
sDAC_mem_34[0]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_34[0]     0.540       -5.289
sDAC_mem_34[1]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_34[1]     0.540       -5.289
====================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required           
Instance            Reference                              Type         Pin     Net                     Time         Slack 
                    Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------
sDAC_data[3]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[3]          7.737        -5.338
sDAC_data[4]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[4]          7.737        -5.338
sDAC_data[5]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[5]          7.737        -5.338
sDAC_data[6]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[6]          7.737        -5.338
sDAC_data[7]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[7]          7.737        -5.338
sDAC_data[8]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[8]          7.737        -5.338
sDAC_data[9]        pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[9]          7.737        -5.338
sDAC_data[10]       pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[10]         7.737        -5.338
sTrigCounter[0]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[0]     7.736        -5.017
sTrigCounter[1]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     7.736        -5.017
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[0] / Q
    Ending point:                            sDAC_data[3] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[0]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[0]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[3]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[3]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[3]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[3]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[3]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[3]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[3]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[3]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[3]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[3]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[3]         SB_LUT4      O        Out     0.379     7.928       -         
N_593                      Net          -        -       1.371     -           1         
sDAC_data_RNO_0[3]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[3]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[3]             Net          -        -       1.371     -           1         
sDAC_data_RNO[3]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[3]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[3]             Net          -        -       1.507     -           1         
sDAC_data[3]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[1] / Q
    Ending point:                            sDAC_data[4] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[1]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[1]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[4]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[4]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[4]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[4]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[4]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[4]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[4]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[4]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[4]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[4]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[4]         SB_LUT4      O        Out     0.379     7.928       -         
N_594                      Net          -        -       1.371     -           1         
sDAC_data_RNO_0[4]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[4]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[4]             Net          -        -       1.371     -           1         
sDAC_data_RNO[4]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[4]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[4]             Net          -        -       1.507     -           1         
sDAC_data[4]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[2] / Q
    Ending point:                            sDAC_data[5] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[2]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[2]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[5]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[5]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[5]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[5]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[5]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[5]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[5]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[5]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[5]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[5]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[5]         SB_LUT4      O        Out     0.379     7.928       -         
N_595                      Net          -        -       1.371     -           1         
sDAC_data_RNO_0[5]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[5]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[5]             Net          -        -       1.371     -           1         
sDAC_data_RNO[5]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[5]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[5]             Net          -        -       1.507     -           1         
sDAC_data[5]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[3] / Q
    Ending point:                            sDAC_data[6] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[3]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[3]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[6]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[6]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[6]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[6]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[6]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[6]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[6]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[6]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[6]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[6]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[6]         SB_LUT4      O        Out     0.379     7.928       -         
N_596                      Net          -        -       1.371     -           1         
sDAC_data_RNO_0[6]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[6]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[6]             Net          -        -       1.371     -           1         
sDAC_data_RNO[6]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[6]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[6]             Net          -        -       1.507     -           1         
sDAC_data[6]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[4] / Q
    Ending point:                            sDAC_data[7] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[4]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[4]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[7]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[7]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[7]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[7]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[7]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[7]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[7]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[7]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[7]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[7]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[7]         SB_LUT4      O        Out     0.379     7.928       -         
N_597                      Net          -        -       1.371     -           1         
sDAC_data_RNO_0[7]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[7]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[7]             Net          -        -       1.371     -           1         
sDAC_data_RNO[7]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[7]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[7]             Net          -        -       1.507     -           1         
sDAC_data[7]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                            Arrival          
Instance                                         Reference                              Type         Pin     Net                     Time        Slack
                                                 Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------
sSingleCont                                      pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       LED_MODE_c              0.540       0.121
sDAC_mem_pointer[0]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[0]     0.540       2.574
sDAC_mem_pointer[5]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[5]     0.540       2.637
spi_master_inst.sclk_gen_u0.delay_count_i[4]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[4]        0.540       4.337
spi_master_inst.sclk_gen_u0.delay_count_i[5]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[5]        0.540       4.386
spi_master_inst.sclk_gen_u0.delay_count_i[6]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[6]        0.540       4.407
sDAC_mem_pointer[1]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[1]     0.540       4.414
spi_master_inst.sclk_gen_u0.delay_count_i[1]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[1]        0.540       4.471
spi_master_inst.sclk_gen_u0.delay_count_i[7]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[7]        0.540       4.471
sDAC_mem_pointer[2]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[2]     0.540       4.478
======================================================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required          
Instance            Reference                              Type         Pin     Net                     Time         Slack
                    Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------------
sTrigInternal       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      D       sTrigInternal_0         7.737        0.121
sTrigCounter[0]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[0]     7.737        0.142
sTrigCounter[1]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     7.737        0.142
sTrigCounter[4]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[4]     7.737        0.142
sTrigCounter[5]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     7.737        0.142
sTrigCounter[2]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     7.737        0.205
sTrigCounter[3]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     7.737        0.205
sTrigCounter[6]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]     7.737        0.205
sTrigCounter[7]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[7]     7.737        0.205
sDAC_data[3]        pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     D       sDAC_data_5[3]          15.578       2.574
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.121

    Number of logic level(s):                3
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigInternal / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
sSingleCont                         SB_DFFR     Q        Out     0.540     0.540       -         
LED_MODE_c                          Net         -        -       1.599     -           2         
sPeriod_prev_RNIRSLG                SB_LUT4     I0       In      -         2.139       -         
sPeriod_prev_RNIRSLG                SB_LUT4     O        Out     0.449     2.588       -         
un5_trig_prev_0                     Net         -        -       1.371     -           1         
un10_trig_prev_cry_7_c_RNI0TCP7     SB_LUT4     I1       In      -         3.959       -         
un10_trig_prev_cry_7_c_RNI0TCP7     SB_LUT4     O        Out     0.379     4.338       -         
un11_trig_prev_0                    Net         -        -       1.371     -           9         
sTrigInternal_RNO                   SB_LUT4     I1       In      -         5.708       -         
sTrigInternal_RNO                   SB_LUT4     O        Out     0.400     6.108       -         
sTrigInternal_0                     Net         -        -       1.507     -           1         
sTrigInternal                       SB_DFFR     D        In      -         7.615       -         
=================================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 160MB peak: 207MB)


Finished timing report (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 160MB peak: 207MB)

---------------------------------------
Resource Usage Report for MATTY_MAIN_VHDL 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        324 uses
SB_DFF          2 uses
SB_DFFE         39 uses
SB_DFFER        554 uses
SB_DFFES        31 uses
SB_DFFESR       1 use
SB_DFFNR        14 uses
SB_DFFR         144 uses
SB_DFFS         7 uses
SB_DFFSR        31 uses
SB_GB           8 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         936 uses

I/O ports: 84
I/O primitives: 81
SB_IO          81 uses

I/O Register bits:                  0
Register bits not including I/Os:   823 (23%)
Total load per clock:
   pll128M2|PLLOUTCOREA_derived_clock: 652
   pll128M2|PLLOUTCOREB_derived_clock: 142
   MATTY_MAIN_VHDL|spi_sclk_inferred_clock: 1
   clk: 1

@S |Mapping Summary:
Total  LUTs: 936 (26%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 936 = 936 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 36MB peak: 207MB)

Process took 0h:00m:34s realtime, 0h:00m:33s cputime
# Sun May 13 04:40:38 2018

###########################################################]


Synthesis exit by 0.
Current Implementation MATTY_Implmnt its sbt path: C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 47 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.edf " "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.edf...
Parsing constraint file: C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf ...
Warning: pin top_tour3 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi1 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi2 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi3 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi4 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft3 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft4 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin in1 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin in2 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin in3 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin out1 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin out2 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin out3 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin jumper1 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin jumper2 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin jumper3 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
parse file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.scf
sdc_reader OK C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.scf
Stored edif netlist at C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL...
Warning: The terminal sDAC_data[12]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[13]:D is driven by non-default constant value VCC
Warning: The terminal RAM_DATA_1[15]:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MATTY_MAIN_VHDL

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --outdir "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --outdir C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL
SDC file             - C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for reset_ft, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for reset_rpi, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for button_trig, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	936
    Number of DFFs      	:	823
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	324
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	81
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	557
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	11
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	570
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	1507
    Number of DFFs      	:	823
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	329

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	689
        LUT, DFF and CARRY	:	134
    Combinational LogicCells
        Only LUT         	:	562
        CARRY Only       	:	73
        LUT with CARRY   	:	122
    LogicCells                  :	1580/3520
    PLBs                        :	223/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	81/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 2.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 7.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 87.1 (sec)

Final Design Statistics
    Number of LUTs      	:	1507
    Number of DFFs      	:	823
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	329
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	81
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	1580/3520
    PLBs                        :	278/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	81/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: MATTY_MAIN_VHDL|spi_sclk_inferred_clock | Frequency: 143.02 MHz | Target: 1.00 MHz
Clock: clk | Frequency: N/A | Target: 12.00 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTCOREA | Frequency: 78.35 MHz | Target: 127.51 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTCOREB | Frequency: 101.94 MHz | Target: 63.75 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 127.51 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 63.75 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 98.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 7082
used logic cells: 1580
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 7082
used logic cells: 1580
Translating sdc file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc...
Translated sdc file is C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --outdir "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc --outdir C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\router --sdf_file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design MATTY_MAIN_VHDL
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Read device time: 10
I1209: Started routing
I1223: Total Nets : 1761 
I1212: Iteration  1 :   378 unrouted : 9 seconds
I1212: Iteration  2 :    35 unrouted : 5 seconds
I1212: Iteration  3 :    13 unrouted : 1 seconds
I1212: Iteration  4 :     5 unrouted : 0 seconds
I1212: Iteration  5 :     3 unrouted : 0 seconds
I1212: Iteration  6 :     3 unrouted : 0 seconds
I1212: Iteration  7 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 16
I1206: Completed routing
I1204: Writing Design MATTY_MAIN_VHDL
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 28 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v" --vhdl "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd" --lib "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --out-sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v
Writing C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd
Netlister succeeded.

Netlister run-time: 13 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc" --sdf-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --report-file "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc --sdf-file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --report-file C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 34 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
Active-HDL command:
 design create -a a {C:\Users\david\Desktop\MATTY serie\aldec}; design open -a {C:/Users/david/Desktop/MATTY serie/aldec/a}; addfile {C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd};designverlibrarysim -L  ice 
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-QDLO61O

# Sun May 13 07:20:33 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Top entity is set to MATTY_MAIN_VHDL.
File C:\Users\david\Desktop\MATTY serie\gray_counter.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll100M.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll128M2.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll256M2.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\asyn_fifo.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\spi_master.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\matty.vhd changed - recompiling
@E: CD255 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":386:8:386:8|No identifier "reset" in scope
1 error parsing file C:\Users\david\Desktop\MATTY serie\matty.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 13 07:20:33 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 13 07:20:33 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 5 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-QDLO61O

# Sun May 13 07:21:16 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Top entity is set to MATTY_MAIN_VHDL.
File C:\Users\david\Desktop\MATTY serie\gray_counter.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll100M.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll128M2.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\pll256M2.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\asyn_fifo.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\spi_master.vhd changed - recompiling
File C:\Users\david\Desktop\MATTY serie\matty.vhd changed - recompiling
VHDL syntax check successful!
Warning:Can't open record reference file@N: CD630 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Synthesizing work.matty_main_vhdl.behavioral.
@W: CG296 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":523:0:523:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":530:61:530:69|Referenced variable seeperiod is not in sensitivity list.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":132:8:132:17|Signal stop_tour1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":133:8:133:17|Signal stop_tour2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":136:8:136:16|Signal sspi_miso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":161:8:161:16|Signal sdelayacq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":187:8:187:16|Signal sadc_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":189:11:189:15|Signal sadc0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":190:11:190:15|Signal sadc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":191:11:191:15|Signal sadc2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":192:11:192:15|Signal sadc3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":193:11:193:15|Signal sadc4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":194:11:194:15|Signal sadc5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":195:11:195:15|Signal sadc6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":196:11:196:15|Signal sadc7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":197:11:197:15|Signal sadc8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":198:11:198:15|Signal sadc9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":237:8:237:18|Signal spi_cs_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":238:8:238:23|Signal button_mode_prev is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_master.vhd":9:7:9:16|Synthesizing work.spi_master.spi_master_rtl.
@N: CD604 :"C:\Users\david\Desktop\MATTY serie\spi_master.vhd":118:16:118:44|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":9:7:9:19|Synthesizing work.spi_data_path.rtl_arch.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":62:11:62:23|Signal data_in_reg_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":73:11:73:23|Signal rxfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":75:11:75:24|Signal readhalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":76:11:76:22|Signal rxfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":78:11:78:23|Signal txfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":80:11:80:26|Signal txfifohalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":81:11:81:22|Signal txfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":104:11:104:17|Signal dummy_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":105:11:105:18|Signal dummy_rd is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_data_path.rtl_arch
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":81:11:81:22|Signal TxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":76:11:76:22|Signal RxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":277:8:277:9|Pruning unused register d2_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":277:8:277:9|Pruning unused register d1_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":264:8:264:9|Pruning unused register d2_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":264:8:264:9|Pruning unused register d1_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":249:8:249:9|Pruning unused register rx_fifo_rd_en_i_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\spi_data_path.vhd":232:8:232:9|Pruning unused register tx_fifo_wr_en_i_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":9:7:9:14|Synthesizing work.sclk_gen.count_arch.
@N: CD231 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":45:25:45:26|Using onehot encoding for type spim_clk_states. For example, enumeration spim_idle_state is mapped to "10000".
@N: CD604 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":191:16:191:44|OTHERS clause is not synthesized.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":29:11:29:23|Signal sclk_period_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.sclk_gen.count_arch
Post processing for work.spi_master.spi_master_rtl
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\spi_slave_ice.vhd":48:7:48:19|Synthesizing work.spi_slave_ice.rtl_arch.
Post processing for work.spi_slave_ice.rtl_arch
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":4:7:4:14|Synthesizing work.pll128m2.behavior.
@W: CD280 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":18:10:18:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":18:10:18:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":16:7:16:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll128m2.behavior
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":16:7:16:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input extfeedback of instance pll128M2_inst is floating
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 0 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 1 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 2 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 3 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 4 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 5 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 6 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 7 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input latchinputvalue of instance pll128M2_inst is floating
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input sdi of instance pll128M2_inst is floating
@W: CL167 :"C:\Users\david\Desktop\MATTY serie\pll128M2.vhd":63:0:63:12|Input sclk of instance pll128M2_inst is floating
Post processing for work.matty_main_vhdl.behavioral
@W: CL169 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Pruning unused register spi_miso_valid_6. Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":156:46:156:48|Feedback mux created for signal sTrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Feedback mux created for signal sRAM_ADD[18:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":125:46:125:48|Feedback mux created for signal sADC_clk_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEPointerReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEDAC[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal sEEADC_freq[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":158:36:158:38|Feedback mux created for signal button_debounce_counter[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":158:36:158:38|Feedback mux created for signal sbuttonModeStatus. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":690:0:690:1|Feedback mux created for signal spi_mosi_ready64_prev3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":128:48:128:50|Feedback mux created for signal spi_mosi_ready64_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":127:49:127:51|Feedback mux created for signal spi_mosi_ready64_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL201 :"C:\Users\david\Desktop\MATTY serie\sclk_gen.vhd":134:8:134:9|Trying to extract state machine for register spim_clk_state_i.
Extracted state machine for register spim_clk_state_i
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":31:0:31:9|Input reset_alim is unused.
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":32:12:32:19|Input reset_ft is unused.
@N: CL159 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":80:12:80:22|Input button_trig is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 82MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 13 07:21:17 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 13 07:21:18 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 13 07:21:18 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\synwork\MATTY_comp.srs changed - recompiling
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"C:\Users\david\Desktop\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 13 07:21:19 2018

###########################################################]
Pre-mapping Report

# Sun May 13 07:21:19 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\david\Desktop\MATTY serie\timing_const_matty.sdc
@L: C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY_scck.rpt 
Printing clock  summary report in "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":548:1:548:2|Removing sequential instance o_tx_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":563:1:563:2|Removing sequential instance o_tx_no_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":294:8:294:9|Removing sequential instance rxdata_reg_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":637:8:637:9|Removing sequential instance o_intr (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":517:8:517:9|Removing sequential instance tx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":327:8:327:9|Removing sequential instance rx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":504:8:504:9|Removing sequential instance tx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":314:8:314:9|Removing sequential instance rx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":621:8:621:9|Removing sequential instance tx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":445:8:445:9|Removing sequential instance rx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":532:1:532:2|Removing sequential instance data_valid_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":429:8:429:9|Removing sequential instance rx_ready_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg3_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg2_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg1_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_done_neg_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist MATTY_MAIN_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                 Clock                   Clock
Clock                                       Frequency     Period        Type                                                  Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk_inferred_clock     1.0 MHz       1000.000      inferred                                              Inferred_clkgroup_0     45   
clk                                         12.0 MHz      83.333        declared                                              default_clkgroup_0      0    
pll128M2|PLLOUTCOREA_derived_clock          127.5 MHz     7.842         derived (from clk)                                    default_clkgroup_0      652  
pll128M2|PLLOUTCOREB_derived_clock          63.8 MHz      15.683        derived (from clk)                                    default_clkgroup_0      138  
sclk_gen|o_sclk_derived_clock               63.8 MHz      15.683        derived (from pll128M2|PLLOUTCOREB_derived_clock)     default_clkgroup_0      43   
===========================================================================================================================================================

@W: MT529 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":213:8:213:9|Found inferred clock MATTY_MAIN_VHDL|spi_sclk_inferred_clock which controls 45 sequential elements including spi_slave_inst.rx_data_count_pos_sclk_i[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BN225 |Writing default property annotation file C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[14] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[13] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[12] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[11] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[10] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[9] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[8] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[7] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[6] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[5] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[4] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[3] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[2] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[1] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[6] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[5] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[4] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[3] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[2] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[1] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 50MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 13 07:21:20 2018

###########################################################]
Map & Optimize Report

# Sun May 13 07:21:20 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":371:8:371:9|Removing sequential instance miso_01_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":388:8:388:9|Removing sequential instance miso_11_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":490:8:490:9|Removing sequential instance mosi_01_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":507:8:507:9|Removing sequential instance mosi_11_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk

@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_data_count_neg_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\david\desktop\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":156:46:156:48|User-specified initial value defined for instance sTrigCounter[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|User-specified initial value defined for instance sRAM_pointer_read[18:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|User-specified initial value defined for instance sRAM_pointer_write[18:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":492:0:492:1|User-specified initial value defined for instance sTrigInternal is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":939:0:939:1|User-specified initial value defined for instance sDAC_mem_pointer[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|User-specified initial value defined for instance spi_data_miso[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":167:38:167:40|User-specified initial value defined for instance sEETrigInternal_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEETrigInternal is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEPointerReset is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":939:0:939:1|User-specified initial value defined for instance sDAC_data[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":125:46:125:48|User-specified initial value defined for instance sRAM_ADD[18:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|User-specified initial value defined for instance sCounterRAM[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEDAC[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEADC_freq[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":939:0:939:1|User-specified initial value defined for instance sDAC_spi_start is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":158:36:158:38|User-specified initial value defined for instance button_debounce_counter[23:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":125:46:125:48|User-specified initial value defined for instance sRead_data is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|User-specified initial value defined for instance sSPI_MSB0LSB1 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":977:0:977:1|User-specified initial value defined for instance sADC_clk is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":939:0:939:1|User-specified initial value defined for instance sCounterDAC[9:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":125:46:125:48|User-specified initial value defined for instance sADC_clk_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEETrigCounter[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEPonPoff[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEPon[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEESingleCont is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":977:0:977:1|User-specified initial value defined for instance sCounterADC[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEPeriod[23:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEPoff[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEDelayACQ[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sEEACQ[15:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sPointer[1:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":240:33:240:35|User-specified initial value defined for instance sPeriod_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance sAddress[7:0] is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":158:36:158:38|User-specified initial value defined for instance sbuttonModeStatus is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1108:0:1108:1|User-specified initial value defined for instance sSingleCont is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":690:0:690:1|User-specified initial value defined for instance spi_mosi_ready64_prev3 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":492:0:492:1|User-specified initial value defined for instance trig_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":124:47:124:49|User-specified initial value defined for instance spi_mosi_ready_prev3 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":128:48:128:50|User-specified initial value defined for instance spi_mosi_ready64_prev2 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|User-specified initial value defined for instance spi_mosi_ready_prev is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":123:43:123:45|User-specified initial value defined for instance spi_mosi_ready_prev2 is being ignored. 
@W: FX1039 :"c:\users\david\desktop\matty serie\matty.vhd":127:49:127:51|User-specified initial value defined for instance spi_mosi_ready64_prev is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":977:0:977:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterADC[7:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_read[18:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_write[18:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":550:0:550:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounter[23:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\matty.vhd":1008:0:1008:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterRAM[7:0] 
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\users\david\desktop\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"c:\users\david\desktop\matty serie\sclk_gen.vhd":63:8:63:9|Found counter in view:work.sclk_gen(count_arch) instance sclk_count_i[7:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\sclk_gen.vhd":207:8:207:9|Found counter in view:work.sclk_gen(count_arch) instance delay_count_i[7:0] 
@N: MO231 :"c:\users\david\desktop\matty serie\sclk_gen.vhd":226:8:226:9|Found counter in view:work.sclk_gen(count_arch) instance clk_falling_count_i[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 154MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.23ns		1172 /       823
   2		0h:00m:02s		    -2.23ns		1100 /       823
   3		0h:00m:02s		    -1.88ns		1099 /       823

   4		0h:00m:27s		    -0.83ns		1135 /       823


   5		0h:00m:28s		    -0.83ns		1136 /       823
Re-levelizing using alternate method
Assigned 0 out of 2510 signals to level zero using alternate method
@N: FX1017 :"c:\users\david\desktop\matty serie\matty.vhd":378:1:378:13|SB_GB inserted on the net pll_clk128.
@N: FX1017 :"c:\users\david\desktop\matty serie\matty.vhd":378:1:378:13|SB_GB inserted on the net pll_clk64_0.
@N: FX1017 :|SB_GB inserted on the net spi_sclk.
@N: FX1017 :|SB_GB inserted on the net LED3_c_i.
@N: FX1017 :|SB_GB inserted on the net op_eq\.scounterdac10.
@N: FX1017 :|SB_GB inserted on the net N_3089.
@N: FX1017 :|SB_GB inserted on the net N_26.
@N: FX1017 :|SB_GB inserted on the net N_28.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 189MB peak: 198MB)

         Loop details will only be printed for 100 loops.

Finished restoring hierarchy (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 189MB peak: 198MB)

@N: MT611 :|Automatically generated clock sclk_gen|o_sclk_derived_clock is not used and is being removed
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 823 clock pin(s) of sequential element(s)
0 instances converted, 823 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                                Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       652        sDAC_mem_10[0]                                 Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       142        button_debounce_counter_esr[23]                Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       spi_slave_inst.spi_sclk         SB_LUT4                29         spi_slave_inst.rx_data_count_pos_sclk_i[2]     No clocks found on inputs                                                                                                     
=================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 155MB peak: 198MB)

Writing Analyst data base C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\synwork\MATTY_m.srm
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 180MB peak: 198MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\MATTY.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 181MB peak: 198MB)


Start final timing analysis (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 180MB peak: 198MB)

         Loop details will only be printed for 100 loops.
@N: MT480 :"c:/users/david/desktop/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT615 |Found clock clk with period 83.33ns 
@W: MT420 |Found inferred clock MATTY_MAIN_VHDL|spi_sclk_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:spi_sclk"
@N: MT615 |Found clock pll128M2|PLLOUTCOREB_derived_clock with period 15.68ns 
@N: MT615 |Found clock pll128M2|PLLOUTCOREA_derived_clock with period 7.84ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun May 13 07:21:50 2018
#


Top view:               MATTY_MAIN_VHDL
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\david\Desktop\MATTY serie\timing_const_matty.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -5.338

                                            Requested     Estimated     Requested     Estimated                 Clock                  Clock              
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk_inferred_clock     1.0 MHz       99.3 MHz      1000.000      10.070        989.930     inferred               Inferred_clkgroup_0
clk                                         12.0 MHz      NA            83.333        NA            DCM/PLL     declared               default_clkgroup_0 
pll128M2|PLLOUTCOREA_derived_clock          127.5 MHz     75.9 MHz      7.842         13.180        -5.338      derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREB_derived_clock          63.8 MHz      37.9 MHz      15.683        26.359        0.142       derived (from clk)     default_clkgroup_0 
==========================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pll128M2|PLLOUTCOREA_derived_clock       pll128M2|PLLOUTCOREA_derived_clock       |  7.842       -4.989   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock       pll128M2|PLLOUTCOREB_derived_clock       |  7.842       -5.338   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock       pll128M2|PLLOUTCOREA_derived_clock       |  7.842       0.142    |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock       pll128M2|PLLOUTCOREB_derived_clock       |  15.683      2.574    |  No paths    -        |  No paths    -      |  No paths    -    
MATTY_MAIN_VHDL|spi_sclk_inferred_clock  pll128M2|PLLOUTCOREA_derived_clock       |  Diff grp    -        |  No paths    -        |  No paths    -      |  Diff grp    -    
MATTY_MAIN_VHDL|spi_sclk_inferred_clock  MATTY_MAIN_VHDL|spi_sclk_inferred_clock  |  1000.000    989.930  |  1000.000    989.930  |  No paths    -      |  No paths    -    
============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MATTY_MAIN_VHDL|spi_sclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                         Arrival            
Instance                                       Reference                                   Type         Pin     Net                             Time        Slack  
                                               Clock                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[0]     0.540       989.930
spi_slave_inst.rx_data_count_pos_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[0]     0.540       989.930
spi_slave_inst.tx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       tx_data_count_neg_sclk_i[0]     0.540       989.930
spi_slave_inst.rx_data_count_neg_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[1]     0.540       989.979
spi_slave_inst.rx_data_count_pos_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[1]     0.540       989.979
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       tx_data_count_neg_sclk_i[3]     0.540       989.979
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[3]     0.540       990.000
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[3]     0.540       990.000
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       tx_data_count_neg_sclk_i[4]     0.540       990.000
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[4]     0.540       990.063
===================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                             Required            
Instance                                       Reference                                   Type         Pin     Net                                 Time         Slack  
                                               Clock                                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[5]     999.895      989.930
spi_slave_inst.rx_data_count_pos_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[5]     999.895      989.930
spi_slave_inst.tx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[5]     999.895      989.930
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[4]     999.895      990.070
spi_slave_inst.rx_data_count_pos_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[4]     999.895      990.070
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[4]     999.895      990.070
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[3]     999.895      990.210
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[3]     999.895      990.210
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[3]     999.895      990.210
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_4[2]       999.895      990.266
========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.895

    - Propagation time:                      9.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 989.930

    Number of logic level(s):                9
    Starting point:                          spi_slave_inst.rx_data_count_neg_sclk_i[0] / Q
    Ending point:                            spi_slave_inst.rx_data_count_neg_sclk_i[5] / D
    The start point is clocked by            MATTY_MAIN_VHDL|spi_sclk_inferred_clock [falling] on pin C
    The end   point is clocked by            MATTY_MAIN_VHDL|spi_sclk_inferred_clock [falling] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]              SB_DFFNR     Q        Out     0.540     0.540       -         
rx_data_count_neg_sclk_i[0]                             Net          -        -       1.599     -           3         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[0]     SB_LUT4      I0       In      -         2.139       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[0]     SB_LUT4      O        Out     0.449     2.588       -         
rx_data_count_neg_sclk_i6_3                             Net          -        -       1.371     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNILK4P2[5]     SB_LUT4      I0       In      -         3.959       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNILK4P2[5]     SB_LUT4      O        Out     0.449     4.408       -         
rx_data_count_neg_sclk_i6                               Net          -        -       1.371     -           5         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIKVPI3[5]     SB_LUT4      I0       In      -         5.779       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIKVPI3[5]     SB_LUT4      O        Out     0.386     6.164       -         
rx_data_count_neg_sclk_i_RNIKVPI3[5]                    Net          -        -       0.905     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CI       In      -         7.069       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CO       Out     0.126     7.196       -         
un1_rx_data_count_neg_sclk_i_cry_0                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CI       In      -         7.210       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CO       Out     0.126     7.336       -         
un1_rx_data_count_neg_sclk_i_cry_1                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CI       In      -         7.350       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CO       Out     0.126     7.476       -         
un1_rx_data_count_neg_sclk_i_cry_2                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CI       In      -         7.490       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CO       Out     0.126     7.616       -         
un1_rx_data_count_neg_sclk_i_cry_3                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CI       In      -         7.630       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CO       Out     0.126     7.756       -         
un1_rx_data_count_neg_sclk_i_cry_4                      Net          -        -       0.386     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      I3       In      -         8.142       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      O        Out     0.316     8.458       -         
rx_data_count_neg_sclk_i_RNO[5]                         Net          -        -       1.507     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i[5]              SB_DFFNR     D        In      -         9.965       -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.070 is 2.875(28.6%) logic and 7.195(71.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                                       Arrival           
Instance           Reference                              Type         Pin     Net                Time        Slack 
                   Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------
sDAC_mem_2[0]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[0]      0.540       -5.338
sDAC_mem_2[1]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[1]      0.540       -5.338
sDAC_mem_2[2]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[2]      0.540       -5.338
sDAC_mem_2[3]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[3]      0.540       -5.338
sDAC_mem_2[4]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[4]      0.540       -5.338
sDAC_mem_2[5]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[5]      0.540       -5.338
sDAC_mem_2[6]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[6]      0.540       -5.338
sDAC_mem_2[7]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_2[7]      0.540       -5.338
sDAC_mem_34[0]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_34[0]     0.540       -5.289
sDAC_mem_34[1]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sDAC_mem_34[1]     0.540       -5.289
====================================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                                          Required           
Instance           Reference                              Type         Pin     Net                   Time         Slack 
                   Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------
sDAC_data[3]       pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[3]        7.737        -5.338
sDAC_data[4]       pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[4]        7.737        -5.338
sDAC_data[5]       pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[5]        7.737        -5.338
sDAC_data[6]       pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[6]        7.737        -5.338
sDAC_data[7]       pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[7]        7.737        -5.338
sDAC_data[8]       pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[8]        7.737        -5.338
sDAC_data[9]       pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[9]        7.737        -5.338
sDAC_data[10]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       sDAC_data_5[10]       7.737        -5.338
sCounterRAM[0]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      D       sCounterRAM_lm[0]     7.736        -4.989
sCounterRAM[1]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      D       sCounterRAM_lm[1]     7.736        -4.989
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[0] / Q
    Ending point:                            sDAC_data[3] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[0]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[0]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[3]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[3]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[3]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[3]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[3]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[3]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[3]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[3]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[3]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[3]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[3]         SB_LUT4      O        Out     0.379     7.928       -         
sDAC_data_RNO_1[3]         Net          -        -       1.371     -           1         
sDAC_data_RNO_0[3]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[3]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[3]             Net          -        -       1.371     -           1         
sDAC_data_RNO[3]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[3]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[3]             Net          -        -       1.507     -           1         
sDAC_data[3]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[1] / Q
    Ending point:                            sDAC_data[4] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[1]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[1]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[4]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[4]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[4]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[4]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[4]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[4]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[4]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[4]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[4]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[4]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[4]         SB_LUT4      O        Out     0.379     7.928       -         
sDAC_data_RNO_1[4]         Net          -        -       1.371     -           1         
sDAC_data_RNO_0[4]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[4]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[4]             Net          -        -       1.371     -           1         
sDAC_data_RNO[4]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[4]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[4]             Net          -        -       1.507     -           1         
sDAC_data[4]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[2] / Q
    Ending point:                            sDAC_data[5] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[2]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[2]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[5]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[5]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[5]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[5]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[5]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[5]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[5]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[5]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[5]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[5]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[5]         SB_LUT4      O        Out     0.379     7.928       -         
sDAC_data_RNO_1[5]         Net          -        -       1.371     -           1         
sDAC_data_RNO_0[5]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[5]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[5]             Net          -        -       1.371     -           1         
sDAC_data_RNO[5]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[5]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[5]             Net          -        -       1.507     -           1         
sDAC_data[5]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[3] / Q
    Ending point:                            sDAC_data[6] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[3]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[3]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[6]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[6]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[6]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[6]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[6]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[6]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[6]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[6]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[6]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[6]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[6]         SB_LUT4      O        Out     0.379     7.928       -         
sDAC_data_RNO_1[6]         Net          -        -       1.371     -           1         
sDAC_data_RNO_0[6]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[6]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[6]             Net          -        -       1.371     -           1         
sDAC_data_RNO[6]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[6]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[6]             Net          -        -       1.507     -           1         
sDAC_data[6]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.338

    Number of logic level(s):                6
    Starting point:                          sDAC_mem_2[4] / Q
    Ending point:                            sDAC_data[7] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
sDAC_mem_2[4]              SB_DFFER     Q        Out     0.540     0.540       -         
sDAC_mem_2[4]              Net          -        -       1.599     -           1         
sDAC_data_RNO_28[7]        SB_LUT4      I0       In      -         2.139       -         
sDAC_data_RNO_28[7]        SB_LUT4      O        Out     0.449     2.588       -         
sDAC_data_2_6_bm_1[7]      Net          -        -       1.371     -           1         
sDAC_data_RNO_15[7]        SB_LUT4      I0       In      -         3.959       -         
sDAC_data_RNO_15[7]        SB_LUT4      O        Out     0.449     4.408       -         
sDAC_data_RNO_15[7]        Net          -        -       1.371     -           1         
sDAC_data_RNO_6[7]         SB_LUT4      I1       In      -         5.779       -         
sDAC_data_RNO_6[7]         SB_LUT4      O        Out     0.400     6.178       -         
sDAC_data_2_14_ns_1[7]     Net          -        -       1.371     -           1         
sDAC_data_RNO_1[7]         SB_LUT4      I2       In      -         7.549       -         
sDAC_data_RNO_1[7]         SB_LUT4      O        Out     0.379     7.928       -         
sDAC_data_RNO_1[7]         Net          -        -       1.371     -           1         
sDAC_data_RNO_0[7]         SB_LUT4      I0       In      -         9.299       -         
sDAC_data_RNO_0[7]         SB_LUT4      O        Out     0.449     9.748       -         
sDAC_data_2[7]             Net          -        -       1.371     -           1         
sDAC_data_RNO[7]           SB_LUT4      I0       In      -         11.119      -         
sDAC_data_RNO[7]           SB_LUT4      O        Out     0.449     11.568      -         
sDAC_data_5[7]             Net          -        -       1.507     -           1         
sDAC_data[7]               SB_DFFER     D        In      -         13.075      -         
=========================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                            Arrival          
Instance                                         Reference                              Type         Pin     Net                     Time        Slack
                                                 Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------
sSingleCont                                      pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       LED_MODE_c              0.540       0.142
sDAC_mem_pointer[0]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[0]     0.540       2.574
sDAC_mem_pointer[5]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[5]     0.540       2.637
spi_master_inst.sclk_gen_u0.delay_count_i[4]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[4]        0.540       4.330
spi_master_inst.sclk_gen_u0.delay_count_i[5]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[5]        0.540       4.379
spi_master_inst.sclk_gen_u0.delay_count_i[6]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[6]        0.540       4.400
sDAC_mem_pointer[1]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[1]     0.540       4.414
spi_master_inst.sclk_gen_u0.delay_count_i[1]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[1]        0.540       4.463
spi_master_inst.sclk_gen_u0.delay_count_i[7]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[7]        0.540       4.463
sDAC_mem_pointer[2]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[2]     0.540       4.478
======================================================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required          
Instance            Reference                              Type         Pin     Net                     Time         Slack
                    Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------------
sTrigCounter[6]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]     7.737        0.142
sTrigCounter[2]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     7.737        1.822
sTrigCounter[3]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     7.737        1.822
sTrigCounter[4]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[4]     7.737        1.822
sTrigCounter[5]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     7.737        1.822
sTrigCounter[0]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[0]     7.737        1.871
sTrigCounter[1]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     7.737        1.871
sTrigInternal       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      D       sTrigInternal_0         7.737        1.920
sTrigCounter[7]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter            7.737        1.955
sDAC_data[3]        pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     D       sDAC_data_5[3]          15.578       2.574
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.142

    Number of logic level(s):                3
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[6] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
sSingleCont                      SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                       Net          -        -       1.599     -           9         
sPeriod_prev_RNIRSLG             SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_RNIRSLG             SB_LUT4      O        Out     0.449     2.588       -         
un1_reset_rpi_inv_2_i_o3_0_0     Net          -        -       1.371     -           2         
sTrigCounter_RNO_0[6]            SB_LUT4      I1       In      -         3.959       -         
sTrigCounter_RNO_0[6]            SB_LUT4      O        Out     0.379     4.338       -         
un1_sTrigCounter_ac0_0_4         Net          -        -       1.371     -           1         
sTrigCounter_RNO[6]              SB_LUT4      I2       In      -         5.708       -         
sTrigCounter_RNO[6]              SB_LUT4      O        Out     0.379     6.087       -         
sTrigCounter_RNO[6]              Net          -        -       1.507     -           1         
sTrigCounter[6]                  SB_DFFSR     D        In      -         7.594       -         
===============================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 180MB peak: 198MB)


Finished timing report (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 180MB peak: 198MB)

---------------------------------------
Resource Usage Report for MATTY_MAIN_VHDL 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        324 uses
SB_DFF          2 uses
SB_DFFE         39 uses
SB_DFFER        554 uses
SB_DFFES        31 uses
SB_DFFESR       1 use
SB_DFFNR        14 uses
SB_DFFR         144 uses
SB_DFFS         7 uses
SB_DFFSR        31 uses
SB_GB           8 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         945 uses

I/O ports: 84
I/O primitives: 81
SB_IO          81 uses

I/O Register bits:                  0
Register bits not including I/Os:   823 (23%)
Total load per clock:
   pll128M2|PLLOUTCOREA_derived_clock: 652
   pll128M2|PLLOUTCOREB_derived_clock: 142
   MATTY_MAIN_VHDL|spi_sclk_inferred_clock: 1
   clk: 1

@S |Mapping Summary:
Total  LUTs: 945 (26%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 945 = 945 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 36MB peak: 198MB)

Process took 0h:00m:30s realtime, 0h:00m:29s cputime
# Sun May 13 07:21:51 2018

###########################################################]


Synthesis exit by 0.
Current Implementation MATTY_Implmnt its sbt path: C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 37 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.edf " "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.edf...
Parsing constraint file: C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf ...
Warning: pin top_tour3 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi1 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi2 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi3 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi4 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft3 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft4 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin in1 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin in2 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin in3 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin out1 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin out2 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin out3 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin jumper1 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin jumper2 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
Warning: pin jumper3 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf 
parse file C:/Users/david/Desktop/MATTY serie/MATTY_pinout.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.scf
sdc_reader OK C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/MATTY.scf
Stored edif netlist at C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL...
Warning: The terminal sDAC_data[12]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[13]:D is driven by non-default constant value VCC
Warning: The terminal RAM_DATA_1[15]:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MATTY_MAIN_VHDL

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --outdir "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --outdir C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL
SDC file             - C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	945
    Number of DFFs      	:	823
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	324
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	81
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2715: Warning for set_io Constraint: Ignoring pin assignment for reset_alim, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for reset_ft, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for button_trig, as it is not connected to any PAD

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	557
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	12
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	570
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	1516
    Number of DFFs      	:	823
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	329

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	689
        LUT, DFF and CARRY	:	134
    Combinational LogicCells
        Only LUT         	:	569
        CARRY Only       	:	71
        LUT with CARRY   	:	124
    LogicCells                  :	1587/3520
    PLBs                        :	223/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	81/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 2.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 7.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 72.2 (sec)

Final Design Statistics
    Number of LUTs      	:	1516
    Number of DFFs      	:	823
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	329
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	81
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	1587/3520
    PLBs                        :	285/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	81/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: MATTY_MAIN_VHDL|spi_sclk_inferred_clock | Frequency: 178.06 MHz | Target: 1.00 MHz
Clock: clk | Frequency: N/A | Target: 12.00 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTCOREA | Frequency: 79.41 MHz | Target: 127.51 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTCOREB | Frequency: 110.10 MHz | Target: 63.75 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 127.51 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 63.75 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 83.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 7057
used logic cells: 1587
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 7057
used logic cells: 1587
Translating sdc file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc...
Translated sdc file is C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --outdir "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc --outdir C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\router --sdf_file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design MATTY_MAIN_VHDL
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1770 
I1212: Iteration  1 :   408 unrouted : 10 seconds
I1212: Iteration  2 :    36 unrouted : 4 seconds
I1212: Iteration  3 :    15 unrouted : 1 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 16
I1206: Completed routing
I1204: Writing Design MATTY_MAIN_VHDL
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 27 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v" --vhdl "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd" --lib "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --out-sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v
Writing C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd
Netlister succeeded.

Netlister run-time: 13 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc" --sdf-file "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --report-file "C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc --sdf-file C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --report-file C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 31 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
