{"vcs1":{"timestamp_begin":1747235065.715125660, "rt":10.24, "ut":10.39, "st":0.63}}
{"vcselab":{"timestamp_begin":1747235076.045014713, "rt":0.39, "ut":0.27, "st":0.12}}
{"link":{"timestamp_begin":1747235076.502699532, "rt":0.46, "ut":0.19, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747235065.040668174}
{"VCS_COMP_START_TIME": 1747235065.040668174}
{"VCS_COMP_END_TIME": 1747235077.125058618}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486952}}
{"vcselab": {"peak_mem": 183884}}
