// Seed: 1954870528
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  generate
    if (id_16) begin
      wire id_22;
      assign id_13 = 1;
      wire id_23;
    end
  endgenerate
  assign id_15 = id_3;
endmodule
module module_1 (
    output supply1 id_0
);
  wire id_3;
  id_4 :
  assert property (@((id_2)) id_2)
  else assign id_3 = 1;
  assign id_3 = id_2;
  wire id_5;
  module_0(
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_3,
      id_3,
      id_5,
      id_5,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_5
  );
endmodule
