{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 20:37:24 2008 " "Info: Processing started: Thu Dec 18 20:37:24 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Multiplexer -c Multiplexer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Multiplexer -c Multiplexer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "s\[0\] y 12.369 ns Longest " "Info: Longest tpd from source pin \"s\[0\]\" to destination pin \"y\" is 12.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns s\[0\] 1 PIN PIN_T5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_T5; Fanout = 1; PIN Node = 's\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "Multiplexer.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/Mutiplexer/Multiplexer.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.297 ns) + CELL(0.590 ns) 7.362 ns y~110 2 COMB LC_X6_Y1_N5 1 " "Info: 2: + IC(5.297 ns) + CELL(0.590 ns) = 7.362 ns; Loc. = LC_X6_Y1_N5; Fanout = 1; COMB Node = 'y~110'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.887 ns" { s[0] y~110 } "NODE_NAME" } } { "Multiplexer.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/Mutiplexer/Multiplexer.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.114 ns) 7.892 ns y~111 3 COMB LC_X6_Y1_N4 1 " "Info: 3: + IC(0.416 ns) + CELL(0.114 ns) = 7.892 ns; Loc. = LC_X6_Y1_N4; Fanout = 1; COMB Node = 'y~111'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { y~110 y~111 } "NODE_NAME" } } { "Multiplexer.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/Mutiplexer/Multiplexer.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.369 ns) + CELL(2.108 ns) 12.369 ns y 4 PIN PIN_R10 0 " "Info: 4: + IC(2.369 ns) + CELL(2.108 ns) = 12.369 ns; Loc. = PIN_R10; Fanout = 0; PIN Node = 'y'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.477 ns" { y~111 y } "NODE_NAME" } } { "Multiplexer.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/Mutiplexer/Multiplexer.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.287 ns ( 34.66 % ) " "Info: Total cell delay = 4.287 ns ( 34.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.082 ns ( 65.34 % ) " "Info: Total interconnect delay = 8.082 ns ( 65.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.369 ns" { s[0] y~110 y~111 y } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.369 ns" { s[0] {} s[0]~out0 {} y~110 {} y~111 {} y {} } { 0.000ns 0.000ns 5.297ns 0.416ns 2.369ns } { 0.000ns 1.475ns 0.590ns 0.114ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "123 " "Info: Peak virtual memory: 123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 20:37:25 2008 " "Info: Processing ended: Thu Dec 18 20:37:25 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
