<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>scheduler_hls</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.939</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>0</Best-caseLatency>
            <Average-caseLatency>0</Average-caseLatency>
            <Worst-caseLatency>0</Worst-caseLatency>
            <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:10</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>82</FF>
            <LUT>675</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>scheduler_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>scheduler_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>scheduler_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>scheduler_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>scheduler_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>scheduler_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>cntrl_start</name>
            <Object>cntrl_start</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cntrl_reset_n</name>
            <Object>cntrl_reset_n</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cntrl_layer_idx</name>
            <Object>cntrl_layer_idx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cntrl_layer_idx_ap_vld</name>
            <Object>cntrl_layer_idx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cntrl_busy</name>
            <Object>cntrl_busy</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cntrl_busy_ap_vld</name>
            <Object>cntrl_busy</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cntrl_start_out</name>
            <Object>cntrl_start_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cntrl_start_out_ap_vld</name>
            <Object>cntrl_start_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_in_valid</name>
            <Object>axis_in_valid</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_in_last</name>
            <Object>axis_in_last</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_in_ready</name>
            <Object>axis_in_ready</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_in_ready_ap_vld</name>
            <Object>axis_in_ready</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_ready</name>
            <Object>wl_ready</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_start</name>
            <Object>wl_start</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_start_ap_vld</name>
            <Object>wl_start</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_addr_sel</name>
            <Object>wl_addr_sel</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_addr_sel_ap_vld</name>
            <Object>wl_addr_sel</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_layer</name>
            <Object>wl_layer</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_layer_ap_vld</name>
            <Object>wl_layer</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_head</name>
            <Object>wl_head</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_head_ap_vld</name>
            <Object>wl_head</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_tile</name>
            <Object>wl_tile</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_tile_ap_vld</name>
            <Object>wl_tile</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dma_done</name>
            <Object>dma_done</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>compute_ready</name>
            <Object>compute_ready</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>compute_done</name>
            <Object>compute_done</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>requant_ready</name>
            <Object>requant_ready</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>requant_done</name>
            <Object>requant_done</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>compute_start</name>
            <Object>compute_start</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>compute_start_ap_vld</name>
            <Object>compute_start</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>compute_op</name>
            <Object>compute_op</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>compute_op_ap_vld</name>
            <Object>compute_op</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>requant_start</name>
            <Object>requant_start</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>requant_start_ap_vld</name>
            <Object>requant_start</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>requant_op</name>
            <Object>requant_op</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>requant_op_ap_vld</name>
            <Object>requant_op</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_ready</name>
            <Object>stream_ready</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_start</name>
            <Object>stream_start</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_start_ap_vld</name>
            <Object>stream_start</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_done</name>
            <Object>stream_done</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>done</name>
            <Object>done</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>done_ap_vld</name>
            <Object>done</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>STATE</name>
            <Object>STATE</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>STATE_ap_vld</name>
            <Object>STATE</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>scheduler_hls</ModuleName>
            <BindInstances>add_ln356_fu_2042_p2 icmp_ln356_fu_2058_p2 xor_ln345_fu_2092_p2 or_ln345_fu_2098_p2 and_ln349_fu_2110_p2 xor_ln334_fu_2132_p2 or_ln334_fu_2138_p2 and_ln338_fu_2150_p2 xor_ln310_fu_2180_p2 or_ln310_fu_2186_p2 grp_fu_1866_p2 xor_ln320_fu_2210_p2 or_ln320_fu_2216_p2 grp_fu_1866_p2 xor_ln300_fu_2246_p2 or_ln300_fu_2252_p2 grp_fu_1866_p2 xor_ln286_fu_2280_p2 or_ln286_fu_2286_p2 and_ln290_fu_2298_p2 xor_ln275_fu_2320_p2 or_ln275_fu_2326_p2 and_ln279_fu_2338_p2 icmp_ln241_fu_2371_p2 xor_ln248_fu_2381_p2 or_ln248_fu_2387_p2 and_ln257_fu_2409_p2 and_ln262_fu_2419_p2 xor_ln268_fu_2425_p2 or_ln268_fu_2431_p2 or_ln268_1_fu_2437_p2 add_ln270_fu_2449_p2 xor_ln230_fu_2495_p2 or_ln230_fu_2501_p2 and_ln234_fu_2513_p2 xor_ln219_fu_2535_p2 or_ln219_fu_2541_p2 and_ln223_fu_2553_p2 and_ln192_fu_2649_p2 xor_ln366_fu_2665_p2 or_ln366_fu_2671_p2 and_ln369_fu_2683_p2 wl_head</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>scheduler_hls</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.939</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:10</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>82</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>675</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln356_fu_2042_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:356" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln356" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln356_fu_2058_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:356" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln356" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln345_fu_2092_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:345" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln345" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln345_fu_2098_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:345" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln345" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln349_fu_2110_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:349" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln349" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln334_fu_2132_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:334" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln334" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln334_fu_2138_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:334" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln334" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln338_fu_2150_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln338" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln310_fu_2180_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln310" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln310_fu_2186_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln310" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="grp_fu_1866_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:314" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln314" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln320_fu_2210_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:320" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln320" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln320_fu_2216_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:320" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln320" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="grp_fu_1866_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:324" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln324" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln300_fu_2246_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:300" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln300" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln300_fu_2252_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:300" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln300" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="grp_fu_1866_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:304" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln304" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln286_fu_2280_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:286" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln286" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln286_fu_2286_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:286" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln286" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln290_fu_2298_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln290" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln275_fu_2320_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:275" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln275" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln275_fu_2326_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:275" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln275" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln279_fu_2338_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:279" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln279" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln241_fu_2371_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln241" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln248_fu_2381_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:248" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln248" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln248_fu_2387_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:248" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln248" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln257_fu_2409_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:257" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln257" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln262_fu_2419_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:262" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln262" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln268_fu_2425_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:268" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln268" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln268_fu_2431_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:268" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln268" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln268_1_fu_2437_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:268" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln268_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln270_fu_2449_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:270" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln270" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln230_fu_2495_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln230_fu_2501_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_fu_2513_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln219_fu_2535_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:219" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln219" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln219_fu_2541_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:219" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln219" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln223_fu_2553_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln192_fu_2649_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln366_fu_2665_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:366" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln366" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln366_fu_2671_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:366" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln366" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln369_fu_2683_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:369" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln369" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="wl_head" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln149" VISIBLE="false"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="cntrl_start" index="0" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="cntrl_start" name="cntrl_start" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cntrl_reset_n" index="1" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="cntrl_reset_n" name="cntrl_reset_n" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cntrl_layer_idx" index="2" direction="out" srcType="unsigned int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="cntrl_layer_idx" name="cntrl_layer_idx" usage="data" direction="out"/>
                <hwRef type="port" interface="cntrl_layer_idx_ap_vld" name="cntrl_layer_idx_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cntrl_busy" index="3" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="cntrl_busy" name="cntrl_busy" usage="data" direction="out"/>
                <hwRef type="port" interface="cntrl_busy_ap_vld" name="cntrl_busy_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cntrl_start_out" index="4" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="cntrl_start_out" name="cntrl_start_out" usage="data" direction="out"/>
                <hwRef type="port" interface="cntrl_start_out_ap_vld" name="cntrl_start_out_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="axis_in_valid" index="5" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="axis_in_valid" name="axis_in_valid" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="axis_in_last" index="6" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="axis_in_last" name="axis_in_last" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="axis_in_ready" index="7" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="axis_in_ready" name="axis_in_ready" usage="data" direction="out"/>
                <hwRef type="port" interface="axis_in_ready_ap_vld" name="axis_in_ready_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wl_ready" index="8" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="wl_ready" name="wl_ready" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wl_start" index="9" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="wl_start" name="wl_start" usage="data" direction="out"/>
                <hwRef type="port" interface="wl_start_ap_vld" name="wl_start_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wl_addr_sel" index="10" direction="out" srcType="int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="wl_addr_sel" name="wl_addr_sel" usage="data" direction="out"/>
                <hwRef type="port" interface="wl_addr_sel_ap_vld" name="wl_addr_sel_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wl_layer" index="11" direction="out" srcType="int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="wl_layer" name="wl_layer" usage="data" direction="out"/>
                <hwRef type="port" interface="wl_layer_ap_vld" name="wl_layer_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wl_head" index="12" direction="out" srcType="int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="wl_head" name="wl_head" usage="data" direction="out"/>
                <hwRef type="port" interface="wl_head_ap_vld" name="wl_head_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wl_tile" index="13" direction="out" srcType="int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="wl_tile" name="wl_tile" usage="data" direction="out"/>
                <hwRef type="port" interface="wl_tile_ap_vld" name="wl_tile_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dma_done" index="14" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="dma_done" name="dma_done" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="compute_ready" index="15" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="compute_ready" name="compute_ready" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="compute_done" index="16" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="compute_done" name="compute_done" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="requant_ready" index="17" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="requant_ready" name="requant_ready" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="requant_done" index="18" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="requant_done" name="requant_done" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="compute_start" index="19" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="compute_start" name="compute_start" usage="data" direction="out"/>
                <hwRef type="port" interface="compute_start_ap_vld" name="compute_start_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="compute_op" index="20" direction="out" srcType="int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="compute_op" name="compute_op" usage="data" direction="out"/>
                <hwRef type="port" interface="compute_op_ap_vld" name="compute_op_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="requant_start" index="21" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="requant_start" name="requant_start" usage="data" direction="out"/>
                <hwRef type="port" interface="requant_start_ap_vld" name="requant_start_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="requant_op" index="22" direction="out" srcType="int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="requant_op" name="requant_op" usage="data" direction="out"/>
                <hwRef type="port" interface="requant_op_ap_vld" name="requant_op_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stream_ready" index="23" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="stream_ready" name="stream_ready" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stream_start" index="24" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="stream_start" name="stream_start" usage="data" direction="out"/>
                <hwRef type="port" interface="stream_start_ap_vld" name="stream_start_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stream_done" index="25" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="stream_done" name="stream_done" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="done" index="26" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="done" name="done" usage="data" direction="out"/>
                <hwRef type="port" interface="done_ap_vld" name="done_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="STATE" index="27" direction="out" srcType="SchedState&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="STATE" name="STATE" usage="data" direction="out"/>
                <hwRef type="port" interface="STATE_ap_vld" name="STATE_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="cntrl_start" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="cntrl_start">DATA</portMap>
            </portMaps>
            <ports>
                <port>cntrl_start</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cntrl_start"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cntrl_reset_n" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="cntrl_reset_n">DATA</portMap>
            </portMaps>
            <ports>
                <port>cntrl_reset_n</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cntrl_reset_n"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cntrl_layer_idx" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="cntrl_layer_idx">DATA</portMap>
            </portMaps>
            <ports>
                <port>cntrl_layer_idx</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cntrl_layer_idx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cntrl_busy" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="cntrl_busy">DATA</portMap>
            </portMaps>
            <ports>
                <port>cntrl_busy</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cntrl_busy"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cntrl_start_out" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="cntrl_start_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>cntrl_start_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cntrl_start_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="axis_in_valid" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="axis_in_valid">DATA</portMap>
            </portMaps>
            <ports>
                <port>axis_in_valid</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="axis_in_valid"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="axis_in_last" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="axis_in_last">DATA</portMap>
            </portMaps>
            <ports>
                <port>axis_in_last</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="axis_in_last"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="axis_in_ready" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="axis_in_ready">DATA</portMap>
            </portMaps>
            <ports>
                <port>axis_in_ready</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="axis_in_ready"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="wl_ready" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="wl_ready">DATA</portMap>
            </portMaps>
            <ports>
                <port>wl_ready</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="wl_ready"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="wl_start" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="wl_start">DATA</portMap>
            </portMaps>
            <ports>
                <port>wl_start</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="wl_start"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="wl_addr_sel" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="wl_addr_sel">DATA</portMap>
            </portMaps>
            <ports>
                <port>wl_addr_sel</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="wl_addr_sel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="wl_layer" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="wl_layer">DATA</portMap>
            </portMaps>
            <ports>
                <port>wl_layer</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="wl_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="wl_head" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="wl_head">DATA</portMap>
            </portMaps>
            <ports>
                <port>wl_head</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="wl_head"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="wl_tile" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="wl_tile">DATA</portMap>
            </portMaps>
            <ports>
                <port>wl_tile</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="wl_tile"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dma_done" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="dma_done">DATA</portMap>
            </portMaps>
            <ports>
                <port>dma_done</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="dma_done"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="compute_ready" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="compute_ready">DATA</portMap>
            </portMaps>
            <ports>
                <port>compute_ready</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="compute_ready"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="compute_done" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="compute_done">DATA</portMap>
            </portMaps>
            <ports>
                <port>compute_done</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="compute_done"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="requant_ready" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="requant_ready">DATA</portMap>
            </portMaps>
            <ports>
                <port>requant_ready</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="requant_ready"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="requant_done" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="requant_done">DATA</portMap>
            </portMaps>
            <ports>
                <port>requant_done</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="requant_done"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="compute_start" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="compute_start">DATA</portMap>
            </portMaps>
            <ports>
                <port>compute_start</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="compute_start"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="compute_op" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="compute_op">DATA</portMap>
            </portMaps>
            <ports>
                <port>compute_op</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="compute_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="requant_start" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="requant_start">DATA</portMap>
            </portMaps>
            <ports>
                <port>requant_start</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="requant_start"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="requant_op" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="requant_op">DATA</portMap>
            </portMaps>
            <ports>
                <port>requant_op</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="requant_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stream_ready" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="stream_ready">DATA</portMap>
            </portMaps>
            <ports>
                <port>stream_ready</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="stream_ready"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stream_start" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="stream_start">DATA</portMap>
            </portMaps>
            <ports>
                <port>stream_start</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="stream_start"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stream_done" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="stream_done">DATA</portMap>
            </portMaps>
            <ports>
                <port>stream_done</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="stream_done"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="done" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="done">DATA</portMap>
            </portMaps>
            <ports>
                <port>done</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="done"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="STATE" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="STATE">DATA</portMap>
            </portMaps>
            <ports>
                <port>STATE</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="STATE"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="STATE">ap_vld, out, 32</column>
                    <column name="axis_in_last">ap_none, in, 1</column>
                    <column name="axis_in_ready">ap_vld, out, 1</column>
                    <column name="axis_in_valid">ap_none, in, 1</column>
                    <column name="cntrl_busy">ap_vld, out, 1</column>
                    <column name="cntrl_layer_idx">ap_vld, out, 32</column>
                    <column name="cntrl_reset_n">ap_none, in, 1</column>
                    <column name="cntrl_start">ap_none, in, 1</column>
                    <column name="cntrl_start_out">ap_vld, out, 1</column>
                    <column name="compute_done">ap_none, in, 1</column>
                    <column name="compute_op">ap_vld, out, 32</column>
                    <column name="compute_ready">ap_none, in, 1</column>
                    <column name="compute_start">ap_vld, out, 1</column>
                    <column name="dma_done">ap_none, in, 1</column>
                    <column name="done">ap_vld, out, 1</column>
                    <column name="requant_done">ap_none, in, 1</column>
                    <column name="requant_op">ap_vld, out, 32</column>
                    <column name="requant_ready">ap_none, in, 1</column>
                    <column name="requant_start">ap_vld, out, 1</column>
                    <column name="stream_done">ap_none, in, 1</column>
                    <column name="stream_ready">ap_none, in, 1</column>
                    <column name="stream_start">ap_vld, out, 1</column>
                    <column name="wl_addr_sel">ap_vld, out, 32</column>
                    <column name="wl_head">ap_vld, out, 32</column>
                    <column name="wl_layer">ap_vld, out, 32</column>
                    <column name="wl_ready">ap_none, in, 1</column>
                    <column name="wl_start">ap_vld, out, 1</column>
                    <column name="wl_tile">ap_vld, out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="cntrl_start">in, bool</column>
                    <column name="cntrl_reset_n">in, bool</column>
                    <column name="cntrl_layer_idx">out, unsigned int&amp;</column>
                    <column name="cntrl_busy">out, bool&amp;</column>
                    <column name="cntrl_start_out">out, bool&amp;</column>
                    <column name="axis_in_valid">in, bool</column>
                    <column name="axis_in_last">in, bool</column>
                    <column name="axis_in_ready">out, bool&amp;</column>
                    <column name="wl_ready">in, bool</column>
                    <column name="wl_start">out, bool&amp;</column>
                    <column name="wl_addr_sel">out, int&amp;</column>
                    <column name="wl_layer">out, int&amp;</column>
                    <column name="wl_head">out, int&amp;</column>
                    <column name="wl_tile">out, int&amp;</column>
                    <column name="dma_done">in, bool</column>
                    <column name="compute_ready">in, bool</column>
                    <column name="compute_done">in, bool</column>
                    <column name="requant_ready">in, bool</column>
                    <column name="requant_done">in, bool</column>
                    <column name="compute_start">out, bool&amp;</column>
                    <column name="compute_op">out, int&amp;</column>
                    <column name="requant_start">out, bool&amp;</column>
                    <column name="requant_op">out, int&amp;</column>
                    <column name="stream_ready">in, bool</column>
                    <column name="stream_start">out, bool&amp;</column>
                    <column name="stream_done">in, bool</column>
                    <column name="done">out, bool&amp;</column>
                    <column name="STATE">out, SchedState&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="cntrl_start">cntrl_start, port</column>
                    <column name="cntrl_reset_n">cntrl_reset_n, port</column>
                    <column name="cntrl_layer_idx">cntrl_layer_idx, port</column>
                    <column name="cntrl_layer_idx">cntrl_layer_idx_ap_vld, port</column>
                    <column name="cntrl_busy">cntrl_busy, port</column>
                    <column name="cntrl_busy">cntrl_busy_ap_vld, port</column>
                    <column name="cntrl_start_out">cntrl_start_out, port</column>
                    <column name="cntrl_start_out">cntrl_start_out_ap_vld, port</column>
                    <column name="axis_in_valid">axis_in_valid, port</column>
                    <column name="axis_in_last">axis_in_last, port</column>
                    <column name="axis_in_ready">axis_in_ready, port</column>
                    <column name="axis_in_ready">axis_in_ready_ap_vld, port</column>
                    <column name="wl_ready">wl_ready, port</column>
                    <column name="wl_start">wl_start, port</column>
                    <column name="wl_start">wl_start_ap_vld, port</column>
                    <column name="wl_addr_sel">wl_addr_sel, port</column>
                    <column name="wl_addr_sel">wl_addr_sel_ap_vld, port</column>
                    <column name="wl_layer">wl_layer, port</column>
                    <column name="wl_layer">wl_layer_ap_vld, port</column>
                    <column name="wl_head">wl_head, port</column>
                    <column name="wl_head">wl_head_ap_vld, port</column>
                    <column name="wl_tile">wl_tile, port</column>
                    <column name="wl_tile">wl_tile_ap_vld, port</column>
                    <column name="dma_done">dma_done, port</column>
                    <column name="compute_ready">compute_ready, port</column>
                    <column name="compute_done">compute_done, port</column>
                    <column name="requant_ready">requant_ready, port</column>
                    <column name="requant_done">requant_done, port</column>
                    <column name="compute_start">compute_start, port</column>
                    <column name="compute_start">compute_start_ap_vld, port</column>
                    <column name="compute_op">compute_op, port</column>
                    <column name="compute_op">compute_op_ap_vld, port</column>
                    <column name="requant_start">requant_start, port</column>
                    <column name="requant_start">requant_start_ap_vld, port</column>
                    <column name="requant_op">requant_op, port</column>
                    <column name="requant_op">requant_op_ap_vld, port</column>
                    <column name="stream_ready">stream_ready, port</column>
                    <column name="stream_start">stream_start, port</column>
                    <column name="stream_start">stream_start_ap_vld, port</column>
                    <column name="stream_done">stream_done, port</column>
                    <column name="done">done, port</column>
                    <column name="done">done_ap_vld, port</column>
                    <column name="STATE">STATE, port</column>
                    <column name="STATE">STATE_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:74" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = st"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:76" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = layer_idx"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:80" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = attn_started"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:82" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = attn_done"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:84" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = attn_group_done"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:88" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = concat_started"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:92" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = outproj_started"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:94" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = wo_tile"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:96" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = wo_dma_busy"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:98" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = wo_comp_busy"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:102" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = resid0_started"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:106" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = ln0_started"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:111" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = ffn_stage"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:113" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = ffn_started"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:117" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = resid1_started"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:121" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = ln1_started"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:125" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = stream_started"/>
    </PragmaReport>
</profile>

