$comment
	File created using the following command:
		vcd file b16bit_latch.msim.vcd -direction
$end
$date
	Thu Nov 03 20:55:00 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module b16bit_latch_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 16 " reginput [15:0] $end
$var wire 1 # regout [15] $end
$var wire 1 $ regout [14] $end
$var wire 1 % regout [13] $end
$var wire 1 & regout [12] $end
$var wire 1 ' regout [11] $end
$var wire 1 ( regout [10] $end
$var wire 1 ) regout [9] $end
$var wire 1 * regout [8] $end
$var wire 1 + regout [7] $end
$var wire 1 , regout [6] $end
$var wire 1 - regout [5] $end
$var wire 1 . regout [4] $end
$var wire 1 / regout [3] $end
$var wire 1 0 regout [2] $end
$var wire 1 1 regout [1] $end
$var wire 1 2 regout [0] $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var tri1 1 6 devclrn $end
$var tri1 1 7 devpor $end
$var tri1 1 8 devoe $end
$var wire 1 9 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 : reginput[15]~input_o $end
$var wire 1 ; clock~input_o $end
$var wire 1 < inst1|inst4~combout $end
$var wire 1 = reginput[14]~input_o $end
$var wire 1 > inst1|inst9~combout $end
$var wire 1 ? reginput[13]~input_o $end
$var wire 1 @ inst1|inst3~combout $end
$var wire 1 A reginput[12]~input_o $end
$var wire 1 B inst1|inst8~combout $end
$var wire 1 C reginput[11]~input_o $end
$var wire 1 D inst1|inst2~combout $end
$var wire 1 E reginput[10]~input_o $end
$var wire 1 F inst1|inst7~combout $end
$var wire 1 G reginput[9]~input_o $end
$var wire 1 H inst1|inst1~combout $end
$var wire 1 I reginput[8]~input_o $end
$var wire 1 J inst1|inst~combout $end
$var wire 1 K reginput[7]~input_o $end
$var wire 1 L inst|inst4~combout $end
$var wire 1 M reginput[6]~input_o $end
$var wire 1 N inst|inst9~combout $end
$var wire 1 O reginput[5]~input_o $end
$var wire 1 P inst|inst3~combout $end
$var wire 1 Q reginput[4]~input_o $end
$var wire 1 R inst|inst8~combout $end
$var wire 1 S reginput[3]~input_o $end
$var wire 1 T inst|inst2~combout $end
$var wire 1 U reginput[2]~input_o $end
$var wire 1 V inst|inst7~combout $end
$var wire 1 W reginput[1]~input_o $end
$var wire 1 X inst|inst1~combout $end
$var wire 1 Y reginput[0]~input_o $end
$var wire 1 Z inst|inst~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
03
14
x5
16
17
18
09
0:
0;
x<
0=
x>
0?
x@
0A
xB
0C
xD
0E
xF
0G
xH
0I
xJ
0K
xL
0M
xN
0O
xP
0Q
xR
0S
xT
0U
xV
0W
xX
0Y
xZ
$end
#10000
1!
b1000000000000000 "
b1100000000000000 "
b1110000000000000 "
b1111000000000000 "
b1111100000000000 "
b1111110000000000 "
b1111111000000000 "
b1111111100000000 "
b1111111110000000 "
b1111111111000000 "
b1111111111100000 "
b1111111111110000 "
b1111111111111000 "
b1111111111111100 "
b1111111111111110 "
b1111111111111111 "
1;
1Y
1W
1U
1S
1Q
1O
1M
1K
1I
1G
1E
1C
1A
1?
1=
1:
1<
1>
1@
1B
1D
1F
1H
1J
1L
1N
1P
1R
1T
1V
1X
1Z
12
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
#20000
0!
0;
#40000
b111111111111111 "
b11111111111111 "
b1111111111111 "
b111111111111 "
b11111111111 "
b1111111111 "
b111111111 "
b11111111 "
b1111111 "
b111111 "
b11111 "
b1111 "
b111 "
b11 "
b1 "
b0 "
0Y
0W
0U
0S
0Q
0O
0M
0K
0I
0G
0E
0C
0A
0?
0=
0:
