==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.obs-studiodepslibcaptionsrceia608_from_utf8.c__eia608_from_utf8_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:01:11 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14290 ; free virtual = 43794
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:01:11 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14290 ; free virtual = 43794
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:01:13 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14289 ; free virtual = 43793
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:01:13 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14288 ; free virtual = 43792
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:01:13 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14269 ; free virtual = 43773
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:01:17 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14234 ; free virtual = 43738
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing '_eia608_from_utf8' ...
WARNING: [SYN 201-103] Top function name '_eia608_from_utf8' is not a legal RTL name.
WARNING: [SYN 201-103] Top function name '_eia608_from_utf8' is not a legal RTL name and is changed to 'p_eia608_from_utf8'; this may result in automatic C/RTL co-simulation failure.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_eia608_from_utf8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 77.73 seconds; current allocated memory: 123.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 134.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_eia608_from_utf8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_eia608_from_utf8/s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'p_eia608_from_utf8' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_eia608_from_utf8'.
INFO: [HLS 200-111]  Elapsed time: 3.18 seconds; current allocated memory: 135.474 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:26 . Memory (MB): peak = 912.457 ; gain = 212.137 ; free physical = 14211 ; free virtual = 43719
INFO: [VHDL 208-304] Generating VHDL RTL for p_eia608_from_utf8.
INFO: [VLOG 209-307] Generating Verilog RTL for p_eia608_from_utf8.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.obs-studiodepslibcaptionsrceia608_from_utf8.c__eia608_from_utf8_with_main.c/sol'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.obs-studiodepslibcaptionsrceia608_from_utf8.c__eia608_from_utf8_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:01:52 . Memory (MB): peak = 912.457 ; gain = 212.137 ; free physical = 14227 ; free virtual = 43735
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:01:52 . Memory (MB): peak = 912.457 ; gain = 212.137 ; free physical = 14227 ; free virtual = 43735
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:01:54 . Memory (MB): peak = 912.457 ; gain = 212.137 ; free physical = 14228 ; free virtual = 43735
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:01:54 . Memory (MB): peak = 912.457 ; gain = 212.137 ; free physical = 14228 ; free virtual = 43735
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:01:54 . Memory (MB): peak = 912.457 ; gain = 212.137 ; free physical = 14228 ; free virtual = 43735
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:01:59 . Memory (MB): peak = 912.457 ; gain = 212.137 ; free physical = 14211 ; free virtual = 43718
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing '_eia608_from_utf8' ...
WARNING: [SYN 201-103] Top function name '_eia608_from_utf8' is not a legal RTL name.
WARNING: [SYN 201-103] Top function name '_eia608_from_utf8' is not a legal RTL name and is changed to 'p_eia608_from_utf8'; this may result in automatic C/RTL co-simulation failure.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_eia608_from_utf8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.52 seconds; current allocated memory: 150.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 161.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_eia608_from_utf8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_eia608_from_utf8/s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'p_eia608_from_utf8' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_eia608_from_utf8'.
INFO: [HLS 200-111]  Elapsed time: 3.16 seconds; current allocated memory: 162.164 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:02:07 . Memory (MB): peak = 912.457 ; gain = 212.137 ; free physical = 14203 ; free virtual = 43711
INFO: [VHDL 208-304] Generating VHDL RTL for p_eia608_from_utf8.
INFO: [VLOG 209-307] Generating Verilog RTL for p_eia608_from_utf8.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.obs-studiolibobsobs-cocoa.c_obs_key_from_virtual_key_with_main.c'.
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.obs-studiolibobsobs-cocoa.c_obs_key_from_virtual_key_with_main.c/sol'.
