---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/include/include/llvm/include/llvm/mc/mcregisterinfo-h
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `MCRegisterInfo.h` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="llvm/ADT/DenseMap.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/adt/densemap-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/ADT/iterator.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/adt/iterator-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/ADT/iterator_range.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/adt/iterator-range-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/LaneBitmask.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/lanebitmask-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCRegister.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcregister-h"
  isLocal="true" />
<IncludesListItem
  filePath="cassert"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="cstdint"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="iterator"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="utility"
  permalink=""
  isLocal="false" />
</IncludesList>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm">llvm</a></>}>
This is an optimization pass for GlobalISel generic memory operations. <a href="/docs/api/namespaces/llvm/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a></>}>
<a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a> - Base class of <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a>. <a href="/docs/api/classes/llvm/mcregisterclass/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mcregisterdesc">MCRegisterDesc</a></>}>
<a href="/docs/api/structs/llvm/mcregisterdesc">MCRegisterDesc</a> - This record contains information about a particular register. <a href="/docs/api/structs/llvm/mcregisterdesc/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a></>}>
<a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> base class - We assume that the target defines a static array of <a href="/docs/api/structs/llvm/mcregisterdesc">MCRegisterDesc</a> objects that represent all of the machine registers that the target has. <a href="/docs/api/classes/llvm/mcregisterinfo/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mcregisterinfo/dwarfllvmregpair">DwarfLLVMRegPair</a></>}>
<a href="/docs/api/structs/llvm/mcregisterinfo/dwarfllvmregpair">DwarfLLVMRegPair</a> - Emitted by tablegen so Dwarf&lt;-&gt;LLVM reg mappings can be performed with a binary search. <a href="/docs/api/structs/llvm/mcregisterinfo/dwarfllvmregpair/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mcregisterinfo/difflistiterator">DiffListIterator</a></>}>
Iterator class that can traverse the differentially encoded values in DiffLists. <a href="/docs/api/classes/llvm/mcregisterinfo/difflistiterator/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mcsubregiterator">MCSubRegIterator</a></>}>
<a href="/docs/api/classes/llvm/mcsubregiterator">MCSubRegIterator</a> enumerates all sub-registers of Reg. <a href="/docs/api/classes/llvm/mcsubregiterator/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mcsubregindexiterator">MCSubRegIndexIterator</a></>}>
Iterator that enumerates the sub-registers of a Reg and the associated sub-register indices. <a href="/docs/api/classes/llvm/mcsubregindexiterator/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mcsuperregiterator">MCSuperRegIterator</a></>}>
<a href="/docs/api/classes/llvm/mcsuperregiterator">MCSuperRegIterator</a> enumerates all super-registers of Reg. <a href="/docs/api/classes/llvm/mcsuperregiterator/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mcregunititerator">MCRegUnitIterator</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mcregunitmaskiterator">MCRegUnitMaskIterator</a></>}>
<a href="/docs/api/classes/llvm/mcregunitmaskiterator">MCRegUnitMaskIterator</a> enumerates a list of register units and their associated lane masks for Reg. <a href="/docs/api/classes/llvm/mcregunitmaskiterator/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mcregunitrootiterator">MCRegUnitRootIterator</a></>}>
<a href="/docs/api/classes/llvm/mcregunitrootiterator">MCRegUnitRootIterator</a> enumerates the root registers of a register unit. <a href="/docs/api/classes/llvm/mcregunitrootiterator/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mcregaliasiterator">MCRegAliasIterator</a></>}>
<a href="/docs/api/classes/llvm/mcregaliasiterator">MCRegAliasIterator</a> enumerates all registers aliasing Reg. <a href="/docs/api/classes/llvm/mcregaliasiterator/#details">More...</a>
</MembersIndexItem>

</MembersIndex>


## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><span class="doxyHighlightComment">//===- MC/MCRegisterInfo.h - Target Register Description --------&#42;- C++ -&#42;-===//</span></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><span class="doxyHighlightComment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><span class="doxyHighlightComment">// See https://llvm.org/LICENSE.txt for license information.</span></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><span class="doxyHighlightComment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><span class="doxyHighlightComment">// This file describes an abstract interface used to get information about a</span></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><span class="doxyHighlightComment">// target machines register file.  This information is used for a variety of</span></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><span class="doxyHighlightComment">// purposed, especially register allocation.</span></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><span class="doxyHighlightPreprocessor">#ifndef LLVM&#95;MC&#95;MCREGISTERINFO&#95;H</span></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><span class="doxyHighlightPreprocessor">#define LLVM&#95;MC&#95;MCREGISTERINFO&#95;H</span></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/adt/densemap-h">llvm/ADT/DenseMap.h</a>&quot;</span></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/adt/iterator-h">llvm/ADT/iterator.h</a>&quot;</span></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/adt/iterator-range-h">llvm/ADT/iterator&#95;range.h</a>&quot;</span></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/lanebitmask-h">llvm/MC/LaneBitmask.h</a>&quot;</span></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcregister-h">llvm/MC/MCRegister.h</a>&quot;</span></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><span class="doxyHighlightPreprocessor">#include &lt;cassert&gt;</span></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><span class="doxyHighlightPreprocessor">#include &lt;cstdint&gt;</span></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><span class="doxyHighlightPreprocessor">#include &lt;iterator&gt;</span></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><span class="doxyHighlightPreprocessor">#include &lt;utility&gt;</span></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><span class="doxyHighlightKeyword">namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm">llvm</a> &#123;</span></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29"></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregunititerator">MCRegUnitIterator</a>;</span></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcsubregiterator">MCSubRegIterator</a>;</span></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcsuperregiterator">MCSuperRegIterator</a>;</span></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33"></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34"><span class="doxyHighlightComment">/// MCRegisterClass - Base class of TargetRegisterClass.</span></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35" lineLink="/docs/api/classes/llvm/mcregisterclass"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a> &#123;</span></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37" lineLink="/docs/api/classes/llvm/mcregisterclass/#a586c359a2e802ecdaa02c33663ef6542"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregisterclass/#a586c359a2e802ecdaa02c33663ef6542">iterator</a> = </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a>&#42;;</span></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38" lineLink="/docs/api/classes/llvm/mcregisterclass/#afb10dbb457e8263cdfae953b33001606"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregisterclass/#afb10dbb457e8263cdfae953b33001606">const&#95;iterator</a> = </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a>&#42;;</span></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39"></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40" lineLink="/docs/api/classes/llvm/mcregisterclass/#aed8be8a31de5f5e1a7233cf88ec67027"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#a586c359a2e802ecdaa02c33663ef6542">iterator</a> <a href="/docs/api/classes/llvm/mcregisterclass/#aed8be8a31de5f5e1a7233cf88ec67027">RegsBegin</a>;</span></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41" lineLink="/docs/api/classes/llvm/mcregisterclass/#ad19f5f9b6ec38f68dff4186e01fd544e"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> uint8&#95;t &#42;</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#ad19f5f9b6ec38f68dff4186e01fd544e">RegSet</a>;</span></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42" lineLink="/docs/api/classes/llvm/mcregisterclass/#a13b668dfdde073e843400eacff4e9188"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> uint32&#95;t <a href="/docs/api/classes/llvm/mcregisterclass/#a13b668dfdde073e843400eacff4e9188">NameIdx</a>;</span></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43" lineLink="/docs/api/classes/llvm/mcregisterclass/#afc7be341b51f3dbc8422f5cc78cdd812"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> uint16&#95;t <a href="/docs/api/classes/llvm/mcregisterclass/#afc7be341b51f3dbc8422f5cc78cdd812">RegsSize</a>;</span></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44" lineLink="/docs/api/classes/llvm/mcregisterclass/#a914a43f0a5015c097a33567d0915b829"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> uint16&#95;t <a href="/docs/api/classes/llvm/mcregisterclass/#a914a43f0a5015c097a33567d0915b829">RegSetSize</a>;</span></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45" lineLink="/docs/api/classes/llvm/mcregisterclass/#a880c6fef0e8ef11412a3dcceb4d606d7"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> uint16&#95;t <a href="/docs/api/classes/llvm/mcregisterclass/#a880c6fef0e8ef11412a3dcceb4d606d7">ID</a>;</span></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46" lineLink="/docs/api/classes/llvm/mcregisterclass/#a6ef5c489629436fd021d294373bfdc3a"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> uint16&#95;t <a href="/docs/api/classes/llvm/mcregisterclass/#a6ef5c489629436fd021d294373bfdc3a">RegSizeInBits</a>;</span></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47" lineLink="/docs/api/classes/llvm/mcregisterclass/#af5b822b1c0a4d19f19a6ff7bb6566052"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> int8&#95;t <a href="/docs/api/classes/llvm/mcregisterclass/#af5b822b1c0a4d19f19a6ff7bb6566052">CopyCost</a>;</span></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48" lineLink="/docs/api/classes/llvm/mcregisterclass/#a01c82e023d72eda9e5dc3909e8fdcff2"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#a01c82e023d72eda9e5dc3909e8fdcff2">Allocatable</a>;</span></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49" lineLink="/docs/api/classes/llvm/mcregisterclass/#a7cd07350f932c31bce93d4b0355a57b4"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#a7cd07350f932c31bce93d4b0355a57b4">BaseClass</a>;</span></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51"><span class="doxyHighlightComment">  /// getID() - Return the register class ID number.</span></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"><span class="doxyHighlightComment">  ///</span></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53" lineLink="/docs/api/classes/llvm/mcregisterclass/#a2e62a0441086f18af773153241b2df44"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#a2e62a0441086f18af773153241b2df44">getID</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#a880c6fef0e8ef11412a3dcceb4d606d7">ID</a>; &#125;</span></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54"></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55"><span class="doxyHighlightComment">  /// begin/end - Return all of the registers in this class.</span></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56"><span class="doxyHighlightComment">  ///</span></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57" lineLink="/docs/api/classes/llvm/mcregisterclass/#acd76087d4ef26ee84843162fe508b606"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregisterclass/#a586c359a2e802ecdaa02c33663ef6542">iterator</a>       <a href="/docs/api/classes/llvm/mcregisterclass/#acd76087d4ef26ee84843162fe508b606">begin</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#aed8be8a31de5f5e1a7233cf88ec67027">RegsBegin</a>; &#125;</span></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58" lineLink="/docs/api/classes/llvm/mcregisterclass/#af3a3e0220e065a66cab155a3cab82512"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregisterclass/#a586c359a2e802ecdaa02c33663ef6542">iterator</a>         <a href="/docs/api/classes/llvm/mcregisterclass/#af3a3e0220e065a66cab155a3cab82512">end</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#aed8be8a31de5f5e1a7233cf88ec67027">RegsBegin</a> + <a href="/docs/api/classes/llvm/mcregisterclass/#afc7be341b51f3dbc8422f5cc78cdd812">RegsSize</a>; &#125;</span></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59"></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60"><span class="doxyHighlightComment">  /// getNumRegs - Return the number of registers in this class.</span></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61"><span class="doxyHighlightComment">  ///</span></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62" lineLink="/docs/api/classes/llvm/mcregisterclass/#ab3e36b5a127a81ce85422157ebb4049a"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#ab3e36b5a127a81ce85422157ebb4049a">getNumRegs</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#afc7be341b51f3dbc8422f5cc78cdd812">RegsSize</a>; &#125;</span></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63"></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64"><span class="doxyHighlightComment">  /// getRegister - Return the specified register in the class.</span></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65"><span class="doxyHighlightComment">  ///</span></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66" lineLink="/docs/api/classes/llvm/mcregisterclass/#ac33acd2efcc170ca04a2229d8c365629"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#ac33acd2efcc170ca04a2229d8c365629">getRegister</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> i)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(i &lt; <a href="/docs/api/classes/llvm/mcregisterclass/#ab3e36b5a127a81ce85422157ebb4049a">getNumRegs</a>() &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;Register number out of range!&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#aed8be8a31de5f5e1a7233cf88ec67027">RegsBegin</a>&#91;i&#93;;</span></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70"></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71"><span class="doxyHighlightComment">  /// contains - Return true if the specified register is included in this</span></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72"><span class="doxyHighlightComment">  /// register class.  This does not include virtual registers.</span></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73" lineLink="/docs/api/classes/llvm/mcregisterclass/#ad183dc79953e350b769b1dcfda4f0f1c"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> RegNo = <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>.id();</span></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> InByte = RegNo % 8;</span></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Byte = RegNo / 8;</span></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Byte &gt;= <a href="/docs/api/classes/llvm/mcregisterclass/#a914a43f0a5015c097a33567d0915b829">RegSetSize</a>)</span></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/mcregisterclass/#ad19f5f9b6ec38f68dff4186e01fd544e">RegSet</a>&#91;Byte&#93; &amp; (1 &lt;&lt; InByte)) != 0;</span></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82"><span class="doxyHighlightComment">  /// contains - Return true if both registers are in this class.</span></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83" lineLink="/docs/api/classes/llvm/mcregisterclass/#a9196984a533f399b73acb14ccbfc2c45"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#a9196984a533f399b73acb14ccbfc2c45">contains</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg1, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg2)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(Reg1) &amp;&amp; <a href="/docs/api/classes/llvm/mcregisterclass/#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(Reg2);</span></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87"><span class="doxyHighlightComment">  /// Return the size of the physical register in bits if we are able to</span></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88"><span class="doxyHighlightComment">  /// determine it. This always returns zero for registers of targets that use</span></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89"><span class="doxyHighlightComment">  /// HW modes, as we need more information to determine the size of registers</span></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90"><span class="doxyHighlightComment">  /// in such cases. Use TargetRegisterInfo to cover them.</span></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91" lineLink="/docs/api/classes/llvm/mcregisterclass/#a81306723e906210edb0b568827749035"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#a81306723e906210edb0b568827749035">getSizeInBits</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#a6ef5c489629436fd021d294373bfdc3a">RegSizeInBits</a>; &#125;</span></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92"></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93"><span class="doxyHighlightComment">  /// getCopyCost - Return the cost of copying a value between two registers in</span></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94"><span class="doxyHighlightComment">  /// this class. A negative number means the register class is very expensive</span></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"><span class="doxyHighlightComment">  /// to copy e.g. status flag register classes.</span></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96" lineLink="/docs/api/classes/llvm/mcregisterclass/#aee857c8ace16151063b1e57e3f8208c3"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#aee857c8ace16151063b1e57e3f8208c3">getCopyCost</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#af5b822b1c0a4d19f19a6ff7bb6566052">CopyCost</a>; &#125;</span></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97"></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98"><span class="doxyHighlightComment">  /// isAllocatable - Return true if this register class may be used to create</span></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99"><span class="doxyHighlightComment">  /// virtual registers.</span></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100" lineLink="/docs/api/classes/llvm/mcregisterclass/#a46baa0c512639be98bd9e54fa5c5c0a5"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#a46baa0c512639be98bd9e54fa5c5c0a5">isAllocatable</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#a01c82e023d72eda9e5dc3909e8fdcff2">Allocatable</a>; &#125;</span></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101"></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102"><span class="doxyHighlightComment">  /// Return true if this register class has a defined BaseClassOrder.</span></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103" lineLink="/docs/api/classes/llvm/mcregisterclass/#ae6b97528277ad50cfd2752a0a18d74a8"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#ae6b97528277ad50cfd2752a0a18d74a8">isBaseClass</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass/#a7cd07350f932c31bce93d4b0355a57b4">BaseClass</a>; &#125;</span></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105"></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106"><span class="doxyHighlightComment">/// MCRegisterDesc - This record contains information about a particular</span></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107"><span class="doxyHighlightComment">/// register.  The SubRegs field is a zero terminated array of registers that</span></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108"><span class="doxyHighlightComment">/// are sub-registers of the specific register, e.g. AL, AH are sub-registers</span></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109"><span class="doxyHighlightComment">/// of AX. The SuperRegs field is a zero terminated array of registers that are</span></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110"><span class="doxyHighlightComment">/// super-registers of the specific register, e.g. RAX, EAX, are</span></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111"><span class="doxyHighlightComment">/// super-registers of AX.</span></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112"><span class="doxyHighlightComment">///</span></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113" lineLink="/docs/api/structs/llvm/mcregisterdesc"><span class="doxyHighlightKeyword">struct </span><span class="doxyHighlight"><a href="/docs/api/structs/llvm/mcregisterdesc">MCRegisterDesc</a> &#123;</span></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114" lineLink="/docs/api/structs/llvm/mcregisterdesc/#a8ddd79e928fa782c64a2f78c9497559e"><span class="doxyHighlight">  uint32&#95;t <a href="/docs/api/structs/llvm/mcregisterdesc/#a8ddd79e928fa782c64a2f78c9497559e">Name</a>;      </span><span class="doxyHighlightComment">// Printable name for the reg (for debugging)</span></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115" lineLink="/docs/api/structs/llvm/mcregisterdesc/#a648f2d554c90e186da59a7443ecd3be2"><span class="doxyHighlight">  uint32&#95;t <a href="/docs/api/structs/llvm/mcregisterdesc/#a648f2d554c90e186da59a7443ecd3be2">SubRegs</a>;   </span><span class="doxyHighlightComment">// Sub-register set, described above</span></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116" lineLink="/docs/api/structs/llvm/mcregisterdesc/#a33e3fa0aa6155242492713170ed484b4"><span class="doxyHighlight">  uint32&#95;t <a href="/docs/api/structs/llvm/mcregisterdesc/#a33e3fa0aa6155242492713170ed484b4">SuperRegs</a>; </span><span class="doxyHighlightComment">// Super-register set, described above</span></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117"></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Offset into MCRI::SubRegIndices of a list of sub-register indices for each</span></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// sub-register in SubRegs.</span></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120" lineLink="/docs/api/structs/llvm/mcregisterdesc/#ad61c747e243c73c0e6b6a0cfcc4a45ad"><span class="doxyHighlight">  uint32&#95;t <a href="/docs/api/structs/llvm/mcregisterdesc/#ad61c747e243c73c0e6b6a0cfcc4a45ad">SubRegIndices</a>;</span></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121"></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Points to the list of register units. The low bits hold the first regunit</span></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// number, the high bits hold an offset into DiffLists. See MCRegUnitIterator.</span></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124" lineLink="/docs/api/structs/llvm/mcregisterdesc/#ab2c316d713c43cf1e464c319c20a0bd4"><span class="doxyHighlight">  uint32&#95;t <a href="/docs/api/structs/llvm/mcregisterdesc/#ab2c316d713c43cf1e464c319c20a0bd4">RegUnits</a>;</span></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125"></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126"><span class="doxyHighlightComment">  /// Index into list with lane mask sequences. The sequence contains a lanemask</span></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127"><span class="doxyHighlightComment">  /// for every register unit.</span></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128" lineLink="/docs/api/structs/llvm/mcregisterdesc/#a89ab0e2b454e61308937accfba0833e6"><span class="doxyHighlight">  uint16&#95;t <a href="/docs/api/structs/llvm/mcregisterdesc/#a89ab0e2b454e61308937accfba0833e6">RegUnitLaneMasks</a>;</span></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129"></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Is true for constant registers.</span></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131" lineLink="/docs/api/structs/llvm/mcregisterdesc/#ac40b431484abe6abeb1d37e50dcfd3ea"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcregisterdesc/#ac40b431484abe6abeb1d37e50dcfd3ea">IsConstant</a>;</span></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132"></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Is true for artificial registers.</span></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134" lineLink="/docs/api/structs/llvm/mcregisterdesc/#adba859b2f782736e5c0b036a0324486f"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcregisterdesc/#adba859b2f782736e5c0b036a0324486f">IsArtificial</a>;</span></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136"></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137"><span class="doxyHighlightComment">/// MCRegisterInfo base class - We assume that the target defines a static</span></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138"><span class="doxyHighlightComment">/// array of MCRegisterDesc objects that represent all of the machine</span></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139"><span class="doxyHighlightComment">/// registers that the target has.  As such, we simply have to track a pointer</span></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140"><span class="doxyHighlightComment">/// to this array so that we can turn register number into a register</span></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141"><span class="doxyHighlightComment">/// descriptor.</span></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142"><span class="doxyHighlightComment">///</span></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143"><span class="doxyHighlightComment">/// Note this class is designed to be a base class of TargetRegisterInfo, which</span></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144"><span class="doxyHighlightComment">/// is the interface used by codegen. However, specific targets &#42;should never&#42;</span></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145"><span class="doxyHighlightComment">/// specialize this class. MCRegisterInfo should only contain getters to access</span></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146"><span class="doxyHighlightComment">/// TableGen generated physical register data. It must not be extended with</span></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147"><span class="doxyHighlightComment">/// virtual methods.</span></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148"><span class="doxyHighlightComment">///</span></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149" lineLink="/docs/api/classes/llvm/mcregisterinfo"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#123;</span></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a2e6b96b6675dc76cace9e66fe7a5d829"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregisterinfo/#a2e6b96b6675dc76cace9e66fe7a5d829">regclass&#95;iterator</a> = </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a> &#42;;</span></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153"><span class="doxyHighlightComment">  /// DwarfLLVMRegPair - Emitted by tablegen so Dwarf&lt;-&gt;LLVM reg mappings can be</span></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154"><span class="doxyHighlightComment">  /// performed with a binary search.</span></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155" lineLink="/docs/api/structs/llvm/mcregisterinfo/dwarfllvmregpair"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">struct </span><span class="doxyHighlight"><a href="/docs/api/structs/llvm/mcregisterinfo/dwarfllvmregpair">DwarfLLVMRegPair</a> &#123;</span></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156" lineLink="/docs/api/structs/llvm/mcregisterinfo/dwarfllvmregpair/#a7f4e513f63bb708c94edb445b3d2152f"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcregisterinfo/dwarfllvmregpair/#a7f4e513f63bb708c94edb445b3d2152f">FromReg</a>;</span></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157" lineLink="/docs/api/structs/llvm/mcregisterinfo/dwarfllvmregpair/#a899252d3695b6b26deaaf15b218fe181"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcregisterinfo/dwarfllvmregpair/#a899252d3695b6b26deaaf15b218fe181">ToReg</a>;</span></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158"></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159" lineLink="/docs/api/structs/llvm/mcregisterinfo/dwarfllvmregpair/#a7647f42a0e2833ea9b4c151732b642a9"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcregisterinfo/dwarfllvmregpair/#a7647f42a0e2833ea9b4c151732b642a9">operator&lt;</a>(<a href="/docs/api/structs/llvm/mcregisterinfo/dwarfllvmregpair">DwarfLLVMRegPair</a> <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86partialreduction-cpp/#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcregisterinfo/dwarfllvmregpair/#a7f4e513f63bb708c94edb445b3d2152f">FromReg</a> &lt; <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86partialreduction-cpp/#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>.FromReg; &#125;</span></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160"><span class="doxyHighlight">  &#125;;</span></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161"></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162"><span class="doxyHighlightKeyword">private</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcregisterdesc">MCRegisterDesc</a> &#42;<a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>;                 </span><span class="doxyHighlightComment">// Pointer to the descriptor array</span></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> NumRegs;                           </span><span class="doxyHighlightComment">// Number of entries in the array</span></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvframelowering-cpp/#adb9ddd77a3cbc6e719b2ff77e0a2efcf">RAReg</a>;                           </span><span class="doxyHighlightComment">// Return address register</span></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PCReg;                           </span><span class="doxyHighlightComment">// Program counter register</span></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a> &#42;Classes;             </span><span class="doxyHighlightComment">// Pointer to the regclass array</span></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> NumClasses;                        </span><span class="doxyHighlightComment">// Number of entries in the array</span></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> NumRegUnits;                       </span><span class="doxyHighlightComment">// Number of regunits.</span></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> (&#42;RegUnitRoots)&#91;2&#93;;         </span><span class="doxyHighlightComment">// Pointer to regunit root table.</span></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> int16&#95;t &#42;DiffLists;                   </span><span class="doxyHighlightComment">// Pointer to the difflists array</span></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a> &#42;RegUnitMaskSequences;    </span><span class="doxyHighlightComment">// Pointer to lane mask sequences</span></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173"><span class="doxyHighlight">                                              </span><span class="doxyHighlightComment">// for register units.</span></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">char</span><span class="doxyHighlight"> &#42;RegStrings;                     </span><span class="doxyHighlightComment">// Pointer to the string table.</span></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">char</span><span class="doxyHighlight"> &#42;RegClassStrings;                </span><span class="doxyHighlightComment">// Pointer to the class strings.</span></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> uint16&#95;t &#42;SubRegIndices;              </span><span class="doxyHighlightComment">// Pointer to the subreg lookup</span></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177"><span class="doxyHighlight">                                              </span><span class="doxyHighlightComment">// array.</span></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> NumSubRegIndices;                  </span><span class="doxyHighlightComment">// Number of subreg indices.</span></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> uint16&#95;t &#42;RegEncodingTable;           </span><span class="doxyHighlightComment">// Pointer to array of register</span></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180"><span class="doxyHighlight">                                              </span><span class="doxyHighlightComment">// encodings.</span></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> L2DwarfRegsSize;</span></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> EHL2DwarfRegsSize;</span></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Dwarf2LRegsSize;</span></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> EHDwarf2LRegsSize;</span></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> DwarfLLVMRegPair &#42;L2DwarfRegs;        </span><span class="doxyHighlightComment">// LLVM to Dwarf regs mapping</span></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> DwarfLLVMRegPair &#42;EHL2DwarfRegs;      </span><span class="doxyHighlightComment">// LLVM to Dwarf regs mapping EH</span></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> DwarfLLVMRegPair &#42;Dwarf2LRegs;        </span><span class="doxyHighlightComment">// Dwarf to LLVM regs mapping</span></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> DwarfLLVMRegPair &#42;EHDwarf2LRegs;      </span><span class="doxyHighlightComment">// Dwarf to LLVM regs mapping EH</span></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/densemap">DenseMap&lt;MCRegister, int&gt;</a> L2SEHRegs;        </span><span class="doxyHighlightComment">// LLVM to SEH regs mapping</span></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/densemap">DenseMap&lt;MCRegister, int&gt;</a> L2CVRegs;         </span><span class="doxyHighlightComment">// LLVM to CV regs mapping</span></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192"></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">mutable</span><span class="doxyHighlight"> std::vector&lt;std::vector&lt;MCPhysReg&gt;&gt; RegAliasesCache;</span></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;MCPhysReg&gt;</a> getCachedAliasesOf(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> R) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195"></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196"><span class="doxyHighlightComment">  /// Iterator class that can traverse the differentially encoded values in</span></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197"><span class="doxyHighlightComment">  /// DiffLists. Don&#39;t use this class directly, use one of the adaptors below.</span></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight">DiffListIterator</span></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199"><span class="doxyHighlight">      : </span><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/iterator-facade-base">iterator&#95;facade&#95;base</a>&lt;DiffListIterator, std::forward&#95;iterator&#95;tag,</span></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200"><span class="doxyHighlight">                                    unsigned&gt; &#123;</span></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val = 0;</span></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> int16&#95;t &#42;<a href="/docs/api/namespaces/llvm/#acefe92adee8725ad904c7c43649790e8a4ee29ca12c7d126654bd0e5275de6135">List</a> = </span><span class="doxyHighlightKeyword">nullptr</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203"></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><span class="doxyHighlightComment">    /// Constructs an invalid iterator, which is also the end iterator.</span></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206"><span class="doxyHighlightComment">    /// Call init() to point to something useful.</span></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207"><span class="doxyHighlight">    DiffListIterator() = </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208"></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209"><span class="doxyHighlightComment">    /// Point the iterator to InitVal, decoding subsequent values from DiffList.</span></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> init(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> InitVal, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> int16&#95;t &#42;DiffList) &#123;</span></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211"><span class="doxyHighlight">      Val = InitVal;</span></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/#acefe92adee8725ad904c7c43649790e8a4ee29ca12c7d126654bd0e5275de6135">List</a> = DiffList;</span></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214"></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215"><span class="doxyHighlightComment">    /// Returns true if this iterator is not yet at the end.</span></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/demangle/rustdemangle-cpp/#a103d8cfe62c1651cd70e181746f8a840">isValid</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#acefe92adee8725ad904c7c43649790e8a4ee29ca12c7d126654bd0e5275de6135">List</a>; &#125;</span></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217"></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><span class="doxyHighlightComment">    /// Dereference the iterator to get the value at the current position.</span></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> &amp;operator&#42;()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> Val; &#125;</span></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220"></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">using </span><span class="doxyHighlight">DiffListIterator::iterator&#95;facade&#95;base::operator++;</span></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222"><span class="doxyHighlightComment">    /// Pre-increment to move to the next position.</span></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><span class="doxyHighlight">    DiffListIterator &amp;<a href="/docs/api/classes/llvm/iterator-facade-base/#a10f99fd6afbddb5694dc277415dd143a">operator++</a>() &#123;</span></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isValid() &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;Cannot move off the end of the list.&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><span class="doxyHighlight">      int16&#95;t <a href="/docs/api/files/lib/lib/ir/builtingcs-cpp/#a6a9f043784cf87001c84980afa76da82">D</a> = &#42;List++;</span></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><span class="doxyHighlight">      Val += <a href="/docs/api/files/lib/lib/ir/builtingcs-cpp/#a6a9f043784cf87001c84980afa76da82">D</a>;</span></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227"><span class="doxyHighlight">      </span><span class="doxyHighlightComment">// The end of the list is encoded as a 0 differential.</span></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/files/lib/lib/ir/builtingcs-cpp/#a6a9f043784cf87001c84980afa76da82">D</a>)</span></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229"><span class="doxyHighlight">        List = </span><span class="doxyHighlightKeyword">nullptr</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> &#42;</span><span class="doxyHighlightKeyword">this</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232"></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> operator==(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> DiffListIterator &amp;<a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> List == <a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.List;</span></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236"><span class="doxyHighlight">  &#125;;</span></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237"></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><span class="doxyHighlightComment">  /// Return an iterator range over all sub-registers of \\p Reg, excluding \\p</span></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240"><span class="doxyHighlightComment">  /// Reg.</span></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241"><span class="doxyHighlight">  <a href="/docs/api/namespaces/llvm/#a9b5301a03dc90d7ac00440e2de4d9149">iterator&#95;range&lt;MCSubRegIterator&gt;</a> <a href="/docs/api/classes/llvm/mcregisterinfo/#a9ded59d8266ccd2647bfd81722046beb">subregs</a>(MCRegister <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242"></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243"><span class="doxyHighlightComment">  /// Return an iterator range over all sub-registers of \\p Reg, including \\p</span></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244"><span class="doxyHighlightComment">  /// Reg.</span></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"><span class="doxyHighlight">  <a href="/docs/api/namespaces/llvm/#a9b5301a03dc90d7ac00440e2de4d9149">iterator&#95;range&lt;MCSubRegIterator&gt;</a> <a href="/docs/api/classes/llvm/mcregisterinfo/#a95656353b813a1dd7ddfa7d8445633a8">subregs&#95;inclusive</a>(MCRegister <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246"></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><span class="doxyHighlightComment">  /// Return an iterator range over all super-registers of \\p Reg, excluding \\p</span></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><span class="doxyHighlightComment">  /// Reg.</span></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249"><span class="doxyHighlight">  <a href="/docs/api/namespaces/llvm/#a9b5301a03dc90d7ac00440e2de4d9149">iterator&#95;range&lt;MCSuperRegIterator&gt;</a> <a href="/docs/api/classes/llvm/mcregisterinfo/#a5e72490b2e8a4c4f70e0aab62f0ea176">superregs</a>(MCRegister <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250"></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251"><span class="doxyHighlightComment">  /// Return an iterator range over all super-registers of \\p Reg, including \\p</span></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252"><span class="doxyHighlightComment">  /// Reg.</span></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253"><span class="doxyHighlight">  <a href="/docs/api/namespaces/llvm/#a9b5301a03dc90d7ac00440e2de4d9149">iterator&#95;range&lt;MCSuperRegIterator&gt;</a> <a href="/docs/api/classes/llvm/mcregisterinfo/#ad1f2700e4a533bcbd9d3c4e156a14d67">superregs&#95;inclusive</a>(MCRegister <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254"></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255"><span class="doxyHighlightComment">  /// Return an iterator range over all sub- and super-registers of \\p Reg,</span></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256"><span class="doxyHighlightComment">  /// including \\p Reg.</span></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257"><span class="doxyHighlight">  detail::concat&#95;range&lt;const MCPhysReg, iterator&#95;range&lt;MCSubRegIterator&gt;,</span></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258"><span class="doxyHighlight">                       <a href="/docs/api/namespaces/llvm/#a9b5301a03dc90d7ac00440e2de4d9149">iterator&#95;range&lt;MCSuperRegIterator&gt;</a>&gt;</span></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregisterinfo/#ad85f1120e6b067734e6a186f29da3c73">sub&#95;and&#95;superregs&#95;inclusive</a>(MCRegister <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260"></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261"><span class="doxyHighlightComment">  /// Returns an iterator range over all regunits for \\p Reg.</span></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262"><span class="doxyHighlight">  <a href="/docs/api/namespaces/llvm/#a9b5301a03dc90d7ac00440e2de4d9149">iterator&#95;range&lt;MCRegUnitIterator&gt;</a> <a href="/docs/api/classes/llvm/mcregisterinfo/#abf9973b1c9926f0903d0c6bddfc93118">regunits</a>(MCRegister <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263"></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// These iterators are allowed to sub-class DiffListIterator and access</span></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// internal list pointers.</span></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a7aba84294411bec516c4f99c2743d8aa"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">friend</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregisterinfo/#a7aba84294411bec516c4f99c2743d8aa">MCSubRegIterator</a>;</span></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267" lineLink="/docs/api/classes/llvm/mcregisterinfo/#afa6c2775d1a263919820806bca50c085"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">friend</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregisterinfo/#afa6c2775d1a263919820806bca50c085">MCSubRegIndexIterator</a>;</span></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a98195db99f78cd46313e0de07882b7bb"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">friend</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregisterinfo/#a98195db99f78cd46313e0de07882b7bb">MCSuperRegIterator</a>;</span></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269" lineLink="/docs/api/classes/llvm/mcregisterinfo/#acdaa5f1dcfe0ac250e2c0f285517494f"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">friend</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregisterinfo/#acdaa5f1dcfe0ac250e2c0f285517494f">MCRegUnitIterator</a>;</span></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270" lineLink="/docs/api/classes/llvm/mcregisterinfo/#aafe231cee5e487fcce3d3735523e0069"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">friend</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregisterinfo/#aafe231cee5e487fcce3d3735523e0069">MCRegUnitMaskIterator</a>;</span></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a871e5c4479bde111063c92656dadf3cb"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">friend</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregisterinfo/#a871e5c4479bde111063c92656dadf3cb">MCRegUnitRootIterator</a>;</span></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a1d2202a12c9aa0fac1c35b7126eef4a8"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">friend</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregisterinfo/#a1d2202a12c9aa0fac1c35b7126eef4a8">MCRegAliasIterator</a>;</span></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273"></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a63131f0bdf2182875448ed3627bcc0c9"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">virtual</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#a63131f0bdf2182875448ed3627bcc0c9">~MCRegisterInfo</a>() &#123;&#125;</span></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275"></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276"><span class="doxyHighlightComment">  /// Initialize MCRegisterInfo, called by TableGen</span></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277"><span class="doxyHighlightComment">  /// auto-generated routines. &#42;DO NOT USE&#42;.</span></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a773b83ede7cbfdce567311d244b956a4"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#a773b83ede7cbfdce567311d244b956a4">InitMCRegisterInfo</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcregisterdesc">MCRegisterDesc</a> &#42;<a href="/docs/api/files/lib/lib/ir/builtingcs-cpp/#a6a9f043784cf87001c84980afa76da82">D</a>, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> NR, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/sioptimizeexecmaskingprera-cpp/#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>,</span></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279"><span class="doxyHighlight">                          </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> PC, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a> &#42;<a href="/docs/api/namespaces/llvm/callingconv/#ac6aa1387c4375260e2468eb5a77fdb4cafd841a49aec1539bc88abc8ff9e170fb">C</a>, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/support/regutils-h/#a1fa2460e32327ade49189c95740bc1b5">NC</a>,</span></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280"><span class="doxyHighlight">                          </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> (&#42;RURoots)&#91;2&#93;, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> NRU,</span></CodeLine>
<Link id="l00281" /><CodeLine lineNumber="281"><span class="doxyHighlight">                          </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> int16&#95;t &#42;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a> &#42;RUMS,</span></CodeLine>
<Link id="l00282" /><CodeLine lineNumber="282"><span class="doxyHighlight">                          </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">char</span><span class="doxyHighlight"> &#42;Strings, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">char</span><span class="doxyHighlight"> &#42;ClassStrings,</span></CodeLine>
<Link id="l00283" /><CodeLine lineNumber="283"><span class="doxyHighlight">                          </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> uint16&#95;t &#42;SubIndices, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> NumIndices,</span></CodeLine>
<Link id="l00284" /><CodeLine lineNumber="284"><span class="doxyHighlight">                          </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> uint16&#95;t &#42;RET) &#123;</span></CodeLine>
<Link id="l00285" /><CodeLine lineNumber="285"><span class="doxyHighlight">    Desc = <a href="/docs/api/files/lib/lib/ir/builtingcs-cpp/#a6a9f043784cf87001c84980afa76da82">D</a>;</span></CodeLine>
<Link id="l00286" /><CodeLine lineNumber="286"><span class="doxyHighlight">    NumRegs = NR;</span></CodeLine>
<Link id="l00287" /><CodeLine lineNumber="287"><span class="doxyHighlight">    RAReg = <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/sioptimizeexecmaskingprera-cpp/#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>;</span></CodeLine>
<Link id="l00288" /><CodeLine lineNumber="288"><span class="doxyHighlight">    PCReg = PC;</span></CodeLine>
<Link id="l00289" /><CodeLine lineNumber="289"><span class="doxyHighlight">    Classes = <a href="/docs/api/namespaces/llvm/callingconv/#ac6aa1387c4375260e2468eb5a77fdb4cafd841a49aec1539bc88abc8ff9e170fb">C</a>;</span></CodeLine>
<Link id="l00290" /><CodeLine lineNumber="290"><span class="doxyHighlight">    DiffLists = <a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>;</span></CodeLine>
<Link id="l00291" /><CodeLine lineNumber="291"><span class="doxyHighlight">    RegUnitMaskSequences = RUMS;</span></CodeLine>
<Link id="l00292" /><CodeLine lineNumber="292"><span class="doxyHighlight">    RegStrings = Strings;</span></CodeLine>
<Link id="l00293" /><CodeLine lineNumber="293"><span class="doxyHighlight">    RegClassStrings = ClassStrings;</span></CodeLine>
<Link id="l00294" /><CodeLine lineNumber="294"><span class="doxyHighlight">    NumClasses = <a href="/docs/api/files/lib/lib/support/regutils-h/#a1fa2460e32327ade49189c95740bc1b5">NC</a>;</span></CodeLine>
<Link id="l00295" /><CodeLine lineNumber="295"><span class="doxyHighlight">    RegUnitRoots = RURoots;</span></CodeLine>
<Link id="l00296" /><CodeLine lineNumber="296"><span class="doxyHighlight">    NumRegUnits = NRU;</span></CodeLine>
<Link id="l00297" /><CodeLine lineNumber="297"><span class="doxyHighlight">    SubRegIndices = SubIndices;</span></CodeLine>
<Link id="l00298" /><CodeLine lineNumber="298"><span class="doxyHighlight">    NumSubRegIndices = NumIndices;</span></CodeLine>
<Link id="l00299" /><CodeLine lineNumber="299"><span class="doxyHighlight">    RegEncodingTable = RET;</span></CodeLine>
<Link id="l00300" /><CodeLine lineNumber="300"></CodeLine>
<Link id="l00301" /><CodeLine lineNumber="301"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Initialize DWARF register mapping variables</span></CodeLine>
<Link id="l00302" /><CodeLine lineNumber="302"><span class="doxyHighlight">    EHL2DwarfRegs = </span><span class="doxyHighlightKeyword">nullptr</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00303" /><CodeLine lineNumber="303"><span class="doxyHighlight">    EHL2DwarfRegsSize = 0;</span></CodeLine>
<Link id="l00304" /><CodeLine lineNumber="304"><span class="doxyHighlight">    L2DwarfRegs = </span><span class="doxyHighlightKeyword">nullptr</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00305" /><CodeLine lineNumber="305"><span class="doxyHighlight">    L2DwarfRegsSize = 0;</span></CodeLine>
<Link id="l00306" /><CodeLine lineNumber="306"><span class="doxyHighlight">    EHDwarf2LRegs = </span><span class="doxyHighlightKeyword">nullptr</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00307" /><CodeLine lineNumber="307"><span class="doxyHighlight">    EHDwarf2LRegsSize = 0;</span></CodeLine>
<Link id="l00308" /><CodeLine lineNumber="308"><span class="doxyHighlight">    Dwarf2LRegs = </span><span class="doxyHighlightKeyword">nullptr</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00309" /><CodeLine lineNumber="309"><span class="doxyHighlight">    Dwarf2LRegsSize = 0;</span></CodeLine>
<Link id="l00310" /><CodeLine lineNumber="310"></CodeLine>
<Link id="l00311" /><CodeLine lineNumber="311"><span class="doxyHighlight">    RegAliasesCache.resize(NumRegs);</span></CodeLine>
<Link id="l00312" /><CodeLine lineNumber="312"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00313" /><CodeLine lineNumber="313"></CodeLine>
<Link id="l00314" /><CodeLine lineNumber="314"><span class="doxyHighlightComment">  /// Used to initialize LLVM register to Dwarf</span></CodeLine>
<Link id="l00315" /><CodeLine lineNumber="315"><span class="doxyHighlightComment">  /// register number mapping. Called by TableGen auto-generated routines.</span></CodeLine>
<Link id="l00316" /><CodeLine lineNumber="316"><span class="doxyHighlightComment">  /// &#42;DO NOT USE&#42;.</span></CodeLine>
<Link id="l00317" /><CodeLine lineNumber="317" lineLink="/docs/api/classes/llvm/mcregisterinfo/#ab7c254cf3539a51c7d3170e13e84e471"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#ab7c254cf3539a51c7d3170e13e84e471">mapLLVMRegsToDwarfRegs</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcregisterinfo/dwarfllvmregpair">DwarfLLVMRegPair</a> &#42;Map, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>,</span></CodeLine>
<Link id="l00318" /><CodeLine lineNumber="318"><span class="doxyHighlight">                              </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> isEH) &#123;</span></CodeLine>
<Link id="l00319" /><CodeLine lineNumber="319"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (isEH) &#123;</span></CodeLine>
<Link id="l00320" /><CodeLine lineNumber="320"><span class="doxyHighlight">      EHL2DwarfRegs = Map;</span></CodeLine>
<Link id="l00321" /><CodeLine lineNumber="321"><span class="doxyHighlight">      EHL2DwarfRegsSize = <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>;</span></CodeLine>
<Link id="l00322" /><CodeLine lineNumber="322"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> &#123;</span></CodeLine>
<Link id="l00323" /><CodeLine lineNumber="323"><span class="doxyHighlight">      L2DwarfRegs = Map;</span></CodeLine>
<Link id="l00324" /><CodeLine lineNumber="324"><span class="doxyHighlight">      L2DwarfRegsSize = <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>;</span></CodeLine>
<Link id="l00325" /><CodeLine lineNumber="325"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00326" /><CodeLine lineNumber="326"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00327" /><CodeLine lineNumber="327"></CodeLine>
<Link id="l00328" /><CodeLine lineNumber="328"><span class="doxyHighlightComment">  /// Used to initialize Dwarf register to LLVM</span></CodeLine>
<Link id="l00329" /><CodeLine lineNumber="329"><span class="doxyHighlightComment">  /// register number mapping. Called by TableGen auto-generated routines.</span></CodeLine>
<Link id="l00330" /><CodeLine lineNumber="330"><span class="doxyHighlightComment">  /// &#42;DO NOT USE&#42;.</span></CodeLine>
<Link id="l00331" /><CodeLine lineNumber="331" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a1b44c113e5e36696965e0a8e237d8644"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#a1b44c113e5e36696965e0a8e237d8644">mapDwarfRegsToLLVMRegs</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcregisterinfo/dwarfllvmregpair">DwarfLLVMRegPair</a> &#42;Map, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>,</span></CodeLine>
<Link id="l00332" /><CodeLine lineNumber="332"><span class="doxyHighlight">                              </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> isEH) &#123;</span></CodeLine>
<Link id="l00333" /><CodeLine lineNumber="333"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (isEH) &#123;</span></CodeLine>
<Link id="l00334" /><CodeLine lineNumber="334"><span class="doxyHighlight">      EHDwarf2LRegs = Map;</span></CodeLine>
<Link id="l00335" /><CodeLine lineNumber="335"><span class="doxyHighlight">      EHDwarf2LRegsSize = <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>;</span></CodeLine>
<Link id="l00336" /><CodeLine lineNumber="336"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> &#123;</span></CodeLine>
<Link id="l00337" /><CodeLine lineNumber="337"><span class="doxyHighlight">      Dwarf2LRegs = Map;</span></CodeLine>
<Link id="l00338" /><CodeLine lineNumber="338"><span class="doxyHighlight">      Dwarf2LRegsSize = <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>;</span></CodeLine>
<Link id="l00339" /><CodeLine lineNumber="339"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00340" /><CodeLine lineNumber="340"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00341" /><CodeLine lineNumber="341"></CodeLine>
<Link id="l00342" /><CodeLine lineNumber="342"><span class="doxyHighlightComment">  /// mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register</span></CodeLine>
<Link id="l00343" /><CodeLine lineNumber="343"><span class="doxyHighlightComment">  /// number mapping. By default the SEH register number is just the same</span></CodeLine>
<Link id="l00344" /><CodeLine lineNumber="344"><span class="doxyHighlightComment">  /// as the LLVM register number.</span></CodeLine>
<Link id="l00345" /><CodeLine lineNumber="345"><span class="doxyHighlightComment">  /// FIXME: TableGen these numbers. Currently this requires target specific</span></CodeLine>
<Link id="l00346" /><CodeLine lineNumber="346"><span class="doxyHighlightComment">  /// initialization code.</span></CodeLine>
<Link id="l00347" /><CodeLine lineNumber="347" lineLink="/docs/api/classes/llvm/mcregisterinfo/#ad08a70c5c39a83a86528e4cd6ef66a16"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#ad08a70c5c39a83a86528e4cd6ef66a16">mapLLVMRegToSEHReg</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> LLVMReg, </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> SEHReg) &#123;</span></CodeLine>
<Link id="l00348" /><CodeLine lineNumber="348"><span class="doxyHighlight">    L2SEHRegs&#91;LLVMReg&#93; = SEHReg;</span></CodeLine>
<Link id="l00349" /><CodeLine lineNumber="349"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00350" /><CodeLine lineNumber="350"></CodeLine>
<Link id="l00351" /><CodeLine lineNumber="351" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a5b3e8d277800ba2430072436f053ab3d"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#a5b3e8d277800ba2430072436f053ab3d">mapLLVMRegToCVReg</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> LLVMReg, </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> CVReg) &#123;</span></CodeLine>
<Link id="l00352" /><CodeLine lineNumber="352"><span class="doxyHighlight">    L2CVRegs&#91;LLVMReg&#93; = CVReg;</span></CodeLine>
<Link id="l00353" /><CodeLine lineNumber="353"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00354" /><CodeLine lineNumber="354"></CodeLine>
<Link id="l00355" /><CodeLine lineNumber="355"><span class="doxyHighlightComment">  /// This method should return the register where the return</span></CodeLine>
<Link id="l00356" /><CodeLine lineNumber="356"><span class="doxyHighlightComment">  /// address can be found.</span></CodeLine>
<Link id="l00357" /><CodeLine lineNumber="357" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a154e99ffe7d9b27b2eafc9901779d05e"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/classes/llvm/mcregisterinfo/#a154e99ffe7d9b27b2eafc9901779d05e">getRARegister</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00358" /><CodeLine lineNumber="358"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> RAReg;</span></CodeLine>
<Link id="l00359" /><CodeLine lineNumber="359"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00360" /><CodeLine lineNumber="360"></CodeLine>
<Link id="l00361" /><CodeLine lineNumber="361"><span class="doxyHighlightComment">  /// Return the register which is the program counter.</span></CodeLine>
<Link id="l00362" /><CodeLine lineNumber="362" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a1ab4a7380910579b6946391cc8a7f77f"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/classes/llvm/mcregisterinfo/#a1ab4a7380910579b6946391cc8a7f77f">getProgramCounter</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00363" /><CodeLine lineNumber="363"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> PCReg;</span></CodeLine>
<Link id="l00364" /><CodeLine lineNumber="364"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00365" /><CodeLine lineNumber="365"></CodeLine>
<Link id="l00366" /><CodeLine lineNumber="366" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a0d669c2aaacea16545cd82b179b8d848"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcregisterdesc">MCRegisterDesc</a> &amp;<a href="/docs/api/classes/llvm/mcregisterinfo/#a0d669c2aaacea16545cd82b179b8d848">operator&#91;&#93;</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00367" /><CodeLine lineNumber="367"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>.id() &lt; NumRegs &amp;&amp;</span></CodeLine>
<Link id="l00368" /><CodeLine lineNumber="368"><span class="doxyHighlight">           </span><span class="doxyHighlightStringLiteral">&quot;Attempting to access record for invalid register number!&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00369" /><CodeLine lineNumber="369"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> Desc&#91;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>.id()&#93;;</span></CodeLine>
<Link id="l00370" /><CodeLine lineNumber="370"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00371" /><CodeLine lineNumber="371"></CodeLine>
<Link id="l00372" /><CodeLine lineNumber="372"><span class="doxyHighlightComment">  /// Provide a get method, equivalent to &#91;&#93;, but more useful with a</span></CodeLine>
<Link id="l00373" /><CodeLine lineNumber="373"><span class="doxyHighlightComment">  /// pointer to this object.</span></CodeLine>
<Link id="l00374" /><CodeLine lineNumber="374" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a20afbbc02b58a57256a9ac9736d08838"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcregisterdesc">MCRegisterDesc</a> &amp;<a href="/docs/api/classes/llvm/mcregisterinfo/#a20afbbc02b58a57256a9ac9736d08838">get</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00375" /><CodeLine lineNumber="375"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#a0d669c2aaacea16545cd82b179b8d848">operator&#91;&#93;</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</span></CodeLine>
<Link id="l00376" /><CodeLine lineNumber="376"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00377" /><CodeLine lineNumber="377"></CodeLine>
<Link id="l00378" /><CodeLine lineNumber="378"><span class="doxyHighlightComment">  /// Returns the physical register number of sub-register &quot;Index&quot;</span></CodeLine>
<Link id="l00379" /><CodeLine lineNumber="379"><span class="doxyHighlightComment">  /// for physical register RegNo. Return zero if the sub-register does not</span></CodeLine>
<Link id="l00380" /><CodeLine lineNumber="380"><span class="doxyHighlightComment">  /// exist.</span></CodeLine>
<Link id="l00381" /><CodeLine lineNumber="381"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/classes/llvm/mcregisterinfo/#ae3ba9f77f723402ff1e1f6d8ac0e3b36">getSubReg</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Idx) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00382" /><CodeLine lineNumber="382"></CodeLine>
<Link id="l00383" /><CodeLine lineNumber="383"><span class="doxyHighlightComment">  /// Return a super-register of the specified register</span></CodeLine>
<Link id="l00384" /><CodeLine lineNumber="384"><span class="doxyHighlightComment">  /// Reg so its sub-register of index SubIdx is Reg.</span></CodeLine>
<Link id="l00385" /><CodeLine lineNumber="385"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/classes/llvm/mcregisterinfo/#a2168c5f22e98b5c471060a3dfc1ec0db">getMatchingSuperReg</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> SubIdx,</span></CodeLine>
<Link id="l00386" /><CodeLine lineNumber="386"><span class="doxyHighlight">                                 </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a> &#42;RC) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00387" /><CodeLine lineNumber="387"></CodeLine>
<Link id="l00388" /><CodeLine lineNumber="388"><span class="doxyHighlightComment">  /// For a given register pair, return the sub-register index</span></CodeLine>
<Link id="l00389" /><CodeLine lineNumber="389"><span class="doxyHighlightComment">  /// if the second register is a sub-register of the first. Return zero</span></CodeLine>
<Link id="l00390" /><CodeLine lineNumber="390"><span class="doxyHighlightComment">  /// otherwise.</span></CodeLine>
<Link id="l00391" /><CodeLine lineNumber="391"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#ab2c943894d8d91dead449b33a77981c5">getSubRegIndex</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegNo, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> SubRegNo) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00392" /><CodeLine lineNumber="392"></CodeLine>
<Link id="l00393" /><CodeLine lineNumber="393"><span class="doxyHighlightComment">  /// Return the human-readable symbolic target-specific name for the</span></CodeLine>
<Link id="l00394" /><CodeLine lineNumber="394"><span class="doxyHighlightComment">  /// specified physical register.</span></CodeLine>
<Link id="l00395" /><CodeLine lineNumber="395" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a72c68e39a0c971dae8d761c7aabfdf35"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">char</span><span class="doxyHighlight"> &#42;<a href="/docs/api/classes/llvm/mcregisterinfo/#a72c68e39a0c971dae8d761c7aabfdf35">getName</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegNo)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00396" /><CodeLine lineNumber="396"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> RegStrings + <a href="/docs/api/classes/llvm/mcregisterinfo/#a20afbbc02b58a57256a9ac9736d08838">get</a>(RegNo).<a href="/docs/api/structs/llvm/mcregisterdesc/#a8ddd79e928fa782c64a2f78c9497559e">Name</a>;</span></CodeLine>
<Link id="l00397" /><CodeLine lineNumber="397"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00398" /><CodeLine lineNumber="398"></CodeLine>
<Link id="l00399" /><CodeLine lineNumber="399"><span class="doxyHighlightComment">  /// Returns true if the given register is constant.</span></CodeLine>
<Link id="l00400" /><CodeLine lineNumber="400" lineLink="/docs/api/classes/llvm/mcregisterinfo/#aaf1506fdb514093df726e00b8f665ebf"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#aaf1506fdb514093df726e00b8f665ebf">isConstant</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegNo)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#a20afbbc02b58a57256a9ac9736d08838">get</a>(RegNo).<a href="/docs/api/structs/llvm/mcregisterdesc/#ac40b431484abe6abeb1d37e50dcfd3ea">IsConstant</a>; &#125;</span></CodeLine>
<Link id="l00401" /><CodeLine lineNumber="401"></CodeLine>
<Link id="l00402" /><CodeLine lineNumber="402"><span class="doxyHighlightComment">  /// Returns true if the given register is artificial, which means it</span></CodeLine>
<Link id="l00403" /><CodeLine lineNumber="403"><span class="doxyHighlightComment">  /// represents a regunit that is not separately addressable but still needs to</span></CodeLine>
<Link id="l00404" /><CodeLine lineNumber="404"><span class="doxyHighlightComment">  /// be modelled, such as the top 16-bits of a 32-bit GPR.</span></CodeLine>
<Link id="l00405" /><CodeLine lineNumber="405" lineLink="/docs/api/classes/llvm/mcregisterinfo/#ac075ed8f381fe6f102ac864a339124a6"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#ac075ed8f381fe6f102ac864a339124a6">isArtificial</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegNo)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#a20afbbc02b58a57256a9ac9736d08838">get</a>(RegNo).<a href="/docs/api/structs/llvm/mcregisterdesc/#adba859b2f782736e5c0b036a0324486f">IsArtificial</a>; &#125;</span></CodeLine>
<Link id="l00406" /><CodeLine lineNumber="406"></CodeLine>
<Link id="l00407" /><CodeLine lineNumber="407"><span class="doxyHighlightComment">  /// Returns true when the given register unit is considered artificial.</span></CodeLine>
<Link id="l00408" /><CodeLine lineNumber="408"><span class="doxyHighlightComment">  /// Register units are considered artificial when at least one of the</span></CodeLine>
<Link id="l00409" /><CodeLine lineNumber="409"><span class="doxyHighlightComment">  /// root registers is artificial.</span></CodeLine>
<Link id="l00410" /><CodeLine lineNumber="410"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#a9073d0a5218514fa4deb7ef2aa831492">isArtificialRegUnit</a>(<a href="/docs/api/namespaces/llvm/#a8adc81fee7f9e66260dd2b626660c9c9">MCRegUnit</a> Unit) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00411" /><CodeLine lineNumber="411"></CodeLine>
<Link id="l00412" /><CodeLine lineNumber="412"><span class="doxyHighlightComment">  /// Return the number of registers this target has (useful for</span></CodeLine>
<Link id="l00413" /><CodeLine lineNumber="413"><span class="doxyHighlightComment">  /// sizing arrays holding per register information)</span></CodeLine>
<Link id="l00414" /><CodeLine lineNumber="414" lineLink="/docs/api/classes/llvm/mcregisterinfo/#af946f316ed42f8b5eb99735a3b587ab5"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00415" /><CodeLine lineNumber="415"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> NumRegs;</span></CodeLine>
<Link id="l00416" /><CodeLine lineNumber="416"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00417" /><CodeLine lineNumber="417"></CodeLine>
<Link id="l00418" /><CodeLine lineNumber="418"><span class="doxyHighlightComment">  /// Return the number of sub-register indices</span></CodeLine>
<Link id="l00419" /><CodeLine lineNumber="419"><span class="doxyHighlightComment">  /// understood by the target. Index 0 is reserved for the no-op sub-register,</span></CodeLine>
<Link id="l00420" /><CodeLine lineNumber="420"><span class="doxyHighlightComment">  /// while 1 to getNumSubRegIndices() - 1 represent real sub-registers.</span></CodeLine>
<Link id="l00421" /><CodeLine lineNumber="421" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a04922e6bf2f754ccfad845d7a0ec00a0"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#a04922e6bf2f754ccfad845d7a0ec00a0">getNumSubRegIndices</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00422" /><CodeLine lineNumber="422"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> NumSubRegIndices;</span></CodeLine>
<Link id="l00423" /><CodeLine lineNumber="423"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00424" /><CodeLine lineNumber="424"></CodeLine>
<Link id="l00425" /><CodeLine lineNumber="425"><span class="doxyHighlightComment">  /// Return the number of (native) register units in the</span></CodeLine>
<Link id="l00426" /><CodeLine lineNumber="426"><span class="doxyHighlightComment">  /// target. Register units are numbered from 0 to getNumRegUnits() - 1 They</span></CodeLine>
<Link id="l00427" /><CodeLine lineNumber="427"><span class="doxyHighlightComment">  /// can be accessed through MCRegUnitIterator defined below.</span></CodeLine>
<Link id="l00428" /><CodeLine lineNumber="428" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a1c0e50e50918b2c91b99e1188d41c901"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00429" /><CodeLine lineNumber="429"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> NumRegUnits;</span></CodeLine>
<Link id="l00430" /><CodeLine lineNumber="430"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00431" /><CodeLine lineNumber="431"></CodeLine>
<Link id="l00432" /><CodeLine lineNumber="432"><span class="doxyHighlightComment">  /// Map a target register to an equivalent dwarf register</span></CodeLine>
<Link id="l00433" /><CodeLine lineNumber="433"><span class="doxyHighlightComment">  /// number.  Returns -1 if there is no equivalent value.  The second</span></CodeLine>
<Link id="l00434" /><CodeLine lineNumber="434"><span class="doxyHighlightComment">  /// parameter allows targets to use different numberings for EH info and</span></CodeLine>
<Link id="l00435" /><CodeLine lineNumber="435"><span class="doxyHighlightComment">  /// debugging info.</span></CodeLine>
<Link id="l00436" /><CodeLine lineNumber="436"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">virtual</span><span class="doxyHighlight"> int64&#95;t <a href="/docs/api/classes/llvm/mcregisterinfo/#a7be5983b88f5da173b31deaa93c2a8c2">getDwarfRegNum</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegNum, </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> isEH) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00437" /><CodeLine lineNumber="437"></CodeLine>
<Link id="l00438" /><CodeLine lineNumber="438"><span class="doxyHighlightComment">  /// Map a dwarf register back to a target register. Returns std::nullopt if</span></CodeLine>
<Link id="l00439" /><CodeLine lineNumber="439"><span class="doxyHighlightComment">  /// there is no mapping.</span></CodeLine>
<Link id="l00440" /><CodeLine lineNumber="440"><span class="doxyHighlight">  std::optional&lt;MCRegister&gt; <a href="/docs/api/classes/llvm/mcregisterinfo/#ad8bd0d8807995fe448c671a5011734ff">getLLVMRegNum</a>(uint64&#95;t RegNum, </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> isEH) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00441" /><CodeLine lineNumber="441"></CodeLine>
<Link id="l00442" /><CodeLine lineNumber="442"><span class="doxyHighlightComment">  /// Map a target EH register number to an equivalent DWARF register</span></CodeLine>
<Link id="l00443" /><CodeLine lineNumber="443"><span class="doxyHighlightComment">  /// number.</span></CodeLine>
<Link id="l00444" /><CodeLine lineNumber="444"><span class="doxyHighlight">  int64&#95;t <a href="/docs/api/classes/llvm/mcregisterinfo/#a403ac8e5404443f85a39fd7f6cc97574">getDwarfRegNumFromDwarfEHRegNum</a>(uint64&#95;t RegNum) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00445" /><CodeLine lineNumber="445"></CodeLine>
<Link id="l00446" /><CodeLine lineNumber="446"><span class="doxyHighlightComment">  /// Map a target register to an equivalent SEH register</span></CodeLine>
<Link id="l00447" /><CodeLine lineNumber="447"><span class="doxyHighlightComment">  /// number.  Returns LLVM register number if there is no equivalent value.</span></CodeLine>
<Link id="l00448" /><CodeLine lineNumber="448"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#a5a4f0d89d23611afff28a9b3a347cbfa">getSEHRegNum</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegNum) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00449" /><CodeLine lineNumber="449"></CodeLine>
<Link id="l00450" /><CodeLine lineNumber="450"><span class="doxyHighlightComment">  /// Map a target register to an equivalent CodeView register</span></CodeLine>
<Link id="l00451" /><CodeLine lineNumber="451"><span class="doxyHighlightComment">  /// number.</span></CodeLine>
<Link id="l00452" /><CodeLine lineNumber="452"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#a31c99afffac12a059636852d1d05f8e8">getCodeViewRegNum</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegNum) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00453" /><CodeLine lineNumber="453"></CodeLine>
<Link id="l00454" /><CodeLine lineNumber="454" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a412da2ed683a7a3f9e888178753ee200"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregisterinfo/#a2e6b96b6675dc76cace9e66fe7a5d829">regclass&#95;iterator</a> <a href="/docs/api/classes/llvm/mcregisterinfo/#a412da2ed683a7a3f9e888178753ee200">regclass&#95;begin</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> Classes; &#125;</span></CodeLine>
<Link id="l00455" /><CodeLine lineNumber="455" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a1adcc58c9411eebe3577d71087f9efc3"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregisterinfo/#a2e6b96b6675dc76cace9e66fe7a5d829">regclass&#95;iterator</a> <a href="/docs/api/classes/llvm/mcregisterinfo/#a1adcc58c9411eebe3577d71087f9efc3">regclass&#95;end</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> Classes+NumClasses; &#125;</span></CodeLine>
<Link id="l00456" /><CodeLine lineNumber="456" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a3cec2db86fe526dfbe229a598ea82e1b"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;regclass&#95;iterator&gt;</a> <a href="/docs/api/classes/llvm/mcregisterinfo/#a3cec2db86fe526dfbe229a598ea82e1b">regclasses</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00457" /><CodeLine lineNumber="457"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(<a href="/docs/api/classes/llvm/mcregisterinfo/#a412da2ed683a7a3f9e888178753ee200">regclass&#95;begin</a>(), <a href="/docs/api/classes/llvm/mcregisterinfo/#a1adcc58c9411eebe3577d71087f9efc3">regclass&#95;end</a>());</span></CodeLine>
<Link id="l00458" /><CodeLine lineNumber="458"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00459" /><CodeLine lineNumber="459"></CodeLine>
<Link id="l00460" /><CodeLine lineNumber="460" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a11124059eb4728d5aa71cbff07e9f178"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#a11124059eb4728d5aa71cbff07e9f178">getNumRegClasses</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00461" /><CodeLine lineNumber="461"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight">)(<a href="/docs/api/classes/llvm/mcregisterinfo/#a1adcc58c9411eebe3577d71087f9efc3">regclass&#95;end</a>()-<a href="/docs/api/classes/llvm/mcregisterinfo/#a412da2ed683a7a3f9e888178753ee200">regclass&#95;begin</a>());</span></CodeLine>
<Link id="l00462" /><CodeLine lineNumber="462"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00463" /><CodeLine lineNumber="463"></CodeLine>
<Link id="l00464" /><CodeLine lineNumber="464"><span class="doxyHighlightComment">  /// Returns the register class associated with the enumeration</span></CodeLine>
<Link id="l00465" /><CodeLine lineNumber="465"><span class="doxyHighlightComment">  /// value.  See class MCOperandInfo.</span></CodeLine>
<Link id="l00466" /><CodeLine lineNumber="466" lineLink="/docs/api/classes/llvm/mcregisterinfo/#ae179799df1c5f01dc1c55e7ff4868743"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a>&amp; <a href="/docs/api/classes/llvm/mcregisterinfo/#ae179799df1c5f01dc1c55e7ff4868743">getRegClass</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> i)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00467" /><CodeLine lineNumber="467"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(i &lt; <a href="/docs/api/classes/llvm/mcregisterinfo/#a11124059eb4728d5aa71cbff07e9f178">getNumRegClasses</a>() &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;Register Class ID out of range&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00468" /><CodeLine lineNumber="468"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> Classes&#91;i&#93;;</span></CodeLine>
<Link id="l00469" /><CodeLine lineNumber="469"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00470" /><CodeLine lineNumber="470"></CodeLine>
<Link id="l00471" /><CodeLine lineNumber="471" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a79e43db4fcb1d498e1b95b7b8210ebc7"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">char</span><span class="doxyHighlight"> &#42;<a href="/docs/api/classes/llvm/mcregisterinfo/#a79e43db4fcb1d498e1b95b7b8210ebc7">getRegClassName</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a> &#42;Class)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00472" /><CodeLine lineNumber="472"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> RegClassStrings + Class-&gt;NameIdx;</span></CodeLine>
<Link id="l00473" /><CodeLine lineNumber="473"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00474" /><CodeLine lineNumber="474"></CodeLine>
<Link id="l00475" /><CodeLine lineNumber="475"><span class="doxyHighlightComment">   /// Returns the encoding for Reg</span></CodeLine>
<Link id="l00476" /><CodeLine lineNumber="476" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a88977138a65e44f5f302342e4a00b501"><span class="doxyHighlight">  uint16&#95;t <a href="/docs/api/classes/llvm/mcregisterinfo/#a88977138a65e44f5f302342e4a00b501">getEncodingValue</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00477" /><CodeLine lineNumber="477"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>.id() &lt; NumRegs &amp;&amp;</span></CodeLine>
<Link id="l00478" /><CodeLine lineNumber="478"><span class="doxyHighlight">           </span><span class="doxyHighlightStringLiteral">&quot;Attempting to get encoding for invalid register number!&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00479" /><CodeLine lineNumber="479"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> RegEncodingTable&#91;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>.id()&#93;;</span></CodeLine>
<Link id="l00480" /><CodeLine lineNumber="480"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00481" /><CodeLine lineNumber="481"></CodeLine>
<Link id="l00482" /><CodeLine lineNumber="482"><span class="doxyHighlightComment">  /// Returns true if RegB is a sub-register of RegA.</span></CodeLine>
<Link id="l00483" /><CodeLine lineNumber="483" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a97b138b96791a09a0d9b9c77f0fb6e85"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#a97b138b96791a09a0d9b9c77f0fb6e85">isSubRegister</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegA, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegB)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00484" /><CodeLine lineNumber="484"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#ab8e1321ecb267615f4f4be14b92cf03a">isSuperRegister</a>(RegB, RegA);</span></CodeLine>
<Link id="l00485" /><CodeLine lineNumber="485"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00486" /><CodeLine lineNumber="486"></CodeLine>
<Link id="l00487" /><CodeLine lineNumber="487"><span class="doxyHighlightComment">  /// Returns true if RegB is a super-register of RegA.</span></CodeLine>
<Link id="l00488" /><CodeLine lineNumber="488"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#ab8e1321ecb267615f4f4be14b92cf03a">isSuperRegister</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegA, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegB) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00489" /><CodeLine lineNumber="489"></CodeLine>
<Link id="l00490" /><CodeLine lineNumber="490"><span class="doxyHighlightComment">  /// Returns true if RegB is a sub-register of RegA or if RegB == RegA.</span></CodeLine>
<Link id="l00491" /><CodeLine lineNumber="491" lineLink="/docs/api/classes/llvm/mcregisterinfo/#ac5ea214c523615af8b7c8c6547ef59de"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#ac5ea214c523615af8b7c8c6547ef59de">isSubRegisterEq</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegA, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegB)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00492" /><CodeLine lineNumber="492"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#a10add2603cf9d4706e64a3605783b764">isSuperRegisterEq</a>(RegB, RegA);</span></CodeLine>
<Link id="l00493" /><CodeLine lineNumber="493"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00494" /><CodeLine lineNumber="494"></CodeLine>
<Link id="l00495" /><CodeLine lineNumber="495"><span class="doxyHighlightComment">  /// Returns true if RegB is a super-register of RegA or if</span></CodeLine>
<Link id="l00496" /><CodeLine lineNumber="496"><span class="doxyHighlightComment">  /// RegB == RegA.</span></CodeLine>
<Link id="l00497" /><CodeLine lineNumber="497" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a10add2603cf9d4706e64a3605783b764"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#a10add2603cf9d4706e64a3605783b764">isSuperRegisterEq</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegA, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegB)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00498" /><CodeLine lineNumber="498"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> RegA == RegB || <a href="/docs/api/classes/llvm/mcregisterinfo/#ab8e1321ecb267615f4f4be14b92cf03a">isSuperRegister</a>(RegA, RegB);</span></CodeLine>
<Link id="l00499" /><CodeLine lineNumber="499"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00500" /><CodeLine lineNumber="500"></CodeLine>
<Link id="l00501" /><CodeLine lineNumber="501"><span class="doxyHighlightComment">  /// Returns true if RegB is a super-register or sub-register of RegA</span></CodeLine>
<Link id="l00502" /><CodeLine lineNumber="502"><span class="doxyHighlightComment">  /// or if RegB == RegA.</span></CodeLine>
<Link id="l00503" /><CodeLine lineNumber="503" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a973016c591557c107018a0e6478b30a9"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#a973016c591557c107018a0e6478b30a9">isSuperOrSubRegisterEq</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegA, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegB)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00504" /><CodeLine lineNumber="504"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#ac5ea214c523615af8b7c8c6547ef59de">isSubRegisterEq</a>(RegA, RegB) || <a href="/docs/api/classes/llvm/mcregisterinfo/#ab8e1321ecb267615f4f4be14b92cf03a">isSuperRegister</a>(RegA, RegB);</span></CodeLine>
<Link id="l00505" /><CodeLine lineNumber="505"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00506" /><CodeLine lineNumber="506"></CodeLine>
<Link id="l00507" /><CodeLine lineNumber="507"><span class="doxyHighlightComment">  /// Returns true if the two registers are equal or alias each other.</span></CodeLine>
<Link id="l00508" /><CodeLine lineNumber="508"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#a0bd1b194b601377bdb0f3a4a6e1f7e0d">regsOverlap</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegA, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegB) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00509" /><CodeLine lineNumber="509"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00510" /><CodeLine lineNumber="510"></CodeLine>
<Link id="l00511" /><CodeLine lineNumber="511"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00512" /><CodeLine lineNumber="512"><span class="doxyHighlightComment">//                          Register List Iterators</span></CodeLine>
<Link id="l00513" /><CodeLine lineNumber="513"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00514" /><CodeLine lineNumber="514"></CodeLine>
<Link id="l00515" /><CodeLine lineNumber="515"><span class="doxyHighlightComment">// MCRegisterInfo provides lists of super-registers, sub-registers, and</span></CodeLine>
<Link id="l00516" /><CodeLine lineNumber="516"><span class="doxyHighlightComment">// aliasing registers. Use these iterator classes to traverse the lists.</span></CodeLine>
<Link id="l00517" /><CodeLine lineNumber="517"></CodeLine>
<Link id="l00518" /><CodeLine lineNumber="518"><span class="doxyHighlightComment">/// MCSubRegIterator enumerates all sub-registers of Reg.</span></CodeLine>
<Link id="l00519" /><CodeLine lineNumber="519"><span class="doxyHighlightComment">/// If IncludeSelf is set, Reg itself is included in the list.</span></CodeLine>
<Link id="l00520" /><CodeLine lineNumber="520" lineLink="/docs/api/classes/llvm/mcsubregiterator"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcsubregiterator/#a96d9f4a5e1cf9e35397e46d3b37210e8">MCSubRegIterator</a></span></CodeLine>
<Link id="l00521" /><CodeLine lineNumber="521"><span class="doxyHighlight">    : </span><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/iterator-adaptor-base/#a8170d24cedaf5c2a22d8fc0c986529aa">iterator&#95;adaptor&#95;base</a>&lt;MCSubRegIterator,</span></CodeLine>
<Link id="l00522" /><CodeLine lineNumber="522"><span class="doxyHighlight">                                   MCRegisterInfo::DiffListIterator,</span></CodeLine>
<Link id="l00523" /><CodeLine lineNumber="523"><span class="doxyHighlight">                                   std::forward&#95;iterator&#95;tag, const MCPhysReg&gt; &#123;</span></CodeLine>
<Link id="l00524" /><CodeLine lineNumber="524"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Cache the current value, so that we can return a reference to it.</span></CodeLine>
<Link id="l00525" /><CodeLine lineNumber="525"><span class="doxyHighlight">  <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> Val;</span></CodeLine>
<Link id="l00526" /><CodeLine lineNumber="526"></CodeLine>
<Link id="l00527" /><CodeLine lineNumber="527"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00528" /><CodeLine lineNumber="528"><span class="doxyHighlightComment">  /// Constructs an end iterator.</span></CodeLine>
<Link id="l00529" /><CodeLine lineNumber="529" lineLink="/docs/api/classes/llvm/mcsubregiterator/#a96d9f4a5e1cf9e35397e46d3b37210e8"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcsubregiterator/#a96d9f4a5e1cf9e35397e46d3b37210e8">MCSubRegIterator</a>() = </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00530" /><CodeLine lineNumber="530"></CodeLine>
<Link id="l00531" /><CodeLine lineNumber="531" lineLink="/docs/api/classes/llvm/mcsubregiterator/#af085591de2aed7f37f36dc4f9ec7049d"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcsubregiterator/#af085591de2aed7f37f36dc4f9ec7049d">MCSubRegIterator</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;MCRI,</span></CodeLine>
<Link id="l00532" /><CodeLine lineNumber="532"><span class="doxyHighlight">                   </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IncludeSelf = </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">) &#123;</span></CodeLine>
<Link id="l00533" /><CodeLine lineNumber="533"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>.isPhysical());</span></CodeLine>
<Link id="l00534" /><CodeLine lineNumber="534"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/iterator-adaptor-base/#a563ec95255977c34566292cbdce193b3">I</a>.init(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>.id(), MCRI-&gt;DiffLists + MCRI-&gt;<a href="/docs/api/classes/llvm/mcregisterinfo/#a20afbbc02b58a57256a9ac9736d08838">get</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).<a href="/docs/api/structs/llvm/mcregisterdesc/#a648f2d554c90e186da59a7443ecd3be2">SubRegs</a>);</span></CodeLine>
<Link id="l00535" /><CodeLine lineNumber="535"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Initially, the iterator points to Reg itself.</span></CodeLine>
<Link id="l00536" /><CodeLine lineNumber="536"><span class="doxyHighlight">    Val = <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a>(&#42;<a href="/docs/api/classes/llvm/iterator-adaptor-base/#a563ec95255977c34566292cbdce193b3">I</a>);</span></CodeLine>
<Link id="l00537" /><CodeLine lineNumber="537"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!IncludeSelf)</span></CodeLine>
<Link id="l00538" /><CodeLine lineNumber="538"><span class="doxyHighlight">      ++&#42;</span><span class="doxyHighlightKeyword">this</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00539" /><CodeLine lineNumber="539"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00540" /><CodeLine lineNumber="540"></CodeLine>
<Link id="l00541" /><CodeLine lineNumber="541" lineLink="/docs/api/classes/llvm/mcsubregiterator/#a2a02eb4e12eeeb9c9e914f8b32ebab7b"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &amp;<a href="/docs/api/classes/llvm/mcsubregiterator/#a2a02eb4e12eeeb9c9e914f8b32ebab7b">operator&#42;</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> Val; &#125;</span></CodeLine>
<Link id="l00542" /><CodeLine lineNumber="542"></CodeLine>
<Link id="l00543" /><CodeLine lineNumber="543"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using </span><span class="doxyHighlight">iterator&#95;adaptor&#95;base::operator++;</span></CodeLine>
<Link id="l00544" /><CodeLine lineNumber="544" lineLink="/docs/api/classes/llvm/mcsubregiterator/#a5f6550bd214455120dcb6ddbceca2efe"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcsubregiterator/#a96d9f4a5e1cf9e35397e46d3b37210e8">MCSubRegIterator</a> &amp;<a href="/docs/api/classes/llvm/mcsubregiterator/#a5f6550bd214455120dcb6ddbceca2efe">operator++</a>() &#123;</span></CodeLine>
<Link id="l00545" /><CodeLine lineNumber="545"><span class="doxyHighlight">    Val = <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a>(&#42;++<a href="/docs/api/classes/llvm/iterator-adaptor-base/#a563ec95255977c34566292cbdce193b3">I</a>);</span></CodeLine>
<Link id="l00546" /><CodeLine lineNumber="546"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> &#42;</span><span class="doxyHighlightKeyword">this</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00547" /><CodeLine lineNumber="547"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00548" /><CodeLine lineNumber="548"></CodeLine>
<Link id="l00549" /><CodeLine lineNumber="549"><span class="doxyHighlightComment">  /// Returns true if this iterator is not yet at the end.</span></CodeLine>
<Link id="l00550" /><CodeLine lineNumber="550" lineLink="/docs/api/classes/llvm/mcsubregiterator/#a8defe647eca4346b2a77968ce9870336"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcsubregiterator/#a8defe647eca4346b2a77968ce9870336">isValid</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/iterator-adaptor-base/#a563ec95255977c34566292cbdce193b3">I</a>.isValid(); &#125;</span></CodeLine>
<Link id="l00551" /><CodeLine lineNumber="551"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00552" /><CodeLine lineNumber="552"></CodeLine>
<Link id="l00553" /><CodeLine lineNumber="553"><span class="doxyHighlightComment">/// Iterator that enumerates the sub-registers of a Reg and the associated</span></CodeLine>
<Link id="l00554" /><CodeLine lineNumber="554"><span class="doxyHighlightComment">/// sub-register indices.</span></CodeLine>
<Link id="l00555" /><CodeLine lineNumber="555" lineLink="/docs/api/classes/llvm/mcsubregindexiterator"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcsubregindexiterator/#a067b3c3d9f297a5f7f7da3277bc38f8a">MCSubRegIndexIterator</a> &#123;</span></CodeLine>
<Link id="l00556" /><CodeLine lineNumber="556"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcsubregiterator">MCSubRegIterator</a> SRIter;</span></CodeLine>
<Link id="l00557" /><CodeLine lineNumber="557"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> uint16&#95;t &#42;SRIndex;</span></CodeLine>
<Link id="l00558" /><CodeLine lineNumber="558"></CodeLine>
<Link id="l00559" /><CodeLine lineNumber="559"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00560" /><CodeLine lineNumber="560"><span class="doxyHighlightComment">  /// Constructs an iterator that traverses subregisters and their</span></CodeLine>
<Link id="l00561" /><CodeLine lineNumber="561"><span class="doxyHighlightComment">  /// associated subregister indices.</span></CodeLine>
<Link id="l00562" /><CodeLine lineNumber="562" lineLink="/docs/api/classes/llvm/mcsubregindexiterator/#a067b3c3d9f297a5f7f7da3277bc38f8a"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcsubregindexiterator/#a067b3c3d9f297a5f7f7da3277bc38f8a">MCSubRegIndexIterator</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;MCRI)</span></CodeLine>
<Link id="l00563" /><CodeLine lineNumber="563"><span class="doxyHighlight">    : SRIter(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, MCRI) &#123;</span></CodeLine>
<Link id="l00564" /><CodeLine lineNumber="564"><span class="doxyHighlight">    SRIndex = MCRI-&gt;SubRegIndices + MCRI-&gt;<a href="/docs/api/classes/llvm/mcregisterinfo/#a20afbbc02b58a57256a9ac9736d08838">get</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).SubRegIndices;</span></CodeLine>
<Link id="l00565" /><CodeLine lineNumber="565"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00566" /><CodeLine lineNumber="566"></CodeLine>
<Link id="l00567" /><CodeLine lineNumber="567"><span class="doxyHighlightComment">  /// Returns current sub-register.</span></CodeLine>
<Link id="l00568" /><CodeLine lineNumber="568" lineLink="/docs/api/classes/llvm/mcsubregindexiterator/#af858f1c705b821986610cb81dcda2245"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/classes/llvm/mcsubregindexiterator/#af858f1c705b821986610cb81dcda2245">getSubReg</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00569" /><CodeLine lineNumber="569"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> &#42;SRIter;</span></CodeLine>
<Link id="l00570" /><CodeLine lineNumber="570"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00571" /><CodeLine lineNumber="571"></CodeLine>
<Link id="l00572" /><CodeLine lineNumber="572"><span class="doxyHighlightComment">  /// Returns sub-register index of the current sub-register.</span></CodeLine>
<Link id="l00573" /><CodeLine lineNumber="573" lineLink="/docs/api/classes/llvm/mcsubregindexiterator/#ac6da77ae7e55006bcd05c1c288235d13"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcsubregindexiterator/#ac6da77ae7e55006bcd05c1c288235d13">getSubRegIndex</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00574" /><CodeLine lineNumber="574"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> &#42;SRIndex;</span></CodeLine>
<Link id="l00575" /><CodeLine lineNumber="575"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00576" /><CodeLine lineNumber="576"></CodeLine>
<Link id="l00577" /><CodeLine lineNumber="577"><span class="doxyHighlightComment">  /// Returns true if this iterator is not yet at the end.</span></CodeLine>
<Link id="l00578" /><CodeLine lineNumber="578" lineLink="/docs/api/classes/llvm/mcsubregindexiterator/#a4bc33f765fada85ad09c4910d122832d"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcsubregindexiterator/#a4bc33f765fada85ad09c4910d122832d">isValid</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> SRIter.isValid(); &#125;</span></CodeLine>
<Link id="l00579" /><CodeLine lineNumber="579"></CodeLine>
<Link id="l00580" /><CodeLine lineNumber="580"><span class="doxyHighlightComment">  /// Moves to the next position.</span></CodeLine>
<Link id="l00581" /><CodeLine lineNumber="581" lineLink="/docs/api/classes/llvm/mcsubregindexiterator/#a28f3d229f39d6477a1daa8faae449503"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcsubregindexiterator/#a067b3c3d9f297a5f7f7da3277bc38f8a">MCSubRegIndexIterator</a> &amp;<a href="/docs/api/classes/llvm/mcsubregindexiterator/#a28f3d229f39d6477a1daa8faae449503">operator++</a>() &#123;</span></CodeLine>
<Link id="l00582" /><CodeLine lineNumber="582"><span class="doxyHighlight">    ++SRIter;</span></CodeLine>
<Link id="l00583" /><CodeLine lineNumber="583"><span class="doxyHighlight">    ++SRIndex;</span></CodeLine>
<Link id="l00584" /><CodeLine lineNumber="584"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> &#42;</span><span class="doxyHighlightKeyword">this</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00585" /><CodeLine lineNumber="585"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00586" /><CodeLine lineNumber="586"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00587" /><CodeLine lineNumber="587"></CodeLine>
<Link id="l00588" /><CodeLine lineNumber="588"><span class="doxyHighlightComment">/// MCSuperRegIterator enumerates all super-registers of Reg.</span></CodeLine>
<Link id="l00589" /><CodeLine lineNumber="589"><span class="doxyHighlightComment">/// If IncludeSelf is set, Reg itself is included in the list.</span></CodeLine>
<Link id="l00590" /><CodeLine lineNumber="590" lineLink="/docs/api/classes/llvm/mcsuperregiterator"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcsuperregiterator/#adbee8a25172d9cbc59e84b502c09ea3c">MCSuperRegIterator</a></span></CodeLine>
<Link id="l00591" /><CodeLine lineNumber="591"><span class="doxyHighlight">    : </span><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/iterator-adaptor-base/#a8170d24cedaf5c2a22d8fc0c986529aa">iterator&#95;adaptor&#95;base</a>&lt;MCSuperRegIterator,</span></CodeLine>
<Link id="l00592" /><CodeLine lineNumber="592"><span class="doxyHighlight">                                   MCRegisterInfo::DiffListIterator,</span></CodeLine>
<Link id="l00593" /><CodeLine lineNumber="593"><span class="doxyHighlight">                                   std::forward&#95;iterator&#95;tag, const MCPhysReg&gt; &#123;</span></CodeLine>
<Link id="l00594" /><CodeLine lineNumber="594"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Cache the current value, so that we can return a reference to it.</span></CodeLine>
<Link id="l00595" /><CodeLine lineNumber="595"><span class="doxyHighlight">  <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> Val;</span></CodeLine>
<Link id="l00596" /><CodeLine lineNumber="596"></CodeLine>
<Link id="l00597" /><CodeLine lineNumber="597"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00598" /><CodeLine lineNumber="598"><span class="doxyHighlightComment">  /// Constructs an end iterator.</span></CodeLine>
<Link id="l00599" /><CodeLine lineNumber="599" lineLink="/docs/api/classes/llvm/mcsuperregiterator/#adbee8a25172d9cbc59e84b502c09ea3c"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcsuperregiterator/#adbee8a25172d9cbc59e84b502c09ea3c">MCSuperRegIterator</a>() = </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00600" /><CodeLine lineNumber="600"></CodeLine>
<Link id="l00601" /><CodeLine lineNumber="601" lineLink="/docs/api/classes/llvm/mcsuperregiterator/#a078d1ea992de6b0fcae912cdd33af95d"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcsuperregiterator/#a078d1ea992de6b0fcae912cdd33af95d">MCSuperRegIterator</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;MCRI,</span></CodeLine>
<Link id="l00602" /><CodeLine lineNumber="602"><span class="doxyHighlight">                     </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IncludeSelf = </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">) &#123;</span></CodeLine>
<Link id="l00603" /><CodeLine lineNumber="603"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>.isPhysical());</span></CodeLine>
<Link id="l00604" /><CodeLine lineNumber="604"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/iterator-adaptor-base/#a563ec95255977c34566292cbdce193b3">I</a>.init(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>.id(), MCRI-&gt;DiffLists + MCRI-&gt;<a href="/docs/api/classes/llvm/mcregisterinfo/#a20afbbc02b58a57256a9ac9736d08838">get</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).<a href="/docs/api/structs/llvm/mcregisterdesc/#a33e3fa0aa6155242492713170ed484b4">SuperRegs</a>);</span></CodeLine>
<Link id="l00605" /><CodeLine lineNumber="605"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Initially, the iterator points to Reg itself.</span></CodeLine>
<Link id="l00606" /><CodeLine lineNumber="606"><span class="doxyHighlight">    Val = <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a>(&#42;<a href="/docs/api/classes/llvm/iterator-adaptor-base/#a563ec95255977c34566292cbdce193b3">I</a>);</span></CodeLine>
<Link id="l00607" /><CodeLine lineNumber="607"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!IncludeSelf)</span></CodeLine>
<Link id="l00608" /><CodeLine lineNumber="608"><span class="doxyHighlight">      ++&#42;</span><span class="doxyHighlightKeyword">this</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00609" /><CodeLine lineNumber="609"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00610" /><CodeLine lineNumber="610"></CodeLine>
<Link id="l00611" /><CodeLine lineNumber="611" lineLink="/docs/api/classes/llvm/mcsuperregiterator/#a8323efb2da8cc035368ba7271ab05abe"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &amp;<a href="/docs/api/classes/llvm/mcsuperregiterator/#a8323efb2da8cc035368ba7271ab05abe">operator&#42;</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> Val; &#125;</span></CodeLine>
<Link id="l00612" /><CodeLine lineNumber="612"></CodeLine>
<Link id="l00613" /><CodeLine lineNumber="613"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using </span><span class="doxyHighlight">iterator&#95;adaptor&#95;base::operator++;</span></CodeLine>
<Link id="l00614" /><CodeLine lineNumber="614" lineLink="/docs/api/classes/llvm/mcsuperregiterator/#a695ea8bb8e0d1847f8b33afdbb5eedfc"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcsuperregiterator/#adbee8a25172d9cbc59e84b502c09ea3c">MCSuperRegIterator</a> &amp;<a href="/docs/api/classes/llvm/mcsuperregiterator/#a695ea8bb8e0d1847f8b33afdbb5eedfc">operator++</a>() &#123;</span></CodeLine>
<Link id="l00615" /><CodeLine lineNumber="615"><span class="doxyHighlight">    Val = <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a>(&#42;++<a href="/docs/api/classes/llvm/iterator-adaptor-base/#a563ec95255977c34566292cbdce193b3">I</a>);</span></CodeLine>
<Link id="l00616" /><CodeLine lineNumber="616"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> &#42;</span><span class="doxyHighlightKeyword">this</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00617" /><CodeLine lineNumber="617"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00618" /><CodeLine lineNumber="618"></CodeLine>
<Link id="l00619" /><CodeLine lineNumber="619"><span class="doxyHighlightComment">  /// Returns true if this iterator is not yet at the end.</span></CodeLine>
<Link id="l00620" /><CodeLine lineNumber="620" lineLink="/docs/api/classes/llvm/mcsuperregiterator/#ae9dbe83ef1f55ea3691bfff0eb37ffb5"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcsuperregiterator/#ae9dbe83ef1f55ea3691bfff0eb37ffb5">isValid</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/iterator-adaptor-base/#a563ec95255977c34566292cbdce193b3">I</a>.isValid(); &#125;</span></CodeLine>
<Link id="l00621" /><CodeLine lineNumber="621"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00622" /><CodeLine lineNumber="622"></CodeLine>
<Link id="l00623" /><CodeLine lineNumber="623"><span class="doxyHighlightComment">// Definition for isSuperRegister. Put it down here since it needs the</span></CodeLine>
<Link id="l00624" /><CodeLine lineNumber="624"><span class="doxyHighlightComment">// iterator defined above in addition to the MCRegisterInfo class itself.</span></CodeLine>
<Link id="l00625" /><CodeLine lineNumber="625" lineLink="/docs/api/classes/llvm/mcregisterinfo/#ab8e1321ecb267615f4f4be14b92cf03a"><span class="doxyHighlightKeyword">inline</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo/#ab8e1321ecb267615f4f4be14b92cf03a">MCRegisterInfo::isSuperRegister</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegA, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegB)</span><span class="doxyHighlightKeyword"> const</span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00626" /><CodeLine lineNumber="626"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#acd1cd968cb420c82d70926920fcdc7d7">is&#95;contained</a>(<a href="/docs/api/classes/llvm/mcregisterinfo/#a5e72490b2e8a4c4f70e0aab62f0ea176">superregs</a>(RegA), RegB);</span></CodeLine>
<Link id="l00627" /><CodeLine lineNumber="627"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00628" /><CodeLine lineNumber="628"></CodeLine>
<Link id="l00629" /><CodeLine lineNumber="629"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00630" /><CodeLine lineNumber="630"><span class="doxyHighlightComment">//                               Register Units</span></CodeLine>
<Link id="l00631" /><CodeLine lineNumber="631"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00632" /><CodeLine lineNumber="632"></CodeLine>
<Link id="l00633" /><CodeLine lineNumber="633"><span class="doxyHighlightComment">// MCRegUnitIterator enumerates a list of register units for Reg. The list is</span></CodeLine>
<Link id="l00634" /><CodeLine lineNumber="634"><span class="doxyHighlightComment">// in ascending numerical order.</span></CodeLine>
<Link id="l00635" /><CodeLine lineNumber="635" lineLink="/docs/api/classes/llvm/mcregunititerator"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregunititerator/#a5c194ae78ee5dd3688b5adffa66e3589">MCRegUnitIterator</a></span></CodeLine>
<Link id="l00636" /><CodeLine lineNumber="636"><span class="doxyHighlight">    : </span><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/iterator-adaptor-base/#a8170d24cedaf5c2a22d8fc0c986529aa">iterator&#95;adaptor&#95;base</a>&lt;MCRegUnitIterator,</span></CodeLine>
<Link id="l00637" /><CodeLine lineNumber="637"><span class="doxyHighlight">                                   MCRegisterInfo::DiffListIterator,</span></CodeLine>
<Link id="l00638" /><CodeLine lineNumber="638"><span class="doxyHighlight">                                   std::forward&#95;iterator&#95;tag, const MCRegUnit&gt; &#123;</span></CodeLine>
<Link id="l00639" /><CodeLine lineNumber="639"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// The value must be kept in sync with RegisterInfoEmitter.cpp.</span></CodeLine>
<Link id="l00640" /><CodeLine lineNumber="640"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">constexpr</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> RegUnitBits = 12;</span></CodeLine>
<Link id="l00641" /><CodeLine lineNumber="641"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Cache the current value, so that we can return a reference to it.</span></CodeLine>
<Link id="l00642" /><CodeLine lineNumber="642"><span class="doxyHighlight">  <a href="/docs/api/namespaces/llvm/#a8adc81fee7f9e66260dd2b626660c9c9">MCRegUnit</a> Val;</span></CodeLine>
<Link id="l00643" /><CodeLine lineNumber="643"></CodeLine>
<Link id="l00644" /><CodeLine lineNumber="644"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00645" /><CodeLine lineNumber="645"><span class="doxyHighlightComment">  /// Constructs an end iterator.</span></CodeLine>
<Link id="l00646" /><CodeLine lineNumber="646" lineLink="/docs/api/classes/llvm/mcregunititerator/#a5c194ae78ee5dd3688b5adffa66e3589"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregunititerator/#a5c194ae78ee5dd3688b5adffa66e3589">MCRegUnitIterator</a>() = </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00647" /><CodeLine lineNumber="647"></CodeLine>
<Link id="l00648" /><CodeLine lineNumber="648" lineLink="/docs/api/classes/llvm/mcregunititerator/#ad3b4547b7252d2399f4c9ff6729f02ce"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregunititerator/#ad3b4547b7252d2399f4c9ff6729f02ce">MCRegUnitIterator</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;MCRI) &#123;</span></CodeLine>
<Link id="l00649" /><CodeLine lineNumber="649"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>.isPhysical());</span></CodeLine>
<Link id="l00650" /><CodeLine lineNumber="650"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Decode the RegUnits MCRegisterDesc field.</span></CodeLine>
<Link id="l00651" /><CodeLine lineNumber="651"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> RU = MCRI-&gt;<a href="/docs/api/classes/llvm/mcregisterinfo/#a20afbbc02b58a57256a9ac9736d08838">get</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).<a href="/docs/api/structs/llvm/mcregisterdesc/#ab2c316d713c43cf1e464c319c20a0bd4">RegUnits</a>;</span></CodeLine>
<Link id="l00652" /><CodeLine lineNumber="652"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> FirstRU = RU &amp; ((1u &lt;&lt; RegUnitBits) - 1);</span></CodeLine>
<Link id="l00653" /><CodeLine lineNumber="653"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = RU &gt;&gt; RegUnitBits;</span></CodeLine>
<Link id="l00654" /><CodeLine lineNumber="654"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/iterator-adaptor-base/#a563ec95255977c34566292cbdce193b3">I</a>.init(FirstRU, MCRI-&gt;DiffLists + <a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</span></CodeLine>
<Link id="l00655" /><CodeLine lineNumber="655"><span class="doxyHighlight">    Val = <a href="/docs/api/namespaces/llvm/#a8adc81fee7f9e66260dd2b626660c9c9">MCRegUnit</a>(&#42;<a href="/docs/api/classes/llvm/iterator-adaptor-base/#a563ec95255977c34566292cbdce193b3">I</a>);</span></CodeLine>
<Link id="l00656" /><CodeLine lineNumber="656"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00657" /><CodeLine lineNumber="657"></CodeLine>
<Link id="l00658" /><CodeLine lineNumber="658" lineLink="/docs/api/classes/llvm/mcregunititerator/#a31e92318770bb638b77983750f5fa2d4"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#a8adc81fee7f9e66260dd2b626660c9c9">MCRegUnit</a> &amp;<a href="/docs/api/classes/llvm/mcregunititerator/#a31e92318770bb638b77983750f5fa2d4">operator&#42;</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> Val; &#125;</span></CodeLine>
<Link id="l00659" /><CodeLine lineNumber="659"></CodeLine>
<Link id="l00660" /><CodeLine lineNumber="660"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using </span><span class="doxyHighlight">iterator&#95;adaptor&#95;base::operator++;</span></CodeLine>
<Link id="l00661" /><CodeLine lineNumber="661" lineLink="/docs/api/classes/llvm/mcregunititerator/#a9cce78a2ce164941a0c8d26c6ec796ea"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregunititerator/#a5c194ae78ee5dd3688b5adffa66e3589">MCRegUnitIterator</a> &amp;<a href="/docs/api/classes/llvm/mcregunititerator/#a9cce78a2ce164941a0c8d26c6ec796ea">operator++</a>() &#123;</span></CodeLine>
<Link id="l00662" /><CodeLine lineNumber="662"><span class="doxyHighlight">    Val = <a href="/docs/api/namespaces/llvm/#a8adc81fee7f9e66260dd2b626660c9c9">MCRegUnit</a>(&#42;++<a href="/docs/api/classes/llvm/iterator-adaptor-base/#a563ec95255977c34566292cbdce193b3">I</a>);</span></CodeLine>
<Link id="l00663" /><CodeLine lineNumber="663"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> &#42;</span><span class="doxyHighlightKeyword">this</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00664" /><CodeLine lineNumber="664"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00665" /><CodeLine lineNumber="665"></CodeLine>
<Link id="l00666" /><CodeLine lineNumber="666"><span class="doxyHighlightComment">  /// Returns true if this iterator is not yet at the end.</span></CodeLine>
<Link id="l00667" /><CodeLine lineNumber="667" lineLink="/docs/api/classes/llvm/mcregunititerator/#a5e8916995af78fa1d4a67d8539b4abc1"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregunititerator/#a5e8916995af78fa1d4a67d8539b4abc1">isValid</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/iterator-adaptor-base/#a563ec95255977c34566292cbdce193b3">I</a>.isValid(); &#125;</span></CodeLine>
<Link id="l00668" /><CodeLine lineNumber="668"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00669" /><CodeLine lineNumber="669"></CodeLine>
<Link id="l00670" /><CodeLine lineNumber="670"><span class="doxyHighlightComment">/// MCRegUnitMaskIterator enumerates a list of register units and their</span></CodeLine>
<Link id="l00671" /><CodeLine lineNumber="671"><span class="doxyHighlightComment">/// associated lane masks for Reg. The register units are in ascending</span></CodeLine>
<Link id="l00672" /><CodeLine lineNumber="672"><span class="doxyHighlightComment">/// numerical order.</span></CodeLine>
<Link id="l00673" /><CodeLine lineNumber="673" lineLink="/docs/api/classes/llvm/mcregunitmaskiterator"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregunitmaskiterator/#a3053d971d351e67f85b59924c212a0d2">MCRegUnitMaskIterator</a> &#123;</span></CodeLine>
<Link id="l00674" /><CodeLine lineNumber="674"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregunititerator">MCRegUnitIterator</a> RUIter;</span></CodeLine>
<Link id="l00675" /><CodeLine lineNumber="675"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a> &#42;MaskListIter;</span></CodeLine>
<Link id="l00676" /><CodeLine lineNumber="676"></CodeLine>
<Link id="l00677" /><CodeLine lineNumber="677"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00678" /><CodeLine lineNumber="678" lineLink="/docs/api/classes/llvm/mcregunitmaskiterator/#a3053d971d351e67f85b59924c212a0d2"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregunitmaskiterator/#a3053d971d351e67f85b59924c212a0d2">MCRegUnitMaskIterator</a>() = </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00679" /><CodeLine lineNumber="679"></CodeLine>
<Link id="l00680" /><CodeLine lineNumber="680"><span class="doxyHighlightComment">  /// Constructs an iterator that traverses the register units and their</span></CodeLine>
<Link id="l00681" /><CodeLine lineNumber="681"><span class="doxyHighlightComment">  /// associated LaneMasks in Reg.</span></CodeLine>
<Link id="l00682" /><CodeLine lineNumber="682" lineLink="/docs/api/classes/llvm/mcregunitmaskiterator/#a354da5c3004b55b6143efd8272e6ab86"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregunitmaskiterator/#a354da5c3004b55b6143efd8272e6ab86">MCRegUnitMaskIterator</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;MCRI)</span></CodeLine>
<Link id="l00683" /><CodeLine lineNumber="683"><span class="doxyHighlight">    : RUIter(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, MCRI) &#123;</span></CodeLine>
<Link id="l00684" /><CodeLine lineNumber="684"><span class="doxyHighlight">      uint16&#95;t Idx = MCRI-&gt;<a href="/docs/api/classes/llvm/mcregisterinfo/#a20afbbc02b58a57256a9ac9736d08838">get</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).RegUnitLaneMasks;</span></CodeLine>
<Link id="l00685" /><CodeLine lineNumber="685"><span class="doxyHighlight">      MaskListIter = &amp;MCRI-&gt;RegUnitMaskSequences&#91;Idx&#93;;</span></CodeLine>
<Link id="l00686" /><CodeLine lineNumber="686"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00687" /><CodeLine lineNumber="687"></CodeLine>
<Link id="l00688" /><CodeLine lineNumber="688"><span class="doxyHighlightComment">  /// Returns a (RegUnit, LaneMask) pair.</span></CodeLine>
<Link id="l00689" /><CodeLine lineNumber="689" lineLink="/docs/api/classes/llvm/mcregunitmaskiterator/#ae0bf500e34efd04df951381e4165959b"><span class="doxyHighlight">  std::pair&lt;unsigned,LaneBitmask&gt; <a href="/docs/api/classes/llvm/mcregunitmaskiterator/#ae0bf500e34efd04df951381e4165959b">operator&#42;</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00690" /><CodeLine lineNumber="690"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> std::make&#95;pair(&#42;RUIter, &#42;MaskListIter);</span></CodeLine>
<Link id="l00691" /><CodeLine lineNumber="691"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00692" /><CodeLine lineNumber="692"></CodeLine>
<Link id="l00693" /><CodeLine lineNumber="693"><span class="doxyHighlightComment">  /// Returns true if this iterator is not yet at the end.</span></CodeLine>
<Link id="l00694" /><CodeLine lineNumber="694" lineLink="/docs/api/classes/llvm/mcregunitmaskiterator/#a73b0d1192402b944dbc7aac0db77258d"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregunitmaskiterator/#a73b0d1192402b944dbc7aac0db77258d">isValid</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> RUIter.isValid(); &#125;</span></CodeLine>
<Link id="l00695" /><CodeLine lineNumber="695"></CodeLine>
<Link id="l00696" /><CodeLine lineNumber="696"><span class="doxyHighlightComment">  /// Moves to the next position.</span></CodeLine>
<Link id="l00697" /><CodeLine lineNumber="697" lineLink="/docs/api/classes/llvm/mcregunitmaskiterator/#a6a46ec035fb9f7f1bfbfad8db48988e9"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregunitmaskiterator/#a3053d971d351e67f85b59924c212a0d2">MCRegUnitMaskIterator</a> &amp;<a href="/docs/api/classes/llvm/mcregunitmaskiterator/#a6a46ec035fb9f7f1bfbfad8db48988e9">operator++</a>() &#123;</span></CodeLine>
<Link id="l00698" /><CodeLine lineNumber="698"><span class="doxyHighlight">    ++MaskListIter;</span></CodeLine>
<Link id="l00699" /><CodeLine lineNumber="699"><span class="doxyHighlight">    ++RUIter;</span></CodeLine>
<Link id="l00700" /><CodeLine lineNumber="700"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> &#42;</span><span class="doxyHighlightKeyword">this</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00701" /><CodeLine lineNumber="701"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00702" /><CodeLine lineNumber="702"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00703" /><CodeLine lineNumber="703"></CodeLine>
<Link id="l00704" /><CodeLine lineNumber="704"><span class="doxyHighlightComment">// Each register unit has one or two root registers. The complete set of</span></CodeLine>
<Link id="l00705" /><CodeLine lineNumber="705"><span class="doxyHighlightComment">// registers containing a register unit is the union of the roots and their</span></CodeLine>
<Link id="l00706" /><CodeLine lineNumber="706"><span class="doxyHighlightComment">// super-registers. All registers aliasing Unit can be visited like this:</span></CodeLine>
<Link id="l00707" /><CodeLine lineNumber="707"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00708" /><CodeLine lineNumber="708"><span class="doxyHighlightComment">//   for (MCRegUnitRootIterator RI(Unit, MCRI); RI.isValid(); ++RI) &#123;</span></CodeLine>
<Link id="l00709" /><CodeLine lineNumber="709"><span class="doxyHighlightComment">//     for (MCSuperRegIterator SI(&#42;RI, MCRI, true); SI.isValid(); ++SI)</span></CodeLine>
<Link id="l00710" /><CodeLine lineNumber="710"><span class="doxyHighlightComment">//       visit(&#42;SI);</span></CodeLine>
<Link id="l00711" /><CodeLine lineNumber="711"><span class="doxyHighlightComment">//    &#125;</span></CodeLine>
<Link id="l00712" /><CodeLine lineNumber="712"></CodeLine>
<Link id="l00713" /><CodeLine lineNumber="713"><span class="doxyHighlightComment">/// MCRegUnitRootIterator enumerates the root registers of a register unit.</span></CodeLine>
<Link id="l00714" /><CodeLine lineNumber="714" lineLink="/docs/api/classes/llvm/mcregunitrootiterator"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregunitrootiterator/#a00eb0a97b766490e5b7044366a7b1f5f">MCRegUnitRootIterator</a> &#123;</span></CodeLine>
<Link id="l00715" /><CodeLine lineNumber="715"><span class="doxyHighlight">  uint16&#95;t Reg0 = 0;</span></CodeLine>
<Link id="l00716" /><CodeLine lineNumber="716"><span class="doxyHighlight">  uint16&#95;t Reg1 = 0;</span></CodeLine>
<Link id="l00717" /><CodeLine lineNumber="717"></CodeLine>
<Link id="l00718" /><CodeLine lineNumber="718"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00719" /><CodeLine lineNumber="719" lineLink="/docs/api/classes/llvm/mcregunitrootiterator/#a00eb0a97b766490e5b7044366a7b1f5f"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregunitrootiterator/#a00eb0a97b766490e5b7044366a7b1f5f">MCRegUnitRootIterator</a>() = </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00720" /><CodeLine lineNumber="720"></CodeLine>
<Link id="l00721" /><CodeLine lineNumber="721" lineLink="/docs/api/classes/llvm/mcregunitrootiterator/#a9fa31f1756d3d91f70bd18d6743d70e2"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregunitrootiterator/#a9fa31f1756d3d91f70bd18d6743d70e2">MCRegUnitRootIterator</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> RegUnit, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;MCRI) &#123;</span></CodeLine>
<Link id="l00722" /><CodeLine lineNumber="722"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegUnit &lt; MCRI-&gt;getNumRegUnits() &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;Invalid register unit&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00723" /><CodeLine lineNumber="723"><span class="doxyHighlight">    Reg0 = MCRI-&gt;RegUnitRoots&#91;RegUnit&#93;&#91;0&#93;;</span></CodeLine>
<Link id="l00724" /><CodeLine lineNumber="724"><span class="doxyHighlight">    Reg1 = MCRI-&gt;RegUnitRoots&#91;RegUnit&#93;&#91;1&#93;;</span></CodeLine>
<Link id="l00725" /><CodeLine lineNumber="725"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00726" /><CodeLine lineNumber="726"></CodeLine>
<Link id="l00727" /><CodeLine lineNumber="727"><span class="doxyHighlightComment">  /// Dereference to get the current root register.</span></CodeLine>
<Link id="l00728" /><CodeLine lineNumber="728" lineLink="/docs/api/classes/llvm/mcregunitrootiterator/#a26091e7aa33c8216eac3f9b36325fe0e"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregunitrootiterator/#a26091e7aa33c8216eac3f9b36325fe0e">operator&#42;</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00729" /><CodeLine lineNumber="729"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> Reg0;</span></CodeLine>
<Link id="l00730" /><CodeLine lineNumber="730"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00731" /><CodeLine lineNumber="731"></CodeLine>
<Link id="l00732" /><CodeLine lineNumber="732"><span class="doxyHighlightComment">  /// Check if the iterator is at the end of the list.</span></CodeLine>
<Link id="l00733" /><CodeLine lineNumber="733" lineLink="/docs/api/classes/llvm/mcregunitrootiterator/#abd29ecab24058fdf823addcad29c6939"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregunitrootiterator/#abd29ecab24058fdf823addcad29c6939">isValid</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00734" /><CodeLine lineNumber="734"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> Reg0;</span></CodeLine>
<Link id="l00735" /><CodeLine lineNumber="735"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00736" /><CodeLine lineNumber="736"></CodeLine>
<Link id="l00737" /><CodeLine lineNumber="737"><span class="doxyHighlightComment">  /// Preincrement to move to the next root register.</span></CodeLine>
<Link id="l00738" /><CodeLine lineNumber="738" lineLink="/docs/api/classes/llvm/mcregunitrootiterator/#a03227407693a94d2345c751f3bd8f339"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregunitrootiterator/#a00eb0a97b766490e5b7044366a7b1f5f">MCRegUnitRootIterator</a> &amp;<a href="/docs/api/classes/llvm/mcregunitrootiterator/#a03227407693a94d2345c751f3bd8f339">operator++</a>() &#123;</span></CodeLine>
<Link id="l00739" /><CodeLine lineNumber="739"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/classes/llvm/mcregunitrootiterator/#abd29ecab24058fdf823addcad29c6939">isValid</a>() &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;Cannot move off the end of the list.&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00740" /><CodeLine lineNumber="740"><span class="doxyHighlight">    Reg0 = Reg1;</span></CodeLine>
<Link id="l00741" /><CodeLine lineNumber="741"><span class="doxyHighlight">    Reg1 = 0;</span></CodeLine>
<Link id="l00742" /><CodeLine lineNumber="742"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> &#42;</span><span class="doxyHighlightKeyword">this</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00743" /><CodeLine lineNumber="743"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00744" /><CodeLine lineNumber="744"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00745" /><CodeLine lineNumber="745"></CodeLine>
<Link id="l00746" /><CodeLine lineNumber="746"><span class="doxyHighlightComment">/// MCRegAliasIterator enumerates all registers aliasing Reg.</span></CodeLine>
<Link id="l00747" /><CodeLine lineNumber="747" lineLink="/docs/api/classes/llvm/mcregaliasiterator"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregaliasiterator/#a2eadaf6feef51fbb1fe642412ce54ae9">MCRegAliasIterator</a> &#123;</span></CodeLine>
<Link id="l00748" /><CodeLine lineNumber="748"><span class="doxyHighlightKeyword">private</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00749" /><CodeLine lineNumber="749"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &#42;It = </span><span class="doxyHighlightKeyword">nullptr</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00750" /><CodeLine lineNumber="750"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &#42;End = </span><span class="doxyHighlightKeyword">nullptr</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00751" /><CodeLine lineNumber="751"></CodeLine>
<Link id="l00752" /><CodeLine lineNumber="752"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00753" /><CodeLine lineNumber="753" lineLink="/docs/api/classes/llvm/mcregaliasiterator/#a2eadaf6feef51fbb1fe642412ce54ae9"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregaliasiterator/#a2eadaf6feef51fbb1fe642412ce54ae9">MCRegAliasIterator</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;MCRI,</span></CodeLine>
<Link id="l00754" /><CodeLine lineNumber="754"><span class="doxyHighlight">                     </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IncludeSelf) &#123;</span></CodeLine>
<Link id="l00755" /><CodeLine lineNumber="755"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;MCPhysReg&gt;</a> Cache = MCRI-&gt;getCachedAliasesOf(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</span></CodeLine>
<Link id="l00756" /><CodeLine lineNumber="756"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Cache.back() == <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</span></CodeLine>
<Link id="l00757" /><CodeLine lineNumber="757"><span class="doxyHighlight">    It = Cache.begin();</span></CodeLine>
<Link id="l00758" /><CodeLine lineNumber="758"><span class="doxyHighlight">    End = Cache.end();</span></CodeLine>
<Link id="l00759" /><CodeLine lineNumber="759"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!IncludeSelf)</span></CodeLine>
<Link id="l00760" /><CodeLine lineNumber="760"><span class="doxyHighlight">      --End;</span></CodeLine>
<Link id="l00761" /><CodeLine lineNumber="761"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00762" /><CodeLine lineNumber="762"></CodeLine>
<Link id="l00763" /><CodeLine lineNumber="763" lineLink="/docs/api/classes/llvm/mcregaliasiterator/#ac336c049c12ead7be5b86e6d046f8ab0"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregaliasiterator/#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> It != End; &#125;</span></CodeLine>
<Link id="l00764" /><CodeLine lineNumber="764"></CodeLine>
<Link id="l00765" /><CodeLine lineNumber="765" lineLink="/docs/api/classes/llvm/mcregaliasiterator/#a657e4584ea0df15863e1a9268e21c180"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/classes/llvm/mcregaliasiterator/#a657e4584ea0df15863e1a9268e21c180">operator&#42;</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> &#42;It; &#125;</span></CodeLine>
<Link id="l00766" /><CodeLine lineNumber="766"></CodeLine>
<Link id="l00767" /><CodeLine lineNumber="767" lineLink="/docs/api/classes/llvm/mcregaliasiterator/#af7027113b94deef0ada2c129633af705"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregaliasiterator/#a2eadaf6feef51fbb1fe642412ce54ae9">MCRegAliasIterator</a> &amp;<a href="/docs/api/classes/llvm/mcregaliasiterator/#af7027113b94deef0ada2c129633af705">operator++</a>() &#123;</span></CodeLine>
<Link id="l00768" /><CodeLine lineNumber="768"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/classes/llvm/mcregaliasiterator/#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>() &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;Cannot move off the end of the list.&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00769" /><CodeLine lineNumber="769"><span class="doxyHighlight">    ++It;</span></CodeLine>
<Link id="l00770" /><CodeLine lineNumber="770"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> &#42;</span><span class="doxyHighlightKeyword">this</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00771" /><CodeLine lineNumber="771"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00772" /><CodeLine lineNumber="772"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00773" /><CodeLine lineNumber="773"></CodeLine>
<Link id="l00774" /><CodeLine lineNumber="774"><span class="doxyHighlightKeyword">inline</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#a9b5301a03dc90d7ac00440e2de4d9149">iterator&#95;range&lt;MCSubRegIterator&gt;</a></span></CodeLine>
<Link id="l00775" /><CodeLine lineNumber="775" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a9ded59d8266ccd2647bfd81722046beb"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregisterinfo/#a9ded59d8266ccd2647bfd81722046beb">MCRegisterInfo::subregs</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00776" /><CodeLine lineNumber="776"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(&#123;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, </span><span class="doxyHighlightKeyword">this</span><span class="doxyHighlight">, </span><span class="doxyHighlightComment">/&#42;IncludeSelf=&#42;/</span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">&#125;, <a href="/docs/api/classes/llvm/mcregisterinfo/#a7aba84294411bec516c4f99c2743d8aa">MCSubRegIterator</a>());</span></CodeLine>
<Link id="l00777" /><CodeLine lineNumber="777"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00778" /><CodeLine lineNumber="778"></CodeLine>
<Link id="l00779" /><CodeLine lineNumber="779"><span class="doxyHighlightKeyword">inline</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;MCSubRegIterator&gt;</a></span></CodeLine>
<Link id="l00780" /><CodeLine lineNumber="780" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a95656353b813a1dd7ddfa7d8445633a8"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregisterinfo/#a95656353b813a1dd7ddfa7d8445633a8">MCRegisterInfo::subregs&#95;inclusive</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00781" /><CodeLine lineNumber="781"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(&#123;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, </span><span class="doxyHighlightKeyword">this</span><span class="doxyHighlight">, </span><span class="doxyHighlightComment">/&#42;IncludeSelf=&#42;/</span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">&#125;, <a href="/docs/api/classes/llvm/mcregisterinfo/#a7aba84294411bec516c4f99c2743d8aa">MCSubRegIterator</a>());</span></CodeLine>
<Link id="l00782" /><CodeLine lineNumber="782"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00783" /><CodeLine lineNumber="783"></CodeLine>
<Link id="l00784" /><CodeLine lineNumber="784"><span class="doxyHighlightKeyword">inline</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;MCSuperRegIterator&gt;</a></span></CodeLine>
<Link id="l00785" /><CodeLine lineNumber="785" lineLink="/docs/api/classes/llvm/mcregisterinfo/#a5e72490b2e8a4c4f70e0aab62f0ea176"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregisterinfo/#a5e72490b2e8a4c4f70e0aab62f0ea176">MCRegisterInfo::superregs</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00786" /><CodeLine lineNumber="786"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(&#123;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, </span><span class="doxyHighlightKeyword">this</span><span class="doxyHighlight">, </span><span class="doxyHighlightComment">/&#42;IncludeSelf=&#42;/</span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">&#125;, <a href="/docs/api/classes/llvm/mcregisterinfo/#a98195db99f78cd46313e0de07882b7bb">MCSuperRegIterator</a>());</span></CodeLine>
<Link id="l00787" /><CodeLine lineNumber="787"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00788" /><CodeLine lineNumber="788"></CodeLine>
<Link id="l00789" /><CodeLine lineNumber="789"><span class="doxyHighlightKeyword">inline</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;MCSuperRegIterator&gt;</a></span></CodeLine>
<Link id="l00790" /><CodeLine lineNumber="790" lineLink="/docs/api/classes/llvm/mcregisterinfo/#ad1f2700e4a533bcbd9d3c4e156a14d67"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregisterinfo/#ad1f2700e4a533bcbd9d3c4e156a14d67">MCRegisterInfo::superregs&#95;inclusive</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00791" /><CodeLine lineNumber="791"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(&#123;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, </span><span class="doxyHighlightKeyword">this</span><span class="doxyHighlight">, </span><span class="doxyHighlightComment">/&#42;IncludeSelf=&#42;/</span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">&#125;, <a href="/docs/api/classes/llvm/mcregisterinfo/#a98195db99f78cd46313e0de07882b7bb">MCSuperRegIterator</a>());</span></CodeLine>
<Link id="l00792" /><CodeLine lineNumber="792"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00793" /><CodeLine lineNumber="793"></CodeLine>
<Link id="l00794" /><CodeLine lineNumber="794"><span class="doxyHighlightKeyword">inline</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/detail/concat-range">detail::concat&#95;range&lt;const MCPhysReg, iterator&#95;range&lt;MCSubRegIterator&gt;</a>,</span></CodeLine>
<Link id="l00795" /><CodeLine lineNumber="795"><span class="doxyHighlight">                            <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;MCSuperRegIterator&gt;</a>&gt;</span></CodeLine>
<Link id="l00796" /><CodeLine lineNumber="796" lineLink="/docs/api/classes/llvm/mcregisterinfo/#ad85f1120e6b067734e6a186f29da3c73"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregisterinfo/#ad85f1120e6b067734e6a186f29da3c73">MCRegisterInfo::sub&#95;and&#95;superregs&#95;inclusive</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00797" /><CodeLine lineNumber="797"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#a52ff73f5c87e0fb78fbdca0465300c95">concat&lt;const MCPhysReg&gt;</a>(<a href="/docs/api/classes/llvm/mcregisterinfo/#a95656353b813a1dd7ddfa7d8445633a8">subregs&#95;inclusive</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>), <a href="/docs/api/classes/llvm/mcregisterinfo/#a5e72490b2e8a4c4f70e0aab62f0ea176">superregs</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>));</span></CodeLine>
<Link id="l00798" /><CodeLine lineNumber="798"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00799" /><CodeLine lineNumber="799"></CodeLine>
<Link id="l00800" /><CodeLine lineNumber="800"><span class="doxyHighlightKeyword">inline</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;MCRegUnitIterator&gt;</a></span></CodeLine>
<Link id="l00801" /><CodeLine lineNumber="801" lineLink="/docs/api/classes/llvm/mcregisterinfo/#abf9973b1c9926f0903d0c6bddfc93118"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcregisterinfo/#abf9973b1c9926f0903d0c6bddfc93118">MCRegisterInfo::regunits</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00802" /><CodeLine lineNumber="802"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(&#123;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, </span><span class="doxyHighlightKeyword">this</span><span class="doxyHighlight">&#125;, <a href="/docs/api/classes/llvm/mcregisterinfo/#acdaa5f1dcfe0ac250e2c0f285517494f">MCRegUnitIterator</a>());</span></CodeLine>
<Link id="l00803" /><CodeLine lineNumber="803"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00804" /><CodeLine lineNumber="804"></CodeLine>
<Link id="l00805" /><CodeLine lineNumber="805"><span class="doxyHighlight">&#125; </span><span class="doxyHighlightComment">// end namespace llvm</span></CodeLine>
<Link id="l00806" /><CodeLine lineNumber="806"></CodeLine>
<Link id="l00807" /><CodeLine lineNumber="807"><span class="doxyHighlightPreprocessor">#endif </span><span class="doxyHighlightComment">// LLVM&#95;MC&#95;MCREGISTERINFO&#95;H</span></CodeLine>

</ProgramListing>


</DoxygenPage>
