[tasks]
base
riscv_core : base
core_region : riscv_core base
pulp_cluster : core_region riscv_core base
soc_dma_wrap : base
pspin_verilator : core_region soc_dma_wrap base

[options]
base: 
mode bmc
multiclock on
depth 40
--

[engines]
base: smtbmc

[script]
riscv_core: verific -vlog-define PULP_FPGA_EMUL
pulp_cluster:
verific -set-info VERI-2288
verific -set-info VERI-1293
--
verific -f -formal pspin.f

--pycode-begin--
# top module assignment
if task in ["core_region", "riscv_core", "pulp_cluster"]:
    top_module = f"{task}_wrapper"
    output(f"verific -formal {top_module}.sv")
else:
    top_module = task

output(f"verific -import {top_module}")
output(f"hierarchy -top {top_module}")
output("flatten")
output("prep -flatten")

# assert overrides
bad_asserts = []
bad_cats = [
    # proving 32bit multiplication is hard
    f"{top_module}/*.assert_mul*",
]
if "riscv_core" in tags:
    bad_asserts += [
        # valid instruction checks
        f"{top_module}/*.assert_riscv_id_branch",
        f"{top_module}/*.assert_riscv_if_req",
        # valid lsu signals
        f"{top_module}/*.assert_riscv_lsu_grant",
        f"{top_module}/*.assert_riscv_lsu_idle",
    ]
if "core_region" in tags:
    bad_asserts += [
        # irq not setup(?)
        f"{top_module}/*.assert_core_irq_ack",
    ]
if task == "pulp_cluster":
    bad_asserts += [
        # valid axi inputs
        f"{top_module}/*.assert_axi_burst_read",
        f"{top_module}/*.assert_axi_burst_write",
    ]
    bad_cats += [
        # valid peripheral response
        f"{top_module}/*axi2per_i.$auto*",
        f"{top_module}/*res_channel_i.$auto*",
    ]
if bad_asserts:
    output(f"chformal -assert -assert2assume {' '.join(bad_asserts)}")
for bad_cat in bad_cats:
    output(f"chformal -assert -assert2assume {bad_cat}")
--pycode-end--

tee -o ../props.txt log Cover cells:
tee -a ../props.txt select t:$cover -list
tee -a ../props.txt log
tee -a ../props.txt log Assert cells:
tee -a ../props.txt select t:$assert -list
tee -a ../props.txt log
tee -a ../props.txt log Assume cells:
tee -a ../props.txt select t:$assume -list

[file pspin.f]
base:
+incdir+deps/axi/include/
+incdir+deps/common_cells/include/
+incdir+deps/cluster_interconnect/rtl/low_latency_interco
deps/axi/src/axi_pkg.sv
src/pulp_cluster_cfg_pkg.sv
src/pspin_cfg_pkg.sv
deps/common_cells/src/fifo_v3.sv
deps/common_cells/src/stream_fifo.sv
deps/common_cells/src/delta_counter.sv
deps/common_cells/src/cf_math_pkg.sv
deps/common_cells/src/lzc.sv
deps/common_cells/src/rr_arb_tree.sv
deps/common_cells/src/spill_register.sv
deps/common_cells/src/deprecated/fifo_v2.sv
deps/common_cells/src/fall_through_register.sv
deps/common_cells/src/stream_demux.sv
deps/common_cells/src/stream_mux.sv
deps/common_cells/src/stream_fork.sv
deps/common_cells/src/stream_fork_dynamic.sv
deps/common_cells/src/stream_to_mem.sv
deps/common_cells/src/stream_join.sv
deps/common_cells/src/addr_decode.sv
deps/common_cells/src/stream_register.sv
deps/common_cells/src/counter.sv
deps/common_cells/src/rstgen_bypass.sv
deps/common_cells/src/rstgen.sv
deps/common_cells/src/deprecated/fifo_v1.sv
deps/common_cells/src/deprecated/generic_fifo.sv
deps/common_cells/src/deprecated/generic_LFSR_8bit.sv
deps/common_cells/src/onehot_to_bin.sv
deps/common_cells/src/edge_propagator_tx.sv
deps/common_cells/src/id_queue.sv
deps/common_cells/src/stream_filter.sv
deps/common_cells/src/stream_arbiter_flushable.sv
deps/common_cells/src/stream_arbiter.sv
deps/axi/src/axi_intf.sv
deps/axi/src/axi_buf.sv
deps/axi/src/axi_demux.sv
deps/axi/src/dma/axi_dma_burst_reshaper.sv
deps/axi/src/dma/axi_dma_data_path.sv
deps/axi/src/dma/axi_dma_data_mover.sv
deps/axi/src/dma/axi_dma_backend.sv
deps/axi/src/axi_atop_filter.sv
deps/axi/src/axi_err_slv.sv
deps/axi/src/axi_id_prepend.sv
deps/axi/src/axi_mux.sv
deps/axi/src/axi_xbar.sv
--

riscv_core:
+incdir+deps/riscv/include/
deps/riscv/include/fpnew_pkg.sv
deps/riscv/include/riscv_defines.sv
deps/riscv/include/apu_core_package.sv
deps/riscv/verilator-model/cluster_clock_gating.sv
deps/riscv/riscv_L0_buffer.sv
deps/riscv/riscv_prefetch_L0_buffer.sv
deps/riscv/riscv_hwloop_controller.sv
deps/riscv/riscv_compressed_decoder.sv
deps/riscv/riscv_if_stage.sv
deps/riscv/riscv_register_file.sv
deps/riscv/riscv_decoder.sv
deps/riscv/riscv_controller.sv
deps/riscv/riscv_int_controller.sv
deps/riscv/riscv_hwloop_regs.sv
deps/riscv/riscv_id_stage.sv
deps/riscv/riscv_popcnt.sv
deps/riscv/riscv_ff_one.sv
deps/riscv/riscv_alu_div.sv
deps/riscv/riscv_alu.sv
deps/riscv/riscv_mult.sv
deps/riscv/riscv_apu_disp.sv
deps/riscv/riscv_ex_stage.sv
deps/riscv/riscv_load_store_unit.sv
deps/riscv/riscv_cs_registers.sv
deps/riscv/riscv_pmp.sv
deps/riscv/include/riscv_tracer_defines.sv
deps/riscv/riscv_tracer.sv
deps/riscv/riscv_store_buffer.sv
deps/riscv/riscv_core.sv
deps/pulp_cluster/packages/apu_package.sv
--

core_region:
deps/cluster_interconnect/rtl/interfaces/xbar_tcdm_bus.sv
deps/cluster_interconnect/rtl/interfaces/xbar_periph_bus.sv
deps/cluster_interconnect/rtl/interfaces/xbar_demux_bus.sv
deps/pulp_cluster/rtl/cpu_marx_if.sv
deps/pulp_cluster/rtl/periph_FIFO.sv
deps/pulp_cluster/rtl/core_demux.sv
deps/pulp_cluster/rtl/periph_demux.sv
deps/pulp_cluster/rtl/inter_core_fifo.sv
deps/pulp_cluster/rtl/virtual_stdout_demux.sv
deps/pulp_cluster/rtl/core_region.sv
--

soc_dma_wrap:
deps/axi/src/dma/frontends/pspin_soc_frontend/src/pspin_soc_dma.sv
src/soc_dma_wrap.sv
--

pulp_cluster:
deps/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect_pkg.sv
deps/axi/src/axi_cut.sv
deps/axi/src/axi_dw_upsizer.sv
deps/axi/src/axi_dw_downsizer.sv
deps/axi/src/axi_dw_converter.sv
deps/axi/src/axi_serializer.sv
deps/axi/src/dma/frontends/pulp_cluster_frontend/src/transfer_id_gen.sv
deps/axi/src/dma/frontends/pulp_cluster_frontend/src/pulp_cluster_frontend_regs.sv
deps/axi/src/dma/frontends/pulp_cluster_frontend/src/pulp_cluster_frontend.sv
deps/axi2mem/src/axi_to_mem_interleaved.sv
deps/axi2mem/src/axi_to_mem.sv
deps/axi2mem/src/axi_to_mem_banked_mp.sv
deps/axi2per/axi2per_req_channel.sv
deps/axi2per/axi2per_res_channel.sv
deps/axi2per/axi2per.sv
deps/axi_slice/src/axi_w_buffer.sv
deps/axi_slice/src/axi_r_buffer.sv
deps/axi_slice/src/axi_ar_buffer.sv
deps/axi_slice/src/axi_b_buffer.sv
deps/axi_slice/src/axi_single_slice.sv
deps/axi_slice/src/axi_aw_buffer.sv
deps/axi_slice_dc/src/dc_token_ring.v
deps/axi_slice_dc/src/dc_synchronizer.v
deps/axi_slice_dc/src/dc_token_ring_fifo_dout.v
deps/cluster_interconnect/rtl/tcdm_interconnect/addr_dec_resp_mux.sv
deps/cluster_interconnect/rtl/tcdm_interconnect/xbar.sv
deps/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect.sv
deps/cluster_interconnect/rtl/tcdm_interconnect/superbank_addr_decoder.sv
deps/cluster_interconnect/rtl/tcdm_interconnect/tcdm_superbank_mux.sv
deps/cluster_interconnect/rtl/tcdm_interconnect/amo_shim.sv
deps/cluster_interconnect/rtl/interfaces/tcdm_bank_mem_bus.sv
deps/cluster_interconnect/rtl/interfaces/wide_dma_tcdm.sv
deps/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_Req_PE.sv
deps/cluster_interconnect/rtl/peripheral_interco/RR_Flag_Req_PE.sv
deps/cluster_interconnect/rtl/peripheral_interco/ArbitrationTree_PE.sv
deps/cluster_interconnect/rtl/peripheral_interco/MUX2_REQ_PE.sv
deps/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_Resp_PE.sv
deps/cluster_interconnect/rtl/peripheral_interco/RequestBlock2CH_PE.sv
deps/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_PE_Resp.sv
deps/cluster_interconnect/rtl/peripheral_interco/ResponseTree_PE.sv
deps/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_PE_Req.sv
deps/cluster_interconnect/rtl/peripheral_interco/ResponseBlock_PE.sv
deps/cluster_interconnect/rtl/peripheral_interco/XBAR_PE.sv
deps/cluster_peripherals/icache_ctrl_unit/interfaces/mp_pf_icache_ctrl_unit_bus.sv
deps/cluster_peripherals/cluster_control_unit/cluster_control_unit.sv
deps/cluster_peripherals/icache_ctrl_unit/mp_pf_icache_ctrl_unit.sv
deps/event_unit_flex/message_bus.sv
deps/event_unit_flex/event_unit_interface_mux.sv
deps/event_unit_flex/interc_sw_evt_trig.sv
deps/event_unit_flex/event_unit_core.sv
deps/event_unit_flex/hw_barrier_unit.sv
deps/event_unit_flex/hw_mutex_unit.sv
deps/event_unit_flex/hw_dispatch.sv
deps/event_unit_flex/event_unit_top.sv
deps/icache-intc/Req_Arb_Node_icache_intc.sv
deps/icache-intc/DistributedArbitrationNetwork_Req_icache_intc.sv
deps/icache-intc/RoutingBlock_Req_icache_intc.sv
deps/icache-intc/DistributedArbitrationNetwork_Resp_icache_intc.sv
deps/icache-intc/RoutingBlock_Resp_icache_intc.sv
deps/icache-intc/icache_intc.sv
deps/icache_mp_128_pf/RTL/pf_miss_mux.sv
deps/icache_mp_128_pf/RTL/merge_refill_cam_128_16.sv
deps/icache_mp_128_pf/RTL/central_controller_128.sv
deps/icache_mp_128_pf/RTL/cache_controller_to_axi_128_PF.sv
deps/icache_mp_128_pf/RTL/icache_bank_mp_PF.sv
deps/icache_mp_128_pf/RTL/prefetcher_if.sv
deps/icache_mp_128_pf/RTL/icache_top_mp_128_PF.sv
deps/icache_mp_128_pf/RTL/icache_bank_mp_128.sv
deps/per2axi/src/per2axi.sv
deps/per2axi/src/per2axi_busy_unit.sv
deps/per2axi/src/per2axi_res_channel.sv
deps/per2axi/src/per2axi_req_channel.sv
deps/pulp_cluster/packages/pulp_cluster_package.sv
deps/pulp_cluster/rtl/axi2per_wrap.sv
deps/pulp_cluster/rtl/cluster_bus_wrap.sv
deps/pulp_cluster/rtl/cluster_event_map.sv
deps/pulp_cluster/rtl/cluster_interconnect_wrap.sv
deps/pulp_cluster/rtl/cluster_peripherals.sv
deps/pulp_cluster/rtl/cluster_timer_wrap.sv
deps/pulp_cluster/rtl/dmac_wrap.sv
deps/pulp_cluster/rtl/nhi_port_wrap.sv
deps/pulp_cluster/rtl/per2axi_wrap.sv
deps/pulp_cluster/rtl/per_demux_wrap.sv
deps/pulp_cluster/rtl/tryx_ctrl.sv
deps/scm/latch_scm/register_file_1w_multi_port_read.sv
deps/tech_cells_generic/src/rtl/tc_sram.sv
deps/timer_unit/rtl/timer_unit.sv
deps/timer_unit/rtl/timer_unit_counter.sv
deps/timer_unit/rtl/timer_unit_counter_presc.sv
src/cmds/cluster_cmd.sv
src/memories/l2_mem.sv
src/memories/prog_mem.sv
src/memories/sram.sv
src/pkt_scheduler/cluster_rb.sv
src/pkt_scheduler/cluster_rb_shim.sv
src/pkt_scheduler/cluster_scheduler.sv
src/pkt_scheduler/fifo_engine.sv
src/pkt_scheduler/hpu_driver.sv
src/pkt_scheduler/mpq_engine.sv
src/pkt_scheduler/scheduler.sv
deps/pulp_cluster/rtl/pulp_cluster.sv
--

pspin_verilator:
src/cmds/cmd_unit.sv
src/pulp_cluster_ooc.sv
src/interconnects/pe_noc.sv
src/interconnects/dma_noc.sv
src/interconnects/cluster_noc.sv
src/interconnects/l2_xbar.sv
deps/axi/src/axi_id_remap.sv
src/interconnects/nhi_xbar.sv
deps/axi_riscv_atomics/src/axi_riscv_amos_alu.sv
deps/axi_riscv_atomics/src/axi_riscv_amos.sv
deps/axi_riscv_atomics/src/axi_res_tbl.sv
deps/axi_riscv_atomics/src/axi_riscv_lrsc.sv
deps/axi_riscv_atomics/src/axi_riscv_atomics.sv
deps/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv
deps/apb/src/apb_intf.sv
deps/axi2apb/src/axi2apb_64_32.sv
deps/axi2apb/src/axi2apb_wrap.sv
src/apb/apb_bus.sv
src/apb/apb_bus_wrap.sv
src/apb/apb_stdout.sv
src/apb/apb_ro_regs.sv
src/apb/apb_rw_regs.sv
src/soc_ctrl_regs.sv
src/soc_peripherals.sv
src/host_direct.sv
src/host_mst_mux.sv
src/pspin.sv
src/pspin_verilator.sv
--

[files]
pspin/hw/deps
pspin/hw/src

--pycode-begin--
if(task in ["core_region", "riscv_core", "pulp_cluster"]):
    output(f"{task}_wrapper.sv")
--pycode-end--
