
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Jan 20 14:33:39 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5272
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 934.289 ; gain = 464.520
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'sq_ball_on', assumed default net type 'wire' [P:/Windows/git/FPGA-Based-Ping-Pong-Game/ping_pong_game/ping_pong_game/ping_pong_game.srcs/sources_1/new/graph.v:163]
INFO: [Synth 8-11241] undeclared symbol 'ball_on', assumed default net type 'wire' [P:/Windows/git/FPGA-Based-Ping-Pong-Game/ping_pong_game/ping_pong_game/ping_pong_game.srcs/sources_1/new/graph.v:168]
INFO: [Synth 8-6157] synthesizing module 'top' [P:/Windows/git/FPGA-Based-Ping-Pong-Game/ping_pong_game/ping_pong_game/ping_pong_game.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [P:/Windows/git/FPGA-Based-Ping-Pong-Game/vga_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [P:/Windows/git/FPGA-Based-Ping-Pong-Game/vga_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'text' [P:/Windows/git/FPGA-Based-Ping-Pong-Game/ping_pong_game/ping_pong_game/ping_pong_game.srcs/sources_1/new/text.v:22]
INFO: [Synth 8-6157] synthesizing module 'ascii_rom' [P:/Windows/git/FPGA-Based-Ping-Pong-Game/ascii_rom.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [P:/Windows/git/FPGA-Based-Ping-Pong-Game/ascii_rom.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ascii_rom' (0#1) [P:/Windows/git/FPGA-Based-Ping-Pong-Game/ascii_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'text' (0#1) [P:/Windows/git/FPGA-Based-Ping-Pong-Game/ping_pong_game/ping_pong_game/ping_pong_game.srcs/sources_1/new/text.v:22]
INFO: [Synth 8-6157] synthesizing module 'graph' [P:/Windows/git/FPGA-Based-Ping-Pong-Game/ping_pong_game/ping_pong_game/ping_pong_game.srcs/sources_1/new/graph.v:22]
INFO: [Synth 8-6155] done synthesizing module 'graph' (0#1) [P:/Windows/git/FPGA-Based-Ping-Pong-Game/ping_pong_game/ping_pong_game/ping_pong_game.srcs/sources_1/new/graph.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [P:/Windows/git/FPGA-Based-Ping-Pong-Game/ping_pong_game/ping_pong_game/ping_pong_game.srcs/sources_1/new/timer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [P:/Windows/git/FPGA-Based-Ping-Pong-Game/ping_pong_game/ping_pong_game/ping_pong_game.srcs/sources_1/new/timer.v:22]
INFO: [Synth 8-6157] synthesizing module 'counter' [P:/Windows/git/FPGA-Based-Ping-Pong-Game/ping_pong_game/ping_pong_game/ping_pong_game.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [P:/Windows/git/FPGA-Based-Ping-Pong-Game/ping_pong_game/ping_pong_game/ping_pong_game.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [P:/Windows/git/FPGA-Based-Ping-Pong-Game/ping_pong_game/ping_pong_game/ping_pong_game.srcs/sources_1/new/top.v:22]
WARNING: [Synth 8-7129] Port ball[1] in module text is either unconnected or has no load
WARNING: [Synth 8-7129] Port ball[0] in module text is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.395 ; gain = 579.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.395 ; gain = 579.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.395 ; gain = 579.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1049.395 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [P:/Windows/git/FPGA-Based-Ping-Pong-Game/ping_pong_game/ping_pong_game/ping_pong_game.srcs/constrs_1/new/const_ping_pong.xdc]
Finished Parsing XDC File [P:/Windows/git/FPGA-Based-Ping-Pong-Game/ping_pong_game/ping_pong_game/ping_pong_game.srcs/constrs_1/new/const_ping_pong.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [P:/Windows/git/FPGA-Based-Ping-Pong-Game/ping_pong_game/ping_pong_game/ping_pong_game.srcs/constrs_1/new/const_ping_pong.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1145.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1145.613 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1145.613 ; gain = 675.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1145.613 ; gain = 675.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1145.613 ; gain = 675.844
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'top'
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [P:/Windows/git/FPGA-Based-Ping-Pong-Game/ascii_rom.v:21]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 newgame |                               00 |                               00
                    play |                               01 |                               01
                    over |                               10 |                               11
                 newball |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1145.613 ; gain = 675.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	  11 Input    7 Bit        Muxes := 1     
	   9 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 12    
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 19    
	   4 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ball[1] in module text is either unconnected or has no load
WARNING: [Synth 8-7129] Port ball[0] in module text is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1145.613 ; gain = 675.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1245.879 ; gain = 776.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1298.824 ; gain = 829.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1305.457 ; gain = 835.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1484.453 ; gain = 1014.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1484.453 ; gain = 1014.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1484.453 ; gain = 1014.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1484.453 ; gain = 1014.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1484.453 ; gain = 1014.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1484.453 ; gain = 1014.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    39|
|3     |LUT1   |     4|
|4     |LUT2   |    79|
|5     |LUT3   |    43|
|6     |LUT4   |   133|
|7     |LUT5   |    83|
|8     |LUT6   |   219|
|9     |MUXF7  |     4|
|10    |FDCE   |    79|
|11    |FDPE   |    17|
|12    |FDRE   |    11|
|13    |LD     |     8|
|14    |IBUF   |     6|
|15    |OBUF   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1484.453 ; gain = 1014.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1484.453 ; gain = 918.465
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1484.453 ; gain = 1014.684
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1484.453 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1484.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

Synth Design complete | Checksum: 933a99b4
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1484.453 ; gain = 1197.262
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1484.453 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'P:/Windows/git/FPGA-Based-Ping-Pong-Game/ping_pong_game/ping_pong_game/ping_pong_game.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 20 14:34:15 2025...
