Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 13 11:44:18 2023
| Host         : BAYERNchampions running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file text_LCD_shift_timing_summary_routed.rpt -pb text_LCD_shift_timing_summary_routed.pb -rpx text_LCD_shift_timing_summary_routed.rpx -warn_on_violation
| Design       : text_LCD_shift
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  90          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (90)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (212)
5. checking no_input_delay (1)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (90)
-------------------------
 There are 90 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (212)
--------------------------------------------------
 There are 212 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  231          inf        0.000                      0                  231           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           231 Endpoints
Min Delay           231 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=91, routed)          3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.355ns  (logic 2.855ns (34.171%)  route 5.500ns (65.829%))
  Logic Levels:           13  (CARRY4=8 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y152        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X79Y152        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=28, routed)          1.184     1.603    cnt_reg_n_0_[1]
    SLICE_X83Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.434 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.434    cnt_reg[4]_i_2_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.548 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.548    cnt_reg[8]_i_2_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.662 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.662    cnt_reg[12]_i_2_n_0
    SLICE_X83Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.776 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.776    cnt_reg[16]_i_2_n_0
    SLICE_X83Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.890 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.890    cnt_reg[20]_i_2_n_0
    SLICE_X83Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.004 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.004    cnt_reg[24]_i_2_n_0
    SLICE_X83Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.118 r  cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.118    cnt_reg[28]_i_2_n_0
    SLICE_X83Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.340 r  cnt_reg[31]_i_3/O[0]
                         net (fo=2, routed)           1.031     4.371    cnt_reg[31]_i_3_n_7
    SLICE_X84Y156        LUT4 (Prop_lut4_I2_O)        0.299     4.670 r  FSM_onehot_state[7]_i_17/O
                         net (fo=1, routed)           0.815     5.484    FSM_onehot_state[7]_i_17_n_0
    SLICE_X84Y154        LUT6 (Prop_lut6_I1_O)        0.124     5.608 r  FSM_onehot_state[7]_i_6/O
                         net (fo=4, routed)           1.164     6.772    FSM_onehot_state[7]_i_6_n_0
    SLICE_X78Y151        LUT5 (Prop_lut5_I1_O)        0.124     6.896 r  FSM_onehot_state[6]_i_2/O
                         net (fo=3, routed)           0.961     7.857    FSM_onehot_state[6]_i_2_n_0
    SLICE_X82Y150        LUT3 (Prop_lut3_I1_O)        0.152     8.009 r  FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.346     8.355    FSM_onehot_state[5]_i_1_n_0
    SLICE_X82Y150        FDCE                                         r  FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.009ns  (logic 2.849ns (35.572%)  route 5.160ns (64.428%))
  Logic Levels:           13  (CARRY4=8 FDCE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y152        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X79Y152        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=28, routed)          1.184     1.603    cnt_reg_n_0_[1]
    SLICE_X83Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.434 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.434    cnt_reg[4]_i_2_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.548 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.548    cnt_reg[8]_i_2_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.662 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.662    cnt_reg[12]_i_2_n_0
    SLICE_X83Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.776 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.776    cnt_reg[16]_i_2_n_0
    SLICE_X83Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.890 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.890    cnt_reg[20]_i_2_n_0
    SLICE_X83Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.004 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.004    cnt_reg[24]_i_2_n_0
    SLICE_X83Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.118 r  cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.118    cnt_reg[28]_i_2_n_0
    SLICE_X83Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.340 r  cnt_reg[31]_i_3/O[0]
                         net (fo=2, routed)           1.031     4.371    cnt_reg[31]_i_3_n_7
    SLICE_X84Y156        LUT4 (Prop_lut4_I2_O)        0.299     4.670 r  FSM_onehot_state[7]_i_17/O
                         net (fo=1, routed)           0.815     5.484    FSM_onehot_state[7]_i_17_n_0
    SLICE_X84Y154        LUT6 (Prop_lut6_I1_O)        0.124     5.608 r  FSM_onehot_state[7]_i_6/O
                         net (fo=4, routed)           1.164     6.772    FSM_onehot_state[7]_i_6_n_0
    SLICE_X78Y151        LUT5 (Prop_lut5_I1_O)        0.124     6.896 r  FSM_onehot_state[6]_i_2/O
                         net (fo=3, routed)           0.967     7.863    FSM_onehot_state[6]_i_2_n_0
    SLICE_X80Y151        LUT4 (Prop_lut4_I3_O)        0.146     8.009 r  FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     8.009    FSM_onehot_state[4]_i_1_n_0
    SLICE_X80Y151        FDCE                                         r  FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.979ns  (logic 1.937ns (24.275%)  route 6.042ns (75.725%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y153        FDCE                         0.000     0.000 r  cnt_reg[8]/C
    SLICE_X84Y153        FDCE (Prop_fdce_C_Q)         0.478     0.478 f  cnt_reg[8]/Q
                         net (fo=10, routed)          1.590     2.068    cnt_reg_n_0_[8]
    SLICE_X79Y154        LUT2 (Prop_lut2_I1_O)        0.301     2.369 r  FSM_onehot_state[6]_i_31/O
                         net (fo=1, routed)           0.000     2.369    FSM_onehot_state[6]_i_31_n_0
    SLICE_X79Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.901 r  FSM_onehot_state_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.901    FSM_onehot_state_reg[6]_i_14_n_0
    SLICE_X79Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.015 r  FSM_onehot_state_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.015    FSM_onehot_state_reg[6]_i_5_n_0
    SLICE_X79Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.129 f  FSM_onehot_state_reg[6]_i_4/CO[3]
                         net (fo=2, routed)           1.469     4.597    FSM_onehot_state_reg[6]_i_4_n_0
    SLICE_X80Y151        LUT5 (Prop_lut5_I0_O)        0.124     4.721 r  cnt[31]_i_7/O
                         net (fo=1, routed)           0.658     5.379    cnt[31]_i_7_n_0
    SLICE_X81Y151        LUT6 (Prop_lut6_I5_O)        0.124     5.503 r  cnt[31]_i_2/O
                         net (fo=32, routed)          1.534     7.037    cnt[31]_i_2_n_0
    SLICE_X84Y154        LUT2 (Prop_lut2_I0_O)        0.150     7.187 r  cnt[15]_i_1/O
                         net (fo=1, routed)           0.793     7.979    cnt[15]
    SLICE_X83Y154        FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.759ns  (logic 2.827ns (36.435%)  route 4.932ns (63.565%))
  Logic Levels:           13  (CARRY4=8 FDCE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y152        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X79Y152        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=28, routed)          1.184     1.603    cnt_reg_n_0_[1]
    SLICE_X83Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.434 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.434    cnt_reg[4]_i_2_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.548 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.548    cnt_reg[8]_i_2_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.662 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.662    cnt_reg[12]_i_2_n_0
    SLICE_X83Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.776 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.776    cnt_reg[16]_i_2_n_0
    SLICE_X83Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.890 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.890    cnt_reg[20]_i_2_n_0
    SLICE_X83Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.004 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.004    cnt_reg[24]_i_2_n_0
    SLICE_X83Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.118 r  cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.118    cnt_reg[28]_i_2_n_0
    SLICE_X83Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.340 f  cnt_reg[31]_i_3/O[0]
                         net (fo=2, routed)           1.031     4.371    cnt_reg[31]_i_3_n_7
    SLICE_X84Y156        LUT4 (Prop_lut4_I2_O)        0.299     4.670 f  FSM_onehot_state[7]_i_17/O
                         net (fo=1, routed)           0.815     5.484    FSM_onehot_state[7]_i_17_n_0
    SLICE_X84Y154        LUT6 (Prop_lut6_I1_O)        0.124     5.608 f  FSM_onehot_state[7]_i_6/O
                         net (fo=4, routed)           1.164     6.772    FSM_onehot_state[7]_i_6_n_0
    SLICE_X78Y151        LUT5 (Prop_lut5_I1_O)        0.124     6.896 f  FSM_onehot_state[6]_i_2/O
                         net (fo=3, routed)           0.739     7.635    FSM_onehot_state[6]_i_2_n_0
    SLICE_X81Y151        LUT4 (Prop_lut4_I2_O)        0.124     7.759 r  FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     7.759    FSM_onehot_state[6]_i_1_n_0
    SLICE_X81Y151        FDCE                                         r  FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.623ns  (logic 2.827ns (37.086%)  route 4.796ns (62.914%))
  Logic Levels:           13  (CARRY4=8 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y152        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X79Y152        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=28, routed)          1.184     1.603    cnt_reg_n_0_[1]
    SLICE_X83Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.434 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.434    cnt_reg[4]_i_2_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.548 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.548    cnt_reg[8]_i_2_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.662 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.662    cnt_reg[12]_i_2_n_0
    SLICE_X83Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.776 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.776    cnt_reg[16]_i_2_n_0
    SLICE_X83Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.890 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.890    cnt_reg[20]_i_2_n_0
    SLICE_X83Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.004 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.004    cnt_reg[24]_i_2_n_0
    SLICE_X83Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.118 r  cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.118    cnt_reg[28]_i_2_n_0
    SLICE_X83Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.340 r  cnt_reg[31]_i_3/O[0]
                         net (fo=2, routed)           1.031     4.371    cnt_reg[31]_i_3_n_7
    SLICE_X84Y156        LUT4 (Prop_lut4_I2_O)        0.299     4.670 r  FSM_onehot_state[7]_i_17/O
                         net (fo=1, routed)           0.815     5.484    FSM_onehot_state[7]_i_17_n_0
    SLICE_X84Y154        LUT6 (Prop_lut6_I1_O)        0.124     5.608 r  FSM_onehot_state[7]_i_6/O
                         net (fo=4, routed)           1.171     6.779    FSM_onehot_state[7]_i_6_n_0
    SLICE_X78Y151        LUT5 (Prop_lut5_I1_O)        0.124     6.903 r  FSM_onehot_state[4]_i_2/O
                         net (fo=4, routed)           0.596     7.499    FSM_onehot_state[4]_i_2_n_0
    SLICE_X80Y151        LUT3 (Prop_lut3_I1_O)        0.124     7.623 r  FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     7.623    FSM_onehot_state[3]_i_1_n_0
    SLICE_X80Y151        FDCE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.577ns  (logic 1.935ns (25.538%)  route 5.642ns (74.462%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y153        FDCE                         0.000     0.000 r  cnt_reg[8]/C
    SLICE_X84Y153        FDCE (Prop_fdce_C_Q)         0.478     0.478 f  cnt_reg[8]/Q
                         net (fo=10, routed)          1.590     2.068    cnt_reg_n_0_[8]
    SLICE_X79Y154        LUT2 (Prop_lut2_I1_O)        0.301     2.369 r  FSM_onehot_state[6]_i_31/O
                         net (fo=1, routed)           0.000     2.369    FSM_onehot_state[6]_i_31_n_0
    SLICE_X79Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.901 r  FSM_onehot_state_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.901    FSM_onehot_state_reg[6]_i_14_n_0
    SLICE_X79Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.015 r  FSM_onehot_state_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.015    FSM_onehot_state_reg[6]_i_5_n_0
    SLICE_X79Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.129 f  FSM_onehot_state_reg[6]_i_4/CO[3]
                         net (fo=2, routed)           1.469     4.597    FSM_onehot_state_reg[6]_i_4_n_0
    SLICE_X80Y151        LUT5 (Prop_lut5_I0_O)        0.124     4.721 r  cnt[31]_i_7/O
                         net (fo=1, routed)           0.658     5.379    cnt[31]_i_7_n_0
    SLICE_X81Y151        LUT6 (Prop_lut6_I5_O)        0.124     5.503 r  cnt[31]_i_2/O
                         net (fo=32, routed)          1.544     7.047    cnt[31]_i_2_n_0
    SLICE_X84Y156        LUT2 (Prop_lut2_I0_O)        0.148     7.195 r  cnt[27]_i_1/O
                         net (fo=1, routed)           0.382     7.577    cnt[27]
    SLICE_X85Y156        FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.563ns  (logic 1.904ns (25.175%)  route 5.659ns (74.825%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y153        FDCE                         0.000     0.000 r  cnt_reg[8]/C
    SLICE_X84Y153        FDCE (Prop_fdce_C_Q)         0.478     0.478 f  cnt_reg[8]/Q
                         net (fo=10, routed)          1.590     2.068    cnt_reg_n_0_[8]
    SLICE_X79Y154        LUT2 (Prop_lut2_I1_O)        0.301     2.369 r  FSM_onehot_state[6]_i_31/O
                         net (fo=1, routed)           0.000     2.369    FSM_onehot_state[6]_i_31_n_0
    SLICE_X79Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.901 r  FSM_onehot_state_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.901    FSM_onehot_state_reg[6]_i_14_n_0
    SLICE_X79Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.015 r  FSM_onehot_state_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.015    FSM_onehot_state_reg[6]_i_5_n_0
    SLICE_X79Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.129 f  FSM_onehot_state_reg[6]_i_4/CO[3]
                         net (fo=2, routed)           1.469     4.597    FSM_onehot_state_reg[6]_i_4_n_0
    SLICE_X80Y151        LUT5 (Prop_lut5_I0_O)        0.124     4.721 r  cnt[31]_i_7/O
                         net (fo=1, routed)           0.658     5.379    cnt[31]_i_7_n_0
    SLICE_X81Y151        LUT6 (Prop_lut6_I5_O)        0.124     5.503 r  cnt[31]_i_2/O
                         net (fo=32, routed)          1.140     6.643    cnt[31]_i_2_n_0
    SLICE_X84Y155        LUT2 (Prop_lut2_I0_O)        0.117     6.760 r  cnt[19]_i_1/O
                         net (fo=1, routed)           0.803     7.563    cnt[19]
    SLICE_X83Y155        FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.557ns  (logic 2.853ns (37.754%)  route 4.704ns (62.246%))
  Logic Levels:           13  (CARRY4=8 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y152        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X79Y152        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=28, routed)          1.184     1.603    cnt_reg_n_0_[1]
    SLICE_X83Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.434 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.434    cnt_reg[4]_i_2_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.548 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.548    cnt_reg[8]_i_2_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.662 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.662    cnt_reg[12]_i_2_n_0
    SLICE_X83Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.776 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.776    cnt_reg[16]_i_2_n_0
    SLICE_X83Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.890 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.890    cnt_reg[20]_i_2_n_0
    SLICE_X83Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.004 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.004    cnt_reg[24]_i_2_n_0
    SLICE_X83Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.118 r  cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.118    cnt_reg[28]_i_2_n_0
    SLICE_X83Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.340 r  cnt_reg[31]_i_3/O[0]
                         net (fo=2, routed)           1.031     4.371    cnt_reg[31]_i_3_n_7
    SLICE_X84Y156        LUT4 (Prop_lut4_I2_O)        0.299     4.670 r  FSM_onehot_state[7]_i_17/O
                         net (fo=1, routed)           0.815     5.484    FSM_onehot_state[7]_i_17_n_0
    SLICE_X84Y154        LUT6 (Prop_lut6_I1_O)        0.124     5.608 r  FSM_onehot_state[7]_i_6/O
                         net (fo=4, routed)           1.171     6.779    FSM_onehot_state[7]_i_6_n_0
    SLICE_X78Y151        LUT5 (Prop_lut5_I1_O)        0.124     6.903 r  FSM_onehot_state[4]_i_2/O
                         net (fo=4, routed)           0.504     7.407    FSM_onehot_state[4]_i_2_n_0
    SLICE_X79Y151        LUT3 (Prop_lut3_I1_O)        0.150     7.557 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.557    FSM_onehot_state[2]_i_1_n_0
    SLICE_X79Y151        FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.539ns  (logic 1.903ns (25.241%)  route 5.636ns (74.759%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y153        FDCE                         0.000     0.000 r  cnt_reg[8]/C
    SLICE_X84Y153        FDCE (Prop_fdce_C_Q)         0.478     0.478 f  cnt_reg[8]/Q
                         net (fo=10, routed)          1.590     2.068    cnt_reg_n_0_[8]
    SLICE_X79Y154        LUT2 (Prop_lut2_I1_O)        0.301     2.369 r  FSM_onehot_state[6]_i_31/O
                         net (fo=1, routed)           0.000     2.369    FSM_onehot_state[6]_i_31_n_0
    SLICE_X79Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.901 r  FSM_onehot_state_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.901    FSM_onehot_state_reg[6]_i_14_n_0
    SLICE_X79Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.015 r  FSM_onehot_state_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.015    FSM_onehot_state_reg[6]_i_5_n_0
    SLICE_X79Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.129 f  FSM_onehot_state_reg[6]_i_4/CO[3]
                         net (fo=2, routed)           1.469     4.597    FSM_onehot_state_reg[6]_i_4_n_0
    SLICE_X80Y151        LUT5 (Prop_lut5_I0_O)        0.124     4.721 r  cnt[31]_i_7/O
                         net (fo=1, routed)           0.658     5.379    cnt[31]_i_7_n_0
    SLICE_X81Y151        LUT6 (Prop_lut6_I5_O)        0.124     5.503 r  cnt[31]_i_2/O
                         net (fo=32, routed)          1.129     6.632    cnt[31]_i_2_n_0
    SLICE_X84Y155        LUT2 (Prop_lut2_I0_O)        0.116     6.748 r  cnt[23]_i_1/O
                         net (fo=1, routed)           0.792     7.539    cnt[23]
    SLICE_X83Y155        FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            can_shift_reg[24]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.128ns (35.179%)  route 0.236ns (64.821%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y151        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[7]/C
    SLICE_X81Y151        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[7]/Q
                         net (fo=37, routed)          0.236     0.364    can_shift
    SLICE_X84Y151        FDCE                                         r  can_shift_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            can_shift_reg[25]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.128ns (35.179%)  route 0.236ns (64.821%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y151        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[7]/C
    SLICE_X81Y151        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[7]/Q
                         net (fo=37, routed)          0.236     0.364    can_shift
    SLICE_X84Y151        FDCE                                         r  can_shift_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            can_shift_reg[26]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.128ns (35.179%)  route 0.236ns (64.821%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y151        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[7]/C
    SLICE_X81Y151        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[7]/Q
                         net (fo=37, routed)          0.236     0.364    can_shift
    SLICE_X84Y151        FDCE                                         r  can_shift_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            can_shift_reg[27]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.128ns (35.179%)  route 0.236ns (64.821%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y151        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[7]/C
    SLICE_X81Y151        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[7]/Q
                         net (fo=37, routed)          0.236     0.364    can_shift
    SLICE_X84Y151        FDCE                                         r  can_shift_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.183ns (50.196%)  route 0.182ns (49.804%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y151        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[6]/C
    SLICE_X81Y151        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[6]/Q
                         net (fo=5, routed)           0.182     0.323    FSM_onehot_state_reg_n_0_[6]
    SLICE_X81Y151        LUT3 (Prop_lut3_I1_O)        0.042     0.365 r  FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     0.365    FSM_onehot_state[7]_i_1_n_0
    SLICE_X81Y151        FDCE                                         r  FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y151        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[6]/C
    SLICE_X81Y151        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[6]/Q
                         net (fo=5, routed)           0.182     0.323    FSM_onehot_state_reg_n_0_[6]
    SLICE_X81Y151        LUT4 (Prop_lut4_I0_O)        0.045     0.368 r  FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     0.368    FSM_onehot_state[6]_i_1_n_0
    SLICE_X81Y151        FDCE                                         r  FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y152        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X79Y152        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[0]/Q
                         net (fo=32, routed)          0.204     0.345    cnt_reg_n_0_[0]
    SLICE_X79Y152        LUT2 (Prop_lut2_I1_O)        0.045     0.390 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.390    cnt[0]
    SLICE_X79Y152        FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.266%)  route 0.208ns (52.734%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y151        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X79Y151        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[1]/Q
                         net (fo=8, routed)           0.208     0.349    FSM_onehot_state_reg_n_0_[1]
    SLICE_X79Y151        LUT4 (Prop_lut4_I2_O)        0.045     0.394 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.394    FSM_onehot_state[1]_i_1_n_0
    SLICE_X79Y151        FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.187ns (47.400%)  route 0.208ns (52.600%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y151        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X79Y151        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[1]/Q
                         net (fo=8, routed)           0.208     0.349    FSM_onehot_state_reg_n_0_[1]
    SLICE_X79Y151        LUT3 (Prop_lut3_I2_O)        0.046     0.395 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    FSM_onehot_state[2]_i_1_n_0
    SLICE_X79Y151        FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.186ns (46.911%)  route 0.210ns (53.089%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y151        FDCE                         0.000     0.000 r  cnt_reg[4]/C
    SLICE_X81Y151        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[4]/Q
                         net (fo=26, routed)          0.210     0.351    cnt_reg_n_0_[4]
    SLICE_X82Y151        LUT6 (Prop_lut6_I1_O)        0.045     0.396 r  LCD_RS_i_1/O
                         net (fo=1, routed)           0.000     0.396    LCD_RS_i_1_n_0
    SLICE_X82Y151        FDPE                                         r  LCD_RS_reg/D
  -------------------------------------------------------------------    -------------------





