#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Apr  9 13:34:05 2019
# Process ID: 5828
# Current directory: C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.runs/synth_2
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.runs/synth_2/top.vds
# Journal file: C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7vx485tffg1761-2 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5808 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 410.309 ; gain = 98.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/top.v:23]
	Parameter BLOCK_SIZE bound to: 128 - type: integer 
	Parameter B_S_DIV_8 bound to: 16 - type: integer 
	Parameter fsm_idle bound to: 3'b000 
	Parameter fsm_addInitkey bound to: 3'b001 
	Parameter fsm_subBytes bound to: 3'b010 
	Parameter fsm_shiftRows bound to: 3'b011 
	Parameter fsm_mixColumns_1 bound to: 3'b100 
	Parameter fsm_mixColumns_2 bound to: 3'b101 
	Parameter fsm_addRoundkey bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'addRoundkey' [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/addRoundkey.v:23]
	Parameter BLOCK_SIZE bound to: 128 - type: integer 
	Parameter B_S_DIV_8 bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addRoundkey' (1#1) [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/addRoundkey.v:23]
INFO: [Synth 8-6157] synthesizing module 'subBytes' [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/subBytes.v:23]
	Parameter BLOCK_SIZE bound to: 128 - type: integer 
	Parameter B_S_DIV_8 bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/subBytes.v:64]
INFO: [Synth 8-226] default block is never used [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/subBytes.v:64]
INFO: [Synth 8-226] default block is never used [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/subBytes.v:64]
INFO: [Synth 8-226] default block is never used [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/subBytes.v:64]
INFO: [Synth 8-226] default block is never used [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/subBytes.v:64]
INFO: [Synth 8-226] default block is never used [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/subBytes.v:64]
INFO: [Synth 8-226] default block is never used [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/subBytes.v:64]
INFO: [Synth 8-226] default block is never used [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/subBytes.v:64]
INFO: [Synth 8-226] default block is never used [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/subBytes.v:64]
INFO: [Synth 8-226] default block is never used [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/subBytes.v:64]
INFO: [Synth 8-226] default block is never used [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/subBytes.v:64]
INFO: [Synth 8-226] default block is never used [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/subBytes.v:64]
INFO: [Synth 8-226] default block is never used [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/subBytes.v:64]
INFO: [Synth 8-226] default block is never used [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/subBytes.v:64]
INFO: [Synth 8-226] default block is never used [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/subBytes.v:64]
INFO: [Synth 8-226] default block is never used [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/subBytes.v:64]
INFO: [Synth 8-6155] done synthesizing module 'subBytes' (2#1) [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/subBytes.v:23]
INFO: [Synth 8-6157] synthesizing module 'shiftRows' [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/shiftRows.v:23]
	Parameter BLOCK_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftRows' (3#1) [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/shiftRows.v:23]
INFO: [Synth 8-6157] synthesizing module 'mixColumns' [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/mixColumns.v:25]
	Parameter BLOCK_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mixColumns_32bit' [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/mixColumns_32bit.v:22]
INFO: [Synth 8-6157] synthesizing module 'mixColumns_8bit0' [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/mixColumns_8bit0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mixColumns_8bit0' (4#1) [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/mixColumns_8bit0.v:22]
INFO: [Synth 8-6157] synthesizing module 'mixColumns_8bit1' [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/mixColumns_8bit1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mixColumns_8bit1' (5#1) [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/mixColumns_8bit1.v:22]
INFO: [Synth 8-6157] synthesizing module 'mixColumns_8bit2' [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/mixColumns_8bit2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mixColumns_8bit2' (6#1) [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/mixColumns_8bit2.v:22]
INFO: [Synth 8-6157] synthesizing module 'mixColumns_8bit3' [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/mixColumns_8bit3.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mixColumns_8bit3' (7#1) [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/mixColumns_8bit3.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mixColumns_32bit' (8#1) [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/mixColumns_32bit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mixColumns' (9#1) [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/mixColumns.v:25]
INFO: [Synth 8-6157] synthesizing module 'keySchedule' [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/keySchedule.v:23]
	Parameter BLOCK_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/keySchedule.v:35]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/keySchedule.v:41]
INFO: [Synth 8-226] default block is never used [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/keySchedule.v:176]
INFO: [Synth 8-226] default block is never used [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/keySchedule.v:176]
INFO: [Synth 8-226] default block is never used [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/keySchedule.v:176]
INFO: [Synth 8-226] default block is never used [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/keySchedule.v:176]
INFO: [Synth 8-6155] done synthesizing module 'keySchedule' (10#1) [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/keySchedule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (11#1) [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 468.336 ; gain = 156.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 468.336 ; gain = 156.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 468.336 ; gain = 156.297
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/constrs_1/new/timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.srcs/constrs_1/new/timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 992.207 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 992.207 ; gain = 680.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 992.207 ; gain = 680.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 992.207 ; gain = 680.168
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "key_generated" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'top'
INFO: [Synth 8-5544] ROM "counter_a" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_addInitkey" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_subBytes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fetch" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                fsm_idle |                          0000001 |                              000
          fsm_addInitkey |                          0000010 |                              001
            fsm_subBytes |                          0000100 |                              010
           fsm_shiftRows |                          0001000 |                              011
        fsm_mixColumns_1 |                          0010000 |                              100
        fsm_mixColumns_2 |                          0100000 |                              101
         fsm_addRoundkey |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'one-hot' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 992.207 ; gain = 680.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 3     
	   2 Input      8 Bit         XORs := 48    
	   3 Input      8 Bit         XORs := 16    
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 7     
	                8 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 32    
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module addRoundkey 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 16    
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module subBytes 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module shiftRows 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module mixColumns_8bit0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   3 Input      8 Bit         XORs := 1     
	   4 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module mixColumns_8bit1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   3 Input      8 Bit         XORs := 1     
	   4 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module mixColumns_8bit2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   3 Input      8 Bit         XORs := 1     
	   4 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module mixColumns_8bit3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   3 Input      8 Bit         XORs := 1     
	   4 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module mixColumns_32bit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mixColumns 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module keySchedule 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "counter_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 992.207 ; gain = 680.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|subBytes    | sbox       | 256x8         | LUT            | 
|subBytes    | sbox0      | 256x8         | LUT            | 
|subBytes    | sbox1      | 256x8         | LUT            | 
|subBytes    | sbox2      | 256x8         | LUT            | 
|subBytes    | sbox3      | 256x8         | LUT            | 
|subBytes    | sbox4      | 256x8         | LUT            | 
|subBytes    | sbox5      | 256x8         | LUT            | 
|subBytes    | sbox6      | 256x8         | LUT            | 
|subBytes    | sbox7      | 256x8         | LUT            | 
|subBytes    | sbox8      | 256x8         | LUT            | 
|subBytes    | sbox9      | 256x8         | LUT            | 
|subBytes    | sbox10     | 256x8         | LUT            | 
|subBytes    | sbox11     | 256x8         | LUT            | 
|subBytes    | sbox12     | 256x8         | LUT            | 
|subBytes    | sbox13     | 256x8         | LUT            | 
|subBytes    | sbox14     | 256x8         | LUT            | 
|keySchedule | sbox17     | 256x8         | LUT            | 
|keySchedule | sbox16     | 256x8         | LUT            | 
|keySchedule | sbox15     | 256x8         | LUT            | 
|keySchedule | sbox       | 256x8         | LUT            | 
|subBytes    | sbox       | 256x8         | LUT            | 
|subBytes    | sbox0      | 256x8         | LUT            | 
|subBytes    | sbox1      | 256x8         | LUT            | 
|subBytes    | sbox6      | 256x8         | LUT            | 
|subBytes    | sbox9      | 256x8         | LUT            | 
|subBytes    | sbox10     | 256x8         | LUT            | 
|subBytes    | sbox11     | 256x8         | LUT            | 
|subBytes    | sbox12     | 256x8         | LUT            | 
|subBytes    | sbox13     | 256x8         | LUT            | 
|subBytes    | sbox14     | 256x8         | LUT            | 
|keySchedule | sbox17     | 256x8         | LUT            | 
|keySchedule | sbox16     | 256x8         | LUT            | 
|keySchedule | sbox15     | 256x8         | LUT            | 
|keySchedule | sbox       | 256x8         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 992.207 ; gain = 680.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 992.207 ; gain = 680.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 992.207 ; gain = 680.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 992.207 ; gain = 680.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 992.207 ; gain = 680.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 992.207 ; gain = 680.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     3|
|3     |LUT2  |   279|
|4     |LUT3  |   195|
|5     |LUT4  |    47|
|6     |LUT5  |   179|
|7     |LUT6  |   946|
|8     |MUXF7 |    64|
|9     |MUXF8 |    32|
|10    |FDCE  |     6|
|11    |FDPE  |     1|
|12    |FDRE  |   873|
|13    |IBUF  |   259|
|14    |OBUF  |     1|
|15    |OBUFT |   128|
+------+------+------+

Report Instance Areas: 
+------+-------------------+--------------------+------+
|      |Instance           |Module              |Cells |
+------+-------------------+--------------------+------+
|1     |top                |                    |  3014|
|2     |  addRoundkey_inst |addRoundkey         |   257|
|3     |  subBytes_inst    |subBytes            |   768|
|4     |  shiftRows_inst   |shiftRows           |   128|
|5     |  mixColumns_inst  |mixColumns          |   528|
|6     |    first_column   |mixColumns_32bit__1 |   100|
|7     |      fr_c         |mixColumns_8bit0__1 |    17|
|8     |      sr_c         |mixColumns_8bit1__1 |    17|
|9     |      tr_c         |mixColumns_8bit2__1 |    17|
|10    |      for_c        |mixColumns_8bit3__1 |    17|
|11    |    second_column  |mixColumns_32bit__2 |   100|
|12    |      fr_c         |mixColumns_8bit0__2 |    17|
|13    |      sr_c         |mixColumns_8bit1__2 |    17|
|14    |      tr_c         |mixColumns_8bit2__2 |    17|
|15    |      for_c        |mixColumns_8bit3__2 |    17|
|16    |    third_column   |mixColumns_32bit__3 |   100|
|17    |      fr_c         |mixColumns_8bit0__3 |    17|
|18    |      sr_c         |mixColumns_8bit1__3 |    17|
|19    |      tr_c         |mixColumns_8bit2__3 |    17|
|20    |      for_c        |mixColumns_8bit3__3 |    17|
|21    |    fourth_column  |mixColumns_32bit    |   100|
|22    |      fr_c         |mixColumns_8bit0    |    17|
|23    |      sr_c         |mixColumns_8bit1    |    17|
|24    |      tr_c         |mixColumns_8bit2    |    17|
|25    |      for_c        |mixColumns_8bit3    |    17|
|26    |  keySchedule_inst |keySchedule         |   656|
+------+-------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 992.207 ; gain = 680.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 992.207 ; gain = 156.297
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 992.207 ; gain = 680.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 355 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 1000.941 ; gain = 701.910
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/nitheesh/Desktop/Course work/advanced_encryption_algorithm/advanced_encryption_algorithm.runs/synth_2/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.440 . Memory (MB): peak = 1000.941 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr  9 13:34:58 2019...
