
Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_21
.address_size 64



.visible .entry _ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1_(
.param .u32 _ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1__param_0,
.param .u64 _ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1__param_1,
.param .u64 _ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1__param_2,
.param .u32 _ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1__param_3,
.param .u32 _ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1__param_4,
.param .u64 _ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1__param_5
)
{
.reg .pred %p<3>;
.reg .f32 %f<4>;
.reg .b32 %r<15>;
.reg .b64 %rd<12>;


ld.param.u32 %r6, [_ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1__param_2];
ld.param.u32 %r7, [_ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1__param_3];
ld.param.u32 %r8, [_ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1__param_4];
ld.param.u64 %rd6, [_ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r14, %r1, %r9, %r10;
setp.ge.s32	%p1, %r14, %r6;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r3, %r11, %r1;

BB0_2:
div.s32 %r12, %r14, %r8;
rem.s32 %r13, %r12, %r7;
mul.wide.s32 %rd7, %r14, 4;
add.s64 %rd8, %rd3, %rd7;
mul.wide.s32 %rd9, %r13, 4;
add.s64 %rd10, %rd2, %rd9;
ld.global.f32 %f1, [%rd10];
ld.global.f32 %f2, [%rd8];
add.f32 %f3, %f2, %f1;
add.s64 %rd11, %rd1, %rd7;
st.global.f32 [%rd11], %f3;
add.s32 %r14, %r3, %r14;
setp.lt.s32	%p2, %r14, %r6;
@%p2 bra BB0_2;

BB0_3:
ret;
}


.visible .entry _ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1_(
.param .u32 _ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1__param_0,
.param .u64 _ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1__param_1,
.param .u64 _ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1__param_2,
.param .u32 _ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1__param_3,
.param .u32 _ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1__param_4,
.param .u64 _ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1__param_5
)
{
.reg .pred %p<3>;
.reg .b32 %r<15>;
.reg .f64 %fd<4>;
.reg .b64 %rd<12>;


ld.param.u32 %r6, [_ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1__param_2];
ld.param.u32 %r7, [_ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1__param_3];
ld.param.u32 %r8, [_ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1__param_4];
ld.param.u64 %rd6, [_ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r14, %r1, %r9, %r10;
setp.ge.s32	%p1, %r14, %r6;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r3, %r11, %r1;

BB1_2:
div.s32 %r12, %r14, %r8;
rem.s32 %r13, %r12, %r7;
mul.wide.s32 %rd7, %r14, 8;
add.s64 %rd8, %rd3, %rd7;
mul.wide.s32 %rd9, %r13, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd1, [%rd10];
ld.global.f64 %fd2, [%rd8];
add.f64 %fd3, %fd2, %fd1;
add.s64 %rd11, %rd1, %rd7;
st.global.f64 [%rd11], %fd3;
add.s32 %r14, %r3, %r14;
setp.lt.s32	%p2, %r14, %r6;
@%p2 bra BB1_2;

BB1_3:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];

.visible .entry _ZN5caffe4TileIfEEviPKT_iiiPS1_(
.param .u32 _ZN5caffe4TileIfEEviPKT_iiiPS1__param_0,
.param .u64 _ZN5caffe4TileIfEEviPKT_iiiPS1__param_1,
.param .u32 _ZN5caffe4TileIfEEviPKT_iiiPS1__param_2,
.param .u32 _ZN5caffe4TileIfEEviPKT_iiiPS1__param_3,
.param .u32 _ZN5caffe4TileIfEEviPKT_iiiPS1__param_4,
.param .u64 _ZN5caffe4TileIfEEviPKT_iiiPS1__param_5
)
{
.reg .pred %p<3>;
.reg .f32 %f<2>;
.reg .b32 %r<17>;
.reg .b64 %rd<9>;


ld.param.u32 %r6, [_ZN5caffe4TileIfEEviPKT_iiiPS1__param_0];
ld.param.u64 %rd3, [_ZN5caffe4TileIfEEviPKT_iiiPS1__param_1];
ld.param.u32 %r7, [_ZN5caffe4TileIfEEviPKT_iiiPS1__param_2];
ld.param.u32 %r8, [_ZN5caffe4TileIfEEviPKT_iiiPS1__param_3];
ld.param.u64 %rd4, [_ZN5caffe4TileIfEEviPKT_iiiPS1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r16, %r1, %r9, %r10;
setp.ge.s32	%p1, %r16, %r6;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r3, %r11, %r1;

BB0_2:
div.s32 %r12, %r16, %r7;
div.s32 %r13, %r12, %r8;
rem.s32 %r14, %r16, %r7;
mad.lo.s32 %r15, %r13, %r7, %r14;
mul.wide.s32 %rd5, %r15, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.f32 %f1, [%rd6];
mul.wide.s32 %rd7, %r16, 4;
add.s64 %rd8, %rd1, %rd7;
st.global.f32 [%rd8], %f1;
add.s32 %r16, %r3, %r16;
setp.lt.s32	%p2, %r16, %r6;
@%p2 bra BB0_2;

BB0_3:
ret;
}


.visible .entry _ZN5caffe12TileBackwardIfEEviPKT_iiiPS1_(
.param .u32 _ZN5caffe12TileBackwardIfEEviPKT_iiiPS1__param_0,
.param .u64 _ZN5caffe12TileBackwardIfEEviPKT_iiiPS1__param_1,
.param .u32 _ZN5caffe12TileBackwardIfEEviPKT_iiiPS1__param_2,
.param .u32 _ZN5caffe12TileBackwardIfEEviPKT_iiiPS1__param_3,
.param .u32 _ZN5caffe12TileBackwardIfEEviPKT_iiiPS1__param_4,
.param .u64 _ZN5caffe12TileBackwardIfEEviPKT_iiiPS1__param_5
)
{
.reg .pred %p<5>;
.reg .f32 %f<6>;
.reg .b32 %r<27>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_ZN5caffe12TileBackwardIfEEviPKT_iiiPS1__param_0];
ld.param.u64 %rd8, [_ZN5caffe12TileBackwardIfEEviPKT_iiiPS1__param_1];
ld.param.u32 %r10, [_ZN5caffe12TileBackwardIfEEviPKT_iiiPS1__param_2];
ld.param.u32 %r11, [_ZN5caffe12TileBackwardIfEEviPKT_iiiPS1__param_3];
ld.param.u32 %r12, [_ZN5caffe12TileBackwardIfEEviPKT_iiiPS1__param_4];
ld.param.u64 %rd9, [_ZN5caffe12TileBackwardIfEEviPKT_iiiPS1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r25, %r1, %r13, %r14;
setp.ge.s32	%p1, %r25, %r9;
@%p1 bra BB1_6;

cvta.to.global.u64 %rd1, %rd8;
cvta.to.global.u64 %rd2, %rd9;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r3, %r15, %r1;
mul.lo.s32 %r4, %r12, %r11;
mul.lo.s32 %r16, %r12, %r10;
mul.wide.s32 %rd3, %r16, 4;

BB1_2:
mul.wide.s32 %rd10, %r25, 4;
add.s64 %rd4, %rd2, %rd10;
mov.u32 %r26, 0;
st.global.u32 [%rd4], %r26;
setp.lt.s32	%p2, %r11, 1;
@%p2 bra BB1_5;

rem.s32 %r19, %r25, %r10;
div.s32 %r20, %r25, %r10;
rem.s32 %r21, %r20, %r12;
div.s32 %r22, %r20, %r12;
mad.lo.s32 %r23, %r4, %r22, %r21;
mad.lo.s32 %r24, %r10, %r23, %r19;
mul.wide.s32 %rd11, %r24, 4;
add.s64 %rd12, %rd1, %rd11;
mov.f32 %f5, 0f00000000;

BB1_4:
ld.global.f32 %f4, [%rd12];
add.f32 %f5, %f4, %f5;
st.global.f32 [%rd4], %f5;
add.s64 %rd12, %rd12, %rd3;
add.s32 %r26, %r26, 1;
setp.lt.s32	%p3, %r26, %r11;
@%p3 bra BB1_4;

BB1_5:
add.s32 %r25, %r3, %r25;
setp.lt.s32	%p4, %r25, %r9;
@%p4 bra BB1_2;

BB1_6:
ret;
}


.visible .entry _ZN5caffe4TileIdEEviPKT_iiiPS1_(
.param .u32 _ZN5caffe4TileIdEEviPKT_iiiPS1__param_0,
.param .u64 _ZN5caffe4TileIdEEviPKT_iiiPS1__param_1,
.param .u32 _ZN5caffe4TileIdEEviPKT_iiiPS1__param_2,
.param .u32 _ZN5caffe4TileIdEEviPKT_iiiPS1__param_3,
.param .u32 _ZN5caffe4TileIdEEviPKT_iiiPS1__param_4,
.param .u64 _ZN5caffe4TileIdEEviPKT_iiiPS1__param_5
)
{
.reg .pred %p<3>;
.reg .b32 %r<17>;
.reg .f64 %fd<2>;
.reg .b64 %rd<9>;


ld.param.u32 %r6, [_ZN5caffe4TileIdEEviPKT_iiiPS1__param_0];
ld.param.u64 %rd3, [_ZN5caffe4TileIdEEviPKT_iiiPS1__param_1];
ld.param.u32 %r7, [_ZN5caffe4TileIdEEviPKT_iiiPS1__param_2];
ld.param.u32 %r8, [_ZN5caffe4TileIdEEviPKT_iiiPS1__param_3];
ld.param.u64 %rd4, [_ZN5caffe4TileIdEEviPKT_iiiPS1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r16, %r1, %r9, %r10;
setp.ge.s32	%p1, %r16, %r6;
@%p1 bra BB2_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r3, %r11, %r1;

BB2_2:
div.s32 %r12, %r16, %r7;
div.s32 %r13, %r12, %r8;
rem.s32 %r14, %r16, %r7;
mad.lo.s32 %r15, %r13, %r7, %r14;
mul.wide.s32 %rd5, %r15, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd1, [%rd6];
mul.wide.s32 %rd7, %r16, 8;
add.s64 %rd8, %rd1, %rd7;
st.global.f64 [%rd8], %fd1;
add.s32 %r16, %r3, %r16;
setp.lt.s32	%p2, %r16, %r6;
@%p2 bra BB2_2;

BB2_3:
ret;
}


.visible .entry _ZN5caffe12TileBackwardIdEEviPKT_iiiPS1_(
.param .u32 _ZN5caffe12TileBackwardIdEEviPKT_iiiPS1__param_0,
.param .u64 _ZN5caffe12TileBackwardIdEEviPKT_iiiPS1__param_1,
.param .u32 _ZN5caffe12TileBackwardIdEEviPKT_iiiPS1__param_2,
.param .u32 _ZN5caffe12TileBackwardIdEEviPKT_iiiPS1__param_3,
.param .u32 _ZN5caffe12TileBackwardIdEEviPKT_iiiPS1__param_4,
.param .u64 _ZN5caffe12TileBackwardIdEEviPKT_iiiPS1__param_5
)
{
.reg .pred %p<5>;
.reg .b32 %r<26>;
.reg .f64 %fd<6>;
.reg .b64 %rd<14>;


ld.param.u32 %r9, [_ZN5caffe12TileBackwardIdEEviPKT_iiiPS1__param_0];
ld.param.u64 %rd8, [_ZN5caffe12TileBackwardIdEEviPKT_iiiPS1__param_1];
ld.param.u32 %r10, [_ZN5caffe12TileBackwardIdEEviPKT_iiiPS1__param_2];
ld.param.u32 %r11, [_ZN5caffe12TileBackwardIdEEviPKT_iiiPS1__param_3];
ld.param.u32 %r12, [_ZN5caffe12TileBackwardIdEEviPKT_iiiPS1__param_4];
ld.param.u64 %rd9, [_ZN5caffe12TileBackwardIdEEviPKT_iiiPS1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r24, %r1, %r13, %r14;
setp.ge.s32	%p1, %r24, %r9;
@%p1 bra BB3_6;

cvta.to.global.u64 %rd1, %rd8;
cvta.to.global.u64 %rd2, %rd9;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r3, %r15, %r1;
mul.lo.s32 %r4, %r12, %r11;
mul.lo.s32 %r16, %r12, %r10;
mul.wide.s32 %rd3, %r16, 8;

BB3_2:
mul.wide.s32 %rd10, %r24, 8;
add.s64 %rd4, %rd2, %rd10;
mov.u64 %rd11, 0;
st.global.u64 [%rd4], %rd11;
setp.lt.s32	%p2, %r11, 1;
@%p2 bra BB3_5;

rem.s32 %r18, %r24, %r10;
div.s32 %r19, %r24, %r10;
rem.s32 %r20, %r19, %r12;
div.s32 %r21, %r19, %r12;
mad.lo.s32 %r22, %r4, %r21, %r20;
mad.lo.s32 %r23, %r10, %r22, %r18;
mul.wide.s32 %rd12, %r23, 8;
add.s64 %rd13, %rd1, %rd12;
mov.u32 %r25, 0;
mov.f64 %fd5, 0d0000000000000000;

BB3_4:
ld.global.f64 %fd4, [%rd13];
add.f64 %fd5, %fd4, %fd5;
st.global.f64 [%rd4], %fd5;
add.s64 %rd13, %rd13, %rd3;
add.s32 %r25, %r25, 1;
setp.lt.s32	%p3, %r25, %r11;
@%p3 bra BB3_4;

BB3_5:
add.s32 %r24, %r3, %r24;
setp.lt.s32	%p4, %r24, %r9;
@%p4 bra BB3_2;

BB3_6:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];

.visible .entry _ZN5caffe6ConcatIfEEviPKT_biiiiiPS1_(
.param .u32 _ZN5caffe6ConcatIfEEviPKT_biiiiiPS1__param_0,
.param .u64 _ZN5caffe6ConcatIfEEviPKT_biiiiiPS1__param_1,
.param .u8 _ZN5caffe6ConcatIfEEviPKT_biiiiiPS1__param_2,
.param .u32 _ZN5caffe6ConcatIfEEviPKT_biiiiiPS1__param_3,
.param .u32 _ZN5caffe6ConcatIfEEviPKT_biiiiiPS1__param_4,
.param .u32 _ZN5caffe6ConcatIfEEviPKT_biiiiiPS1__param_5,
.param .u32 _ZN5caffe6ConcatIfEEviPKT_biiiiiPS1__param_6,
.param .u32 _ZN5caffe6ConcatIfEEviPKT_biiiiiPS1__param_7,
.param .u64 _ZN5caffe6ConcatIfEEviPKT_biiiiiPS1__param_8
)
{
.reg .pred %p<5>;
.reg .b16 %rs<3>;
.reg .f32 %f<3>;
.reg .b32 %r<26>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_ZN5caffe6ConcatIfEEviPKT_biiiiiPS1__param_0];
ld.param.u64 %rd3, [_ZN5caffe6ConcatIfEEviPKT_biiiiiPS1__param_1];
ld.param.u32 %r10, [_ZN5caffe6ConcatIfEEviPKT_biiiiiPS1__param_4];
ld.param.u32 %r11, [_ZN5caffe6ConcatIfEEviPKT_biiiiiPS1__param_5];
ld.param.u32 %r12, [_ZN5caffe6ConcatIfEEviPKT_biiiiiPS1__param_6];
ld.param.u32 %r13, [_ZN5caffe6ConcatIfEEviPKT_biiiiiPS1__param_7];
ld.param.u64 %rd4, [_ZN5caffe6ConcatIfEEviPKT_biiiiiPS1__param_8];
ld.param.s8 %rs1, [_ZN5caffe6ConcatIfEEviPKT_biiiiiPS1__param_2];
cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r1, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r25, %r1, %r14, %r15;
setp.ge.s32	%p1, %r25, %r9;
@%p1 bra BB0_4;

mul.lo.s32 %r3, %r12, %r10;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r4, %r16, %r1;
and.b16 %rs2, %rs1, 255;
setp.eq.s16	%p2, %rs2, 0;
@%p2 bra BB0_3;

BB0_2:
div.s32 %r17, %r25, %r3;
mad.lo.s32 %r18, %r17, %r11, %r13;
rem.s32 %r19, %r25, %r3;
mad.lo.s32 %r20, %r18, %r10, %r19;
mul.wide.s32 %rd5, %r25, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.f32 %f1, [%rd6];
mul.wide.s32 %rd7, %r20, 4;
add.s64 %rd8, %rd1, %rd7;
st.global.f32 [%rd8], %f1;
add.s32 %r25, %r4, %r25;
setp.lt.s32	%p3, %r25, %r9;
@%p3 bra BB0_2;
bra.uni BB0_4;

BB0_3:
div.s32 %r21, %r25, %r3;
mad.lo.s32 %r22, %r21, %r11, %r13;
rem.s32 %r23, %r25, %r3;
mad.lo.s32 %r24, %r22, %r10, %r23;
mul.wide.s32 %rd9, %r24, 4;
add.s64 %rd10, %rd2, %rd9;
ld.global.f32 %f2, [%rd10];
mul.wide.s32 %rd11, %r25, 4;
add.s64 %rd12, %rd1, %rd11;
st.global.f32 [%rd12], %f2;
add.s32 %r25, %r4, %r25;
setp.lt.s32	%p4, %r25, %r9;
@%p4 bra BB0_3;

BB0_4:
ret;
}


.visible .entry _ZN5caffe6ConcatIdEEviPKT_biiiiiPS1_(
.param .u32 _ZN5caffe6ConcatIdEEviPKT_biiiiiPS1__param_0,
.param .u64 _ZN5caffe6ConcatIdEEviPKT_biiiiiPS1__param_1,
.param .u8 _ZN5caffe6ConcatIdEEviPKT_biiiiiPS1__param_2,
.param .u32 _ZN5caffe6ConcatIdEEviPKT_biiiiiPS1__param_3,
.param .u32 _ZN5caffe6ConcatIdEEviPKT_biiiiiPS1__param_4,
.param .u32 _ZN5caffe6ConcatIdEEviPKT_biiiiiPS1__param_5,
.param .u32 _ZN5caffe6ConcatIdEEviPKT_biiiiiPS1__param_6,
.param .u32 _ZN5caffe6ConcatIdEEviPKT_biiiiiPS1__param_7,
.param .u64 _ZN5caffe6ConcatIdEEviPKT_biiiiiPS1__param_8
)
{
.reg .pred %p<5>;
.reg .b16 %rs<3>;
.reg .b32 %r<26>;
.reg .f64 %fd<3>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_ZN5caffe6ConcatIdEEviPKT_biiiiiPS1__param_0];
ld.param.u64 %rd3, [_ZN5caffe6ConcatIdEEviPKT_biiiiiPS1__param_1];
ld.param.u32 %r10, [_ZN5caffe6ConcatIdEEviPKT_biiiiiPS1__param_4];
ld.param.u32 %r11, [_ZN5caffe6ConcatIdEEviPKT_biiiiiPS1__param_5];
ld.param.u32 %r12, [_ZN5caffe6ConcatIdEEviPKT_biiiiiPS1__param_6];
ld.param.u32 %r13, [_ZN5caffe6ConcatIdEEviPKT_biiiiiPS1__param_7];
ld.param.u64 %rd4, [_ZN5caffe6ConcatIdEEviPKT_biiiiiPS1__param_8];
ld.param.s8 %rs1, [_ZN5caffe6ConcatIdEEviPKT_biiiiiPS1__param_2];
cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r1, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r25, %r1, %r14, %r15;
setp.ge.s32	%p1, %r25, %r9;
@%p1 bra BB1_4;

mul.lo.s32 %r3, %r12, %r10;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r4, %r16, %r1;
and.b16 %rs2, %rs1, 255;
setp.eq.s16	%p2, %rs2, 0;
@%p2 bra BB1_3;

BB1_2:
div.s32 %r17, %r25, %r3;
mad.lo.s32 %r18, %r17, %r11, %r13;
rem.s32 %r19, %r25, %r3;
mad.lo.s32 %r20, %r18, %r10, %r19;
mul.wide.s32 %rd5, %r25, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd1, [%rd6];
mul.wide.s32 %rd7, %r20, 8;
add.s64 %rd8, %rd1, %rd7;
st.global.f64 [%rd8], %fd1;
add.s32 %r25, %r4, %r25;
setp.lt.s32	%p3, %r25, %r9;
@%p3 bra BB1_2;
bra.uni BB1_4;

BB1_3:
div.s32 %r21, %r25, %r3;
mad.lo.s32 %r22, %r21, %r11, %r13;
rem.s32 %r23, %r25, %r3;
mad.lo.s32 %r24, %r22, %r10, %r23;
mul.wide.s32 %rd9, %r24, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd2, [%rd10];
mul.wide.s32 %rd11, %r25, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd2;
add.s32 %r25, %r4, %r25;
setp.lt.s32	%p4, %r25, %r9;
@%p4 bra BB1_3;

BB1_4:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];

.visible .entry _ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4_(
.param .u32 _ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_0,
.param .u64 _ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_1,
.param .u64 _ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_2,
.param .u64 _ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_3,
.param .u32 _ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_4,
.param .u32 _ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_5,
.param .u32 _ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_6,
.param .u32 _ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_7,
.param .u32 _ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_8,
.param .u8 _ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_9,
.param .u32 _ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_10,
.param .u64 _ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_11
)
{
.reg .pred %p<22>;
.reg .b16 %rs<3>;
.reg .f32 %f<9>;
.reg .b32 %r<55>;
.reg .b64 %rd<28>;


ld.param.u32 %r18, [_ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_0];
ld.param.u64 %rd9, [_ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_1];
ld.param.u64 %rd10, [_ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_2];
ld.param.u64 %rd8, [_ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_3];
ld.param.u32 %r19, [_ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_5];
ld.param.u32 %r20, [_ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_6];
ld.param.u32 %r21, [_ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_7];
ld.param.u32 %r22, [_ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_8];
ld.param.u32 %r23, [_ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_10];
ld.param.u64 %rd11, [_ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_11];
ld.param.s8 %rs1, [_ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4__param_9];
cvta.to.global.u64 %rd1, %rd11;
cvta.to.global.u64 %rd2, %rd9;
cvta.to.global.u64 %rd3, %rd10;
mov.u32 %r1, %ntid.x;
mov.u32 %r24, %ctaid.x;
mov.u32 %r25, %tid.x;
mad.lo.s32 %r52, %r1, %r24, %r25;
setp.ge.s32	%p8, %r52, %r18;
@%p8 bra BB0_11;

cvta.to.global.u64 %rd4, %rd8;
and.b16 %rs2, %rs1, 255;
setp.eq.s16	%p9, %rs2, 0;
mov.u32 %r26, %nctaid.x;
mul.lo.s32 %r3, %r26, %r1;
setp.gt.s32	%p1, %r22, -1;
setp.gt.s32	%p10, %r21, 0;
and.pred %p2, %p10, %p1;
@%p9 bra BB0_8;

BB0_2:
div.s32 %r27, %r52, %r20;
rem.s32 %r28, %r52, %r20;
mad.lo.s32 %r29, %r27, %r20, %r28;
mul.wide.s32 %rd12, %r29, 4;
add.s64 %rd13, %rd3, %rd12;
ld.global.f32 %f3, [%rd13];
cvt.rzi.s32.f32	%r30, %f3;
mad.lo.s32 %r5, %r27, %r19, %r28;
mad.lo.s32 %r31, %r30, %r20, %r5;
mul.wide.s32 %rd14, %r31, 4;
add.s64 %rd5, %rd2, %rd14;
setp.eq.s32	%p11, %r30, %r23;
mul.wide.s32 %rd16, %r52, 4;
add.s64 %rd6, %rd4, %rd16;
add.s64 %rd7, %rd1, %rd16;
@%p11 bra BB0_6;
bra.uni BB0_3;

BB0_6:
mov.u32 %r38, 0;
st.global.u32 [%rd6], %r38;
st.global.u32 [%rd7], %r38;
bra.uni BB0_7;

BB0_3:
ld.global.f32 %f1, [%rd5];
setp.gt.s32	%p20, %r22, -1;
mov.u32 %r51, -1;
mov.u32 %r50, 0;
@!%p2 bra BB0_5;
bra.uni BB0_4;

BB0_4:
mad.lo.s32 %r34, %r50, %r20, %r5;
mul.wide.s32 %rd17, %r34, 4;
add.s64 %rd18, %rd2, %rd17;
ld.global.f32 %f4, [%rd18];
setp.ge.f32	%p12, %f4, %f1;
selp.u32	%r35, 1, 0, %p12;
add.s32 %r51, %r35, %r51;
add.s32 %r50, %r50, 1;
setp.lt.s32	%p13, %r50, %r21;
setp.lt.s32	%p20, %r51, %r22;
and.pred %p14, %p13, %p20;
@%p14 bra BB0_4;

BB0_5:
selp.u32	%r36, 1, 0, %p20;
cvt.rn.f32.s32	%f5, %r36;
st.global.f32 [%rd6], %f5;
mov.u32 %r37, 1065353216;
st.global.u32 [%rd7], %r37;

BB0_7:
add.s32 %r52, %r3, %r52;
setp.lt.s32	%p15, %r52, %r18;
@%p15 bra BB0_2;
bra.uni BB0_11;

BB0_8:
div.s32 %r41, %r52, %r20;
rem.s32 %r42, %r52, %r20;
mad.lo.s32 %r43, %r41, %r20, %r42;
mul.wide.s32 %rd19, %r43, 4;
add.s64 %rd20, %rd3, %rd19;
ld.global.f32 %f6, [%rd20];
cvt.rzi.s32.f32	%r44, %f6;
mad.lo.s32 %r12, %r41, %r19, %r42;
mad.lo.s32 %r45, %r44, %r20, %r12;
mul.wide.s32 %rd21, %r45, 4;
add.s64 %rd22, %rd2, %rd21;
ld.global.f32 %f2, [%rd22];
mov.u32 %r54, -1;
mov.u32 %r53, 0;
mov.pred %p21, %p1;
@!%p2 bra BB0_10;
bra.uni BB0_9;

BB0_9:
mad.lo.s32 %r46, %r53, %r20, %r12;
mul.wide.s32 %rd23, %r46, 4;
add.s64 %rd24, %rd2, %rd23;
ld.global.f32 %f7, [%rd24];
setp.ge.f32	%p16, %f7, %f2;
selp.u32	%r47, 1, 0, %p16;
add.s32 %r54, %r47, %r54;
add.s32 %r53, %r53, 1;
setp.lt.s32	%p17, %r53, %r21;
setp.lt.s32	%p6, %r54, %r22;
and.pred %p18, %p17, %p6;
mov.pred %p21, %p6;
@%p18 bra BB0_9;

BB0_10:
mov.pred %p7, %p21;
selp.u32	%r48, 1, 0, %p7;
cvt.rn.f32.s32	%f8, %r48;
mul.wide.s32 %rd25, %r52, 4;
add.s64 %rd26, %rd4, %rd25;
st.global.f32 [%rd26], %f8;
add.s64 %rd27, %rd1, %rd25;
mov.u32 %r49, 1065353216;
st.global.u32 [%rd27], %r49;
add.s32 %r52, %r3, %r52;
setp.lt.s32	%p19, %r52, %r18;
@%p19 bra BB0_8;

BB0_11:
ret;
}


.visible .entry _ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi(
.param .u32 _ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_0,
.param .u64 _ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_1,
.param .u64 _ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_2,
.param .u64 _ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_3,
.param .u64 _ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_4,
.param .u32 _ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_5,
.param .u32 _ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_6,
.param .u32 _ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_7,
.param .u32 _ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_8,
.param .u32 _ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_9,
.param .u8 _ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_10,
.param .u32 _ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_11
)
{
.reg .pred %p<23>;
.reg .b16 %rs<3>;
.reg .f32 %f<13>;
.reg .b32 %r<56>;
.reg .b64 %rd<27>;


ld.param.u32 %r20, [_ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_0];
ld.param.u64 %rd6, [_ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_1];
ld.param.u64 %rd7, [_ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_2];
ld.param.u64 %rd8, [_ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_3];
ld.param.u64 %rd9, [_ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_4];
ld.param.u32 %r21, [_ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_6];
ld.param.u32 %r22, [_ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_7];
ld.param.u32 %r23, [_ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_8];
ld.param.u32 %r24, [_ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_9];
ld.param.u32 %r25, [_ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_11];
ld.param.s8 %rs1, [_ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi_param_10];
cvta.to.global.u64 %rd1, %rd9;
cvta.to.global.u64 %rd2, %rd8;
cvta.to.global.u64 %rd3, %rd6;
cvta.to.global.u64 %rd4, %rd7;
mov.u32 %r1, %ntid.x;
mov.u32 %r26, %ctaid.x;
mov.u32 %r27, %tid.x;
mad.lo.s32 %r53, %r1, %r26, %r27;
setp.ge.s32	%p8, %r53, %r20;
@%p8 bra BB1_10;

and.b16 %rs2, %rs1, 255;
setp.eq.s16	%p9, %rs2, 0;
mov.u32 %r28, %nctaid.x;
mul.lo.s32 %r3, %r28, %r1;
setp.gt.s32	%p10, %r24, -1;
setp.gt.s32	%p11, %r23, 0;
and.pred %p1, %p11, %p10;
@%p9 bra BB1_7;

BB1_2:
div.s32 %r29, %r53, %r22;
rem.s32 %r30, %r53, %r22;
mad.lo.s32 %r31, %r29, %r22, %r30;
mul.wide.s32 %rd10, %r31, 4;
add.s64 %rd11, %rd4, %rd10;
ld.global.f32 %f3, [%rd11];
cvt.rzi.s32.f32	%r5, %f3;
mad.lo.s32 %r6, %r29, %r21, %r30;
mad.lo.s32 %r32, %r5, %r22, %r6;
mul.wide.s32 %rd12, %r32, 4;
add.s64 %rd5, %rd3, %rd12;
setp.eq.s32	%p12, %r5, %r25;
@%p12 bra BB1_6;

ld.global.f32 %f1, [%rd5];
setp.gt.s32	%p21, %r24, -1;
mov.u32 %r52, -1;
mov.u32 %r51, 0;
@!%p1 bra BB1_5;
bra.uni BB1_4;

BB1_4:
mad.lo.s32 %r35, %r51, %r22, %r6;
mul.wide.s32 %rd13, %r35, 4;
add.s64 %rd14, %rd3, %rd13;
ld.global.f32 %f4, [%rd14];
setp.ge.f32	%p13, %f4, %f1;
selp.u32	%r36, 1, 0, %p13;
add.s32 %r52, %r36, %r52;
add.s32 %r51, %r51, 1;
setp.lt.s32	%p14, %r51, %r23;
setp.lt.s32	%p21, %r52, %r24;
and.pred %p15, %p14, %p21;
@%p15 bra BB1_4;

BB1_5:
selp.u32	%r37, 1, 0, %p21;
cvt.rn.f32.s32	%f5, %r37;
mad.lo.s32 %r38, %r5, %r20, %r53;
mul.wide.s32 %rd15, %r38, 4;
add.s64 %rd16, %rd2, %rd15;
ld.global.f32 %f6, [%rd16];
add.f32 %f7, %f5, %f6;
st.global.f32 [%rd16], %f7;
add.s64 %rd17, %rd1, %rd15;
mov.u32 %r39, 1065353216;
st.global.u32 [%rd17], %r39;

BB1_6:
add.s32 %r53, %r3, %r53;
setp.lt.s32	%p16, %r53, %r20;
@%p16 bra BB1_2;
bra.uni BB1_10;

BB1_7:
div.s32 %r42, %r53, %r22;
rem.s32 %r43, %r53, %r22;
mad.lo.s32 %r44, %r42, %r22, %r43;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd19, %rd4, %rd18;
ld.global.f32 %f8, [%rd19];
cvt.rzi.s32.f32	%r13, %f8;
mad.lo.s32 %r14, %r42, %r21, %r43;
mad.lo.s32 %r45, %r13, %r22, %r14;
mul.wide.s32 %rd20, %r45, 4;
add.s64 %rd21, %rd3, %rd20;
ld.global.f32 %f2, [%rd21];
mov.u32 %r55, -1;
mov.u32 %r54, 0;
mov.pred %p22, %p10;
@!%p1 bra BB1_9;
bra.uni BB1_8;

BB1_8:
mad.lo.s32 %r46, %r54, %r22, %r14;
mul.wide.s32 %rd22, %r46, 4;
add.s64 %rd23, %rd3, %rd22;
ld.global.f32 %f9, [%rd23];
setp.ge.f32	%p17, %f9, %f2;
selp.u32	%r47, 1, 0, %p17;
add.s32 %r55, %r47, %r55;
add.s32 %r54, %r54, 1;
setp.lt.s32	%p18, %r54, %r23;
setp.lt.s32	%p6, %r55, %r24;
and.pred %p19, %p18, %p6;
mov.pred %p22, %p6;
@%p19 bra BB1_8;

BB1_9:
mov.pred %p7, %p22;
selp.u32	%r48, 1, 0, %p7;
cvt.rn.f32.s32	%f10, %r48;
mad.lo.s32 %r49, %r13, %r20, %r53;
mul.wide.s32 %rd24, %r49, 4;
add.s64 %rd25, %rd2, %rd24;
ld.global.f32 %f11, [%rd25];
add.f32 %f12, %f10, %f11;
st.global.f32 [%rd25], %f12;
add.s64 %rd26, %rd1, %rd24;
mov.u32 %r50, 1065353216;
st.global.u32 [%rd26], %r50;
add.s32 %r53, %r3, %r53;
setp.lt.s32	%p20, %r53, %r20;
@%p20 bra BB1_7;

BB1_10:
ret;
}


.visible .entry _ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4_(
.param .u32 _ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_0,
.param .u64 _ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_1,
.param .u64 _ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_2,
.param .u64 _ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_3,
.param .u32 _ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_4,
.param .u32 _ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_5,
.param .u32 _ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_6,
.param .u32 _ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_7,
.param .u32 _ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_8,
.param .u8 _ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_9,
.param .u32 _ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_10,
.param .u64 _ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_11
)
{
.reg .pred %p<16>;
.reg .b16 %rs<3>;
.reg .b32 %r<33>;
.reg .f64 %fd<5>;
.reg .b64 %rd<20>;


ld.param.u32 %r11, [_ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_0];
ld.param.u64 %rd10, [_ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_1];
ld.param.u64 %rd7, [_ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_2];
ld.param.u64 %rd8, [_ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_3];
ld.param.u32 %r12, [_ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_5];
ld.param.u32 %r13, [_ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_6];
ld.param.u32 %r14, [_ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_7];
ld.param.u32 %r15, [_ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_8];
ld.param.u32 %r16, [_ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_10];
ld.param.u64 %rd9, [_ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_11];
ld.param.s8 %rs1, [_ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4__param_9];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r1, %ntid.x;
mov.u32 %r17, %ctaid.x;
mov.u32 %r18, %tid.x;
mad.lo.s32 %r30, %r1, %r17, %r18;
setp.ge.s32	%p5, %r30, %r11;
@%p5 bra BB2_8;

cvta.to.global.u64 %rd2, %rd9;
cvta.to.global.u64 %rd3, %rd7;
mov.u32 %r19, %nctaid.x;
mul.lo.s32 %r3, %r19, %r1;
setp.gt.s32	%p6, %r15, -1;
setp.gt.s32	%p7, %r14, 0;
and.pred %p1, %p7, %p6;
and.b16 %rs2, %rs1, 255;
cvta.to.global.u64 %rd14, %rd8;

BB2_2:
div.s32 %r20, %r30, %r13;
rem.s32 %r21, %r30, %r13;
mad.lo.s32 %r22, %r20, %r13, %r21;
mul.wide.s32 %rd11, %r22, 8;
add.s64 %rd12, %rd3, %rd11;
ld.global.f64 %fd2, [%rd12];
cvt.rzi.s32.f64	%r23, %fd2;
mad.lo.s32 %r5, %r20, %r12, %r21;
mad.lo.s32 %r24, %r23, %r13, %r5;
mul.wide.s32 %rd13, %r24, 8;
add.s64 %rd4, %rd1, %rd13;
setp.eq.s32	%p8, %r23, %r16;
setp.ne.s16	%p9, %rs2, 0;
and.pred %p10, %p8, %p9;
mul.wide.s32 %rd15, %r30, 8;
add.s64 %rd5, %rd14, %rd15;
add.s64 %rd6, %rd2, %rd15;
@%p10 bra BB2_6;
bra.uni BB2_3;

BB2_6:
mov.u64 %rd19, 0;
st.global.u64 [%rd5], %rd19;
st.global.u64 [%rd6], %rd19;
bra.uni BB2_7;

BB2_3:
ld.global.f64 %fd1, [%rd4];
mov.u32 %r32, -1;
mov.u32 %r31, 0;
mov.pred %p15, %p6;
@!%p1 bra BB2_5;
bra.uni BB2_4;

BB2_4:
mad.lo.s32 %r27, %r31, %r13, %r5;
mul.wide.s32 %rd16, %r27, 8;
add.s64 %rd17, %rd1, %rd16;
ld.global.f64 %fd3, [%rd17];
setp.ge.f64	%p11, %fd3, %fd1;
selp.u32	%r28, 1, 0, %p11;
add.s32 %r32, %r28, %r32;
add.s32 %r31, %r31, 1;
setp.lt.s32	%p12, %r31, %r14;
setp.lt.s32	%p3, %r32, %r15;
and.pred %p13, %p12, %p3;
mov.pred %p15, %p3;
@%p13 bra BB2_4;

BB2_5:
mov.pred %p4, %p15;
selp.u32	%r29, 1, 0, %p4;
cvt.rn.f64.s32	%fd4, %r29;
st.global.f64 [%rd5], %fd4;
mov.u64 %rd18, 4607182418800017408;
st.global.u64 [%rd6], %rd18;

BB2_7:
add.s32 %r30, %r3, %r30;
setp.lt.s32	%p14, %r30, %r11;
@%p14 bra BB2_2;

BB2_8:
ret;
}


.visible .entry _ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi(
.param .u32 _ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_0,
.param .u64 _ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_1,
.param .u64 _ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_2,
.param .u64 _ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_3,
.param .u64 _ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_4,
.param .u32 _ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_5,
.param .u32 _ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_6,
.param .u32 _ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_7,
.param .u32 _ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_8,
.param .u32 _ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_9,
.param .u8 _ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_10,
.param .u32 _ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_11
)
{
.reg .pred %p<16>;
.reg .b16 %rs<3>;
.reg .b32 %r<34>;
.reg .f64 %fd<7>;
.reg .b64 %rd<19>;


ld.param.u32 %r12, [_ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_0];
ld.param.u64 %rd9, [_ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_1];
ld.param.u64 %rd6, [_ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_2];
ld.param.u64 %rd7, [_ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_3];
ld.param.u64 %rd8, [_ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_4];
ld.param.u32 %r13, [_ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_6];
ld.param.u32 %r14, [_ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_7];
ld.param.u32 %r15, [_ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_8];
ld.param.u32 %r16, [_ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_9];
ld.param.u32 %r17, [_ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_11];
ld.param.s8 %rs1, [_ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi_param_10];
cvta.to.global.u64 %rd1, %rd9;
mov.u32 %r1, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r31, %r1, %r18, %r19;
setp.ge.s32	%p5, %r31, %r12;
@%p5 bra BB3_7;

cvta.to.global.u64 %rd2, %rd8;
cvta.to.global.u64 %rd3, %rd7;
cvta.to.global.u64 %rd4, %rd6;
mov.u32 %r20, %nctaid.x;
mul.lo.s32 %r3, %r20, %r1;
setp.gt.s32	%p6, %r16, -1;
setp.gt.s32	%p7, %r15, 0;
and.pred %p1, %p7, %p6;
and.b16 %rs2, %rs1, 255;

BB3_2:
div.s32 %r21, %r31, %r14;
rem.s32 %r22, %r31, %r14;
mad.lo.s32 %r23, %r21, %r14, %r22;
mul.wide.s32 %rd10, %r23, 8;
add.s64 %rd11, %rd4, %rd10;
ld.global.f64 %fd2, [%rd11];
cvt.rzi.s32.f64	%r5, %fd2;
mad.lo.s32 %r6, %r21, %r13, %r22;
mad.lo.s32 %r24, %r5, %r14, %r6;
mul.wide.s32 %rd12, %r24, 8;
add.s64 %rd5, %rd1, %rd12;
setp.eq.s32	%p8, %r5, %r17;
setp.ne.s16	%p9, %rs2, 0;
and.pred %p10, %p8, %p9;
@%p10 bra BB3_6;

ld.global.f64 %fd1, [%rd5];
mov.u32 %r33, -1;
mov.u32 %r32, 0;
mov.pred %p15, %p6;
@!%p1 bra BB3_5;
bra.uni BB3_4;

BB3_4:
mad.lo.s32 %r27, %r32, %r14, %r6;
mul.wide.s32 %rd13, %r27, 8;
add.s64 %rd14, %rd1, %rd13;
ld.global.f64 %fd3, [%rd14];
setp.ge.f64	%p11, %fd3, %fd1;
selp.u32	%r28, 1, 0, %p11;
add.s32 %r33, %r28, %r33;
add.s32 %r32, %r32, 1;
setp.lt.s32	%p12, %r32, %r15;
setp.lt.s32	%p3, %r33, %r16;
and.pred %p13, %p12, %p3;
mov.pred %p15, %p3;
@%p13 bra BB3_4;

BB3_5:
mov.pred %p4, %p15;
selp.u32	%r29, 1, 0, %p4;
cvt.rn.f64.s32	%fd4, %r29;
mad.lo.s32 %r30, %r5, %r12, %r31;
mul.wide.s32 %rd15, %r30, 8;
add.s64 %rd16, %rd3, %rd15;
ld.global.f64 %fd5, [%rd16];
add.f64 %fd6, %fd4, %fd5;
st.global.f64 [%rd16], %fd6;
add.s64 %rd17, %rd2, %rd15;
mov.u64 %rd18, 4607182418800017408;
st.global.u64 [%rd17], %rd18;

BB3_6:
add.s32 %r31, %r3, %r31;
setp.lt.s32	%p14, %r31, %r12;
@%p14 bra BB3_2;

BB3_7:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64




Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];

.visible .entry _ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1_(
.param .u32 _ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1__param_0,
.param .u32 _ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1__param_1,
.param .f32 _ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1__param_2,
.param .u8 _ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1__param_3,
.param .f32 _ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1__param_4,
.param .u64 _ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1__param_5,
.param .u64 _ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1__param_6,
.param .u64 _ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1__param_7,
.param .u64 _ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1__param_8
)
{
.reg .pred %p<9>;
.reg .b16 %rs<3>;
.reg .f32 %f<21>;
.reg .b32 %r<24>;
.reg .b64 %rd<28>;


ld.param.u32 %r8, [_ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1__param_0];
ld.param.u32 %r9, [_ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1__param_1];
ld.param.f32 %f3, [_ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1__param_2];
ld.param.f32 %f4, [_ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1__param_4];
ld.param.u64 %rd12, [_ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1__param_5];
ld.param.u64 %rd13, [_ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1__param_6];
ld.param.u64 %rd14, [_ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1__param_7];
ld.param.u64 %rd15, [_ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1__param_8];
ld.param.s8 %rs1, [_ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1__param_3];
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
cvta.to.global.u64 %rd3, %rd13;
cvta.to.global.u64 %rd4, %rd12;
mov.u32 %r1, %ntid.x;
mov.u32 %r10, %ctaid.x;
mov.u32 %r11, %tid.x;
mad.lo.s32 %r22, %r1, %r10, %r11;
setp.ge.s32	%p1, %r22, %r8;
@%p1 bra BB0_15;

and.b16 %rs2, %rs1, 255;
setp.eq.s16	%p2, %rs2, 0;
neg.f32 %f1, %f4;
mov.u32 %r12, %nctaid.x;
mul.lo.s32 %r3, %r12, %r1;
@%p2 bra BB0_9;

mov.u32 %r23, %r22;

BB0_3:
mov.u32 %r4, %r23;
div.s32 %r13, %r4, %r9;
cvt.s64.s32	%rd5, %r13;
mul.wide.s32 %rd16, %r13, 4;
add.s64 %rd17, %rd4, %rd16;
ld.global.f32 %f5, [%rd17];
cvt.rzi.s32.f32	%r14, %f5;
setp.eq.s32	%p3, %r14, 0;
cvt.s64.s32	%rd6, %r4;
mul.wide.s32 %rd18, %r4, 4;
add.s64 %rd7, %rd2, %rd18;
@%p3 bra BB0_5;
bra.uni BB0_4;

BB0_5:
shl.b64 %rd21, %rd5, 2;
add.s64 %rd22, %rd1, %rd21;
ld.global.f32 %f8, [%rd22];
sub.f32 %f9, %f3, %f8;
setp.gt.f32	%p4, %f9, 0f00000000;
@%p4 bra BB0_7;
bra.uni BB0_6;

BB0_7:
st.global.f32 [%rd7], %f1;
bra.uni BB0_8;

BB0_4:
shl.b64 %rd19, %rd6, 2;
add.s64 %rd20, %rd3, %rd19;
ld.global.f32 %f6, [%rd20];
mul.f32 %f7, %f6, %f4;
st.global.f32 [%rd7], %f7;
bra.uni BB0_8;

BB0_6:
mov.u32 %r15, 0;
st.global.u32 [%rd7], %r15;

BB0_8:
cvt.u32.u64	%r16, %rd6;
add.s32 %r23, %r3, %r16;
setp.lt.s32	%p5, %r23, %r8;
@%p5 bra BB0_3;
bra.uni BB0_15;

BB0_9:
mov.u32 %r6, %r22;
div.s32 %r17, %r6, %r9;
cvt.s64.s32	%rd8, %r17;
mul.wide.s32 %rd23, %r17, 4;
add.s64 %rd24, %rd4, %rd23;
ld.global.f32 %f10, [%rd24];
cvt.rzi.s32.f32	%r18, %f10;
setp.eq.s32	%p6, %r18, 0;
cvt.s64.s32	%rd9, %r6;
mul.wide.s32 %rd25, %r6, 4;
add.s64 %rd10, %rd3, %rd25;
add.s64 %rd11, %rd2, %rd25;
@%p6 bra BB0_11;
bra.uni BB0_10;

BB0_11:
shl.b64 %rd26, %rd8, 2;
add.s64 %rd27, %rd1, %rd26;
ld.global.f32 %f13, [%rd27];
sqrt.rn.f32 %f14, %f13;
sub.f32 %f15, %f3, %f14;
mul.f32 %f16, %f15, %f4;
neg.f32 %f17, %f16;
add.f32 %f18, %f14, 0f38D1B717;
div.rn.f32 %f19, %f17, %f18;
ld.global.f32 %f20, [%rd10];
mul.f32 %f2, %f19, %f20;
setp.gt.f32	%p7, %f15, 0f00000000;
@%p7 bra BB0_13;
bra.uni BB0_12;

BB0_13:
st.global.f32 [%rd11], %f2;
bra.uni BB0_14;

BB0_10:
ld.global.f32 %f11, [%rd10];
mul.f32 %f12, %f11, %f4;
st.global.f32 [%rd11], %f12;
bra.uni BB0_14;

BB0_12:
mov.u32 %r19, 0;
st.global.u32 [%rd11], %r19;

BB0_14:
cvt.u32.u64	%r20, %rd9;
add.s32 %r22, %r3, %r20;
setp.lt.s32	%p8, %r22, %r8;
@%p8 bra BB0_9;

BB0_15:
ret;
}


.visible .entry _ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1_(
.param .u32 _ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1__param_0,
.param .u32 _ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1__param_1,
.param .f64 _ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1__param_2,
.param .u8 _ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1__param_3,
.param .f64 _ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1__param_4,
.param .u64 _ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1__param_5,
.param .u64 _ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1__param_6,
.param .u64 _ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1__param_7,
.param .u64 _ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1__param_8
)
{
.reg .pred %p<9>;
.reg .b16 %rs<3>;
.reg .b32 %r<22>;
.reg .f64 %fd<21>;
.reg .b64 %rd<30>;


ld.param.u32 %r8, [_ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1__param_0];
ld.param.u32 %r9, [_ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1__param_1];
ld.param.f64 %fd3, [_ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1__param_2];
ld.param.f64 %fd4, [_ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1__param_4];
ld.param.u64 %rd12, [_ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1__param_5];
ld.param.u64 %rd13, [_ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1__param_6];
ld.param.u64 %rd14, [_ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1__param_7];
ld.param.u64 %rd15, [_ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1__param_8];
ld.param.s8 %rs1, [_ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1__param_3];
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
cvta.to.global.u64 %rd3, %rd13;
cvta.to.global.u64 %rd4, %rd12;
mov.u32 %r1, %ntid.x;
mov.u32 %r10, %ctaid.x;
mov.u32 %r11, %tid.x;
mad.lo.s32 %r20, %r1, %r10, %r11;
setp.ge.s32	%p1, %r20, %r8;
@%p1 bra BB1_15;

and.b16 %rs2, %rs1, 255;
setp.eq.s16	%p2, %rs2, 0;
neg.f64 %fd1, %fd4;
mov.u32 %r12, %nctaid.x;
mul.lo.s32 %r3, %r12, %r1;
@%p2 bra BB1_9;

mov.u32 %r21, %r20;

BB1_3:
mov.u32 %r4, %r21;
div.s32 %r13, %r4, %r9;
cvt.s64.s32	%rd5, %r13;
mul.wide.s32 %rd16, %r13, 8;
add.s64 %rd17, %rd4, %rd16;
ld.global.f64 %fd5, [%rd17];
cvt.rzi.s32.f64	%r14, %fd5;
setp.eq.s32	%p3, %r14, 0;
cvt.s64.s32	%rd6, %r4;
mul.wide.s32 %rd18, %r4, 8;
add.s64 %rd7, %rd2, %rd18;
@%p3 bra BB1_5;
bra.uni BB1_4;

BB1_5:
shl.b64 %rd21, %rd5, 3;
add.s64 %rd22, %rd1, %rd21;
ld.global.f64 %fd8, [%rd22];
sub.f64 %fd9, %fd3, %fd8;
setp.gt.f64	%p4, %fd9, 0d0000000000000000;
@%p4 bra BB1_7;
bra.uni BB1_6;

BB1_7:
st.global.f64 [%rd7], %fd1;
bra.uni BB1_8;

BB1_4:
shl.b64 %rd19, %rd6, 3;
add.s64 %rd20, %rd3, %rd19;
ld.global.f64 %fd6, [%rd20];
mul.f64 %fd7, %fd6, %fd4;
st.global.f64 [%rd7], %fd7;
bra.uni BB1_8;

BB1_6:
mov.u64 %rd23, 0;
st.global.u64 [%rd7], %rd23;

BB1_8:
cvt.u32.u64	%r15, %rd6;
add.s32 %r21, %r3, %r15;
setp.lt.s32	%p5, %r21, %r8;
@%p5 bra BB1_3;
bra.uni BB1_15;

BB1_9:
mov.u32 %r6, %r20;
div.s32 %r16, %r6, %r9;
cvt.s64.s32	%rd8, %r16;
mul.wide.s32 %rd24, %r16, 8;
add.s64 %rd25, %rd4, %rd24;
ld.global.f64 %fd10, [%rd25];
cvt.rzi.s32.f64	%r17, %fd10;
setp.eq.s32	%p6, %r17, 0;
cvt.s64.s32	%rd9, %r6;
mul.wide.s32 %rd26, %r6, 8;
add.s64 %rd10, %rd3, %rd26;
add.s64 %rd11, %rd2, %rd26;
@%p6 bra BB1_11;
bra.uni BB1_10;

BB1_11:
shl.b64 %rd27, %rd8, 3;
add.s64 %rd28, %rd1, %rd27;
ld.global.f64 %fd13, [%rd28];
sqrt.rn.f64 %fd14, %fd13;
sub.f64 %fd15, %fd3, %fd14;
mul.f64 %fd16, %fd15, %fd4;
neg.f64 %fd17, %fd16;
add.f64 %fd18, %fd14, 0d3F1A36E2EB1C432D;
div.rn.f64 %fd19, %fd17, %fd18;
ld.global.f64 %fd20, [%rd10];
mul.f64 %fd2, %fd19, %fd20;
setp.gt.f64	%p7, %fd15, 0d0000000000000000;
@%p7 bra BB1_13;
bra.uni BB1_12;

BB1_13:
st.global.f64 [%rd11], %fd2;
bra.uni BB1_14;

BB1_10:
ld.global.f64 %fd11, [%rd10];
mul.f64 %fd12, %fd11, %fd4;
st.global.f64 [%rd11], %fd12;
bra.uni BB1_14;

BB1_12:
mov.u64 %rd29, 0;
st.global.u64 [%rd11], %rd29;

BB1_14:
cvt.u32.u64	%r18, %rd9;
add.s32 %r20, %r3, %r18;
setp.lt.s32	%p8, %r20, %r8;
@%p8 bra BB1_9;

BB1_15:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64

.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64




Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64




Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64




Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



.visible .entry _ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1_(
.param .u32 _ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1__param_0,
.param .u32 _ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1__param_1,
.param .u64 _ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1__param_2,
.param .u64 _ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1__param_3
)
{
.reg .pred %p<8>;
.reg .f32 %f<36>;
.reg .b32 %r<15>;
.reg .b64 %rd<10>;


ld.param.u32 %r8, [_ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1__param_0];
ld.param.u32 %r9, [_ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1__param_1];
ld.param.u64 %rd4, [_ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1__param_2];
ld.param.u64 %rd5, [_ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r10, %ctaid.x;
mov.u32 %r11, %tid.x;
mad.lo.s32 %r14, %r1, %r10, %r11;
setp.ge.s32	%p1, %r14, %r8;
@%p1 bra BB0_6;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
shl.b32 %r3, %r9, 2;
mul.lo.s32 %r4, %r9, 3;
mov.u32 %r12, %nctaid.x;
mul.lo.s32 %r5, %r12, %r1;

BB0_2:
rem.s32 %r13, %r14, %r3;
setp.lt.s32	%p2, %r13, %r4;
cvt.s64.s32	%rd3, %r14;
mul.wide.s32 %rd6, %r14, 4;
add.s64 %rd7, %rd2, %rd6;
ld.global.f32 %f1, [%rd7];
@%p2 bra BB0_4;
bra.uni BB0_3;

BB0_4:
neg.f32 %f23, %f1;
mul.f32 %f24, %f1, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f25, %f24;
mov.f32 %f26, 0fBF317200;
fma.rn.f32 %f27, %f25, %f26, %f23;
mov.f32 %f28, 0fB5BFBE8E;
fma.rn.f32 %f29, %f25, %f28, %f27;
mul.f32 %f22, %f29, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f21,%f22;

	add.f32 %f30, %f25, 0f00000000;
ex2.approx.f32 %f31, %f30;
fma.rn.f32 %f32, %f21, %f31, 0f3F800000;
rcp.rn.f32 %f33, %f32;
setp.gt.f32	%p5, %f1, 0f42D20000;
selp.f32	%f34, 0f3F800000, %f33, %p5;
setp.lt.f32	%p6, %f1, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p6;
bra.uni BB0_5;

BB0_3:
add.f32 %f7, %f1, %f1;
mul.f32 %f8, %f1, 0fC0000000;
mul.f32 %f9, %f7, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f10, %f9;
mov.f32 %f11, 0fBF317200;
fma.rn.f32 %f12, %f10, %f11, %f8;
mov.f32 %f13, 0fB5BFBE8E;
fma.rn.f32 %f14, %f10, %f13, %f12;
mul.f32 %f6, %f14, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f15, %f10, 0f00000000;
ex2.approx.f32 %f16, %f15;
setp.gt.f32	%p3, %f7, 0f42D20000;
setp.lt.f32	%p4, %f7, 0fC2D20000;
fma.rn.f32 %f17, %f5, %f16, 0f3F800000;
rcp.rn.f32 %f18, %f17;
fma.rn.f32 %f19, %f18, 0f40000000, 0fBF800000;
selp.f32	%f20, 0f3F800000, %f19, %p3;
selp.f32	%f35, 0fBF800000, %f20, %p4;

BB0_5:
shl.b64 %rd8, %rd3, 2;
add.s64 %rd9, %rd1, %rd8;
st.global.f32 [%rd9], %f35;
add.s32 %r14, %r5, %r14;
setp.lt.s32	%p7, %r14, %r8;
@%p7 bra BB0_2;

BB0_6:
ret;
}


.visible .entry _ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4_(
.param .u32 _ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4__param_0,
.param .u32 _ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4__param_1,
.param .u64 _ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4__param_2,
.param .u64 _ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4__param_3,
.param .u64 _ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4__param_4,
.param .u64 _ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4__param_5,
.param .u64 _ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4__param_6
)
{
.reg .pred %p<5>;
.reg .f32 %f<28>;
.reg .b32 %r<16>;
.reg .b64 %rd<26>;


ld.param.u32 %r7, [_ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4__param_0];
ld.param.u32 %r8, [_ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4__param_1];
ld.param.u64 %rd7, [_ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4__param_2];
ld.param.u64 %rd8, [_ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4__param_3];
ld.param.u64 %rd9, [_ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4__param_4];
ld.param.u64 %rd10, [_ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4__param_5];
ld.param.u64 %rd11, [_ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4__param_6];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r15, %r1, %r9, %r10;
setp.ge.s32	%p1, %r15, %r7;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd11;
cvta.to.global.u64 %rd2, %rd10;
cvta.to.global.u64 %rd3, %rd9;
cvta.to.global.u64 %rd4, %rd7;
cvta.to.global.u64 %rd5, %rd8;
shl.b32 %r3, %r8, 2;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r4, %r11, %r1;
mul.wide.s32 %rd6, %r8, 4;

BB1_2:
div.s32 %r12, %r15, %r8;
mul.lo.s32 %r13, %r3, %r12;
cvt.s64.s32	%rd12, %r13;
rem.s32 %r14, %r15, %r8;
cvt.s64.s32	%rd13, %r14;
add.s64 %rd14, %rd12, %rd13;
shl.b64 %rd15, %rd14, 2;
add.s64 %rd16, %rd5, %rd15;
add.s64 %rd17, %rd16, %rd6;
add.s64 %rd18, %rd17, %rd6;
ld.global.f32 %f3, [%rd18];
add.s64 %rd19, %rd18, %rd6;
mul.wide.s32 %rd20, %r15, 4;
add.s64 %rd21, %rd4, %rd20;
mul.wide.s32 %rd22, %r12, 4;
add.s64 %rd23, %rd3, %rd22;
ld.global.f32 %f4, [%rd23];
ld.global.f32 %f5, [%rd17];
mul.f32 %f6, %f5, %f4;
ld.global.f32 %f7, [%rd21];
mul.f32 %f8, %f7, %f6;
ld.global.f32 %f9, [%rd19];
ld.global.f32 %f10, [%rd16];
fma.rn.f32 %f11, %f10, %f9, %f8;
add.s64 %rd24, %rd2, %rd20;
st.global.f32 [%rd24], %f11;
add.f32 %f12, %f11, %f11;
mul.f32 %f13, %f11, 0fC0000000;
mul.f32 %f14, %f12, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f15, %f14;
mov.f32 %f16, 0fBF317200;
fma.rn.f32 %f17, %f15, %f16, %f13;
mov.f32 %f18, 0fB5BFBE8E;
fma.rn.f32 %f19, %f15, %f18, %f17;
mul.f32 %f2, %f19, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f20, %f15, 0f00000000;
ex2.approx.f32 %f21, %f20;
setp.gt.f32	%p2, %f12, 0f42D20000;
setp.lt.f32	%p3, %f12, 0fC2D20000;
fma.rn.f32 %f22, %f1, %f21, 0f3F800000;
rcp.rn.f32 %f23, %f22;
fma.rn.f32 %f24, %f23, 0f40000000, 0fBF800000;
selp.f32	%f25, 0f3F800000, %f24, %p2;
selp.f32	%f26, 0fBF800000, %f25, %p3;
mul.f32 %f27, %f3, %f26;
add.s64 %rd25, %rd1, %rd20;
st.global.f32 [%rd25], %f27;
add.s32 %r15, %r4, %r15;
setp.lt.s32	%p4, %r15, %r7;
@%p4 bra BB1_2;

BB1_3:
ret;
}


.visible .entry _ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_(
.param .u32 _ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_0,
.param .u32 _ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_1,
.param .u64 _ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_2,
.param .u64 _ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_3,
.param .u64 _ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_4,
.param .u64 _ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_5,
.param .u64 _ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_6,
.param .u64 _ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_7,
.param .u64 _ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_8,
.param .u64 _ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_9,
.param .u64 _ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_10
)
{
.reg .pred %p<5>;
.reg .f32 %f<39>;
.reg .b32 %r<16>;
.reg .b64 %rd<38>;


ld.param.u32 %r6, [_ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_0];
ld.param.u32 %r7, [_ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_1];
ld.param.u64 %rd10, [_ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_2];
ld.param.u64 %rd11, [_ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_3];
ld.param.u64 %rd12, [_ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_4];
ld.param.u64 %rd13, [_ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_6];
ld.param.u64 %rd14, [_ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_7];
ld.param.u64 %rd15, [_ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_8];
ld.param.u64 %rd16, [_ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_9];
ld.param.u64 %rd17, [_ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_10];
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %ctaid.x;
mov.u32 %r9, %tid.x;
mad.lo.s32 %r15, %r1, %r8, %r9;
setp.ge.s32	%p1, %r15, %r6;
@%p1 bra BB2_3;

cvta.to.global.u64 %rd1, %rd17;
cvta.to.global.u64 %rd2, %rd16;
cvta.to.global.u64 %rd3, %rd13;
cvta.to.global.u64 %rd4, %rd15;
cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd6, %rd12;
cvta.to.global.u64 %rd7, %rd10;
cvta.to.global.u64 %rd8, %rd11;
mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r3, %r10, %r1;
mul.wide.s32 %rd9, %r7, 4;

BB2_2:
div.s32 %r11, %r15, %r7;
mul.lo.s32 %r12, %r7, %r11;
shl.b32 %r13, %r12, 2;
cvt.s64.s32	%rd18, %r13;
rem.s32 %r14, %r15, %r7;
cvt.s64.s32	%rd19, %r14;
add.s64 %rd20, %rd18, %rd19;
shl.b64 %rd21, %rd20, 2;
add.s64 %rd22, %rd8, %rd21;
ld.global.f32 %f3, [%rd22];
add.s64 %rd23, %rd22, %rd9;
ld.global.f32 %f4, [%rd23];
add.s64 %rd24, %rd23, %rd9;
ld.global.f32 %f5, [%rd24];
add.s64 %rd25, %rd24, %rd9;
ld.global.f32 %f6, [%rd25];
mul.wide.s32 %rd26, %r15, 4;
add.s64 %rd27, %rd7, %rd26;
ld.global.f32 %f7, [%rd27];
add.s64 %rd28, %rd6, %rd26;
ld.global.f32 %f8, [%rd28];
add.f32 %f9, %f8, %f8;
mul.f32 %f10, %f8, 0fC0000000;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f2, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p2, %f9, 0f42D20000;
setp.lt.f32	%p3, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f1, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
fma.rn.f32 %f21, %f20, 0f40000000, 0fBF800000;
selp.f32	%f22, 0f3F800000, %f21, %p2;
selp.f32	%f23, 0fBF800000, %f22, %p3;
add.s64 %rd29, %rd2, %rd26;
add.s64 %rd30, %rd1, %rd21;
add.s64 %rd31, %rd5, %rd26;
add.s64 %rd32, %rd4, %rd26;
ld.global.f32 %f24, [%rd32];
mul.f32 %f25, %f5, %f24;
mul.f32 %f26, %f23, %f23;
mov.f32 %f27, 0f3F800000;
sub.f32 %f28, %f27, %f26;
ld.global.f32 %f29, [%rd31];
fma.rn.f32 %f30, %f25, %f28, %f29;
mul.wide.s32 %rd33, %r11, 4;
add.s64 %rd34, %rd3, %rd33;
ld.global.f32 %f31, [%rd34];
mul.f32 %f32, %f31, %f30;
mul.f32 %f33, %f4, %f32;
st.global.f32 [%rd29], %f33;
mul.f32 %f34, %f6, %f30;
st.global.f32 [%rd30], %f34;
mul.f32 %f35, %f7, %f32;
add.s64 %rd35, %rd30, %rd9;
st.global.f32 [%rd35], %f35;
ld.global.f32 %f36, [%rd32];
mul.f32 %f37, %f36, %f23;
add.s64 %rd36, %rd35, %rd9;
st.global.f32 [%rd36], %f37;
mul.f32 %f38, %f3, %f30;
add.s64 %rd37, %rd36, %rd9;
st.global.f32 [%rd37], %f38;
add.s32 %r15, %r3, %r15;
setp.lt.s32	%p4, %r15, %r6;
@%p4 bra BB2_2;

BB2_3:
ret;
}


.visible .entry _ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1_(
.param .u32 _ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1__param_0,
.param .u32 _ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1__param_1,
.param .u64 _ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1__param_3,
.param .u64 _ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1__param_4
)
{
.reg .pred %p<4>;
.reg .f32 %f<13>;
.reg .b32 %r<15>;
.reg .b64 %rd<13>;


ld.param.u32 %r8, [_ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1__param_0];
ld.param.u32 %r9, [_ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1__param_2];
ld.param.u64 %rd6, [_ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1__param_3];
ld.param.u64 %rd7, [_ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r10, %ctaid.x;
mov.u32 %r11, %tid.x;
mad.lo.s32 %r14, %r1, %r10, %r11;
setp.ge.s32	%p1, %r14, %r8;
@%p1 bra BB3_6;

cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;
shl.b32 %r3, %r9, 2;
mul.lo.s32 %r4, %r9, 3;
mov.u32 %r12, %nctaid.x;
mul.lo.s32 %r5, %r12, %r1;

BB3_2:
cvt.s64.s32	%rd4, %r14;
mul.wide.s32 %rd8, %r14, 4;
add.s64 %rd9, %rd3, %rd8;
ld.global.f32 %f1, [%rd9];
rem.s32 %r13, %r14, %r3;
setp.lt.s32	%p2, %r13, %r4;
add.s64 %rd10, %rd2, %rd8;
ld.global.f32 %f2, [%rd10];
@%p2 bra BB3_4;
bra.uni BB3_3;

BB3_4:
mul.f32 %f9, %f1, %f2;
mov.f32 %f10, 0f3F800000;
sub.f32 %f11, %f10, %f1;
mul.f32 %f12, %f11, %f9;
bra.uni BB3_5;

BB3_3:
mul.f32 %f6, %f1, %f1;
mov.f32 %f7, 0f3F800000;
sub.f32 %f8, %f7, %f6;
mul.f32 %f12, %f2, %f8;

BB3_5:
shl.b64 %rd11, %rd4, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.f32 [%rd12], %f12;
add.s32 %r14, %r5, %r14;
setp.lt.s32	%p3, %r14, %r8;
@%p3 bra BB3_2;

BB3_6:
ret;
}


.visible .entry _ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1_(
.param .u32 _ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1__param_0,
.param .u32 _ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1__param_1,
.param .u64 _ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1__param_2,
.param .u64 _ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1__param_3
)
{
.reg .pred %p<10>;
.reg .f32 %f<5>;
.reg .b32 %r<45>;
.reg .f64 %fd<92>;
.reg .b64 %rd<10>;


ld.param.u32 %r12, [_ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1__param_0];
ld.param.u32 %r13, [_ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1__param_1];
ld.param.u64 %rd4, [_ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1__param_2];
ld.param.u64 %rd5, [_ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r44, %r1, %r14, %r15;
setp.ge.s32	%p1, %r44, %r12;
@%p1 bra BB4_12;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r3, %r16, %r1;

BB4_2:
shl.b32 %r17, %r13, 2;
rem.s32 %r18, %r44, %r17;
mul.lo.s32 %r19, %r13, 3;
setp.lt.s32	%p2, %r18, %r19;
cvt.s64.s32	%rd3, %r44;
mul.wide.s32 %rd6, %r44, 8;
add.s64 %rd7, %rd2, %rd6;
ld.global.f64 %fd1, [%rd7];
@%p2 bra BB4_7;
bra.uni BB4_3;

BB4_7:
neg.f64 %fd52, %fd1;
mov.f64 %fd53, 0d4338000000000000;
mov.f64 %fd54, 0d3FF71547652B82FE;
fma.rn.f64 %fd55, %fd52, %fd54, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%r8, %temp}, %fd55;
}
mov.f64 %fd56, 0dC338000000000000;
add.rn.f64 %fd57, %fd55, %fd56;
mov.f64 %fd58, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd59, %fd57, %fd58, %fd52;
mov.f64 %fd60, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd61, %fd57, %fd60, %fd59;
mov.f64 %fd62, 0d3E928AF3FCA213EA;
mov.f64 %fd63, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
mov.f64 %fd65, 0d3EC71DEE62401315;
fma.rn.f64 %fd66, %fd64, %fd61, %fd65;
mov.f64 %fd67, 0d3EFA01997C89EB71;
fma.rn.f64 %fd68, %fd66, %fd61, %fd67;
mov.f64 %fd69, 0d3F2A01A014761F65;
fma.rn.f64 %fd70, %fd68, %fd61, %fd69;
mov.f64 %fd71, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd72, %fd70, %fd61, %fd71;
mov.f64 %fd73, 0d3F81111111122322;
fma.rn.f64 %fd74, %fd72, %fd61, %fd73;
mov.f64 %fd75, 0d3FA55555555502A1;
fma.rn.f64 %fd76, %fd74, %fd61, %fd75;
mov.f64 %fd77, 0d3FC5555555555511;
fma.rn.f64 %fd78, %fd76, %fd61, %fd77;
mov.f64 %fd79, 0d3FE000000000000B;
fma.rn.f64 %fd80, %fd78, %fd61, %fd79;
mov.f64 %fd81, 0d3FF0000000000000;
fma.rn.f64 %fd82, %fd80, %fd61, %fd81;
fma.rn.f64 %fd83, %fd82, %fd61, %fd81;
{
.reg .b32 %temp; 
mov.b64 {%r9, %temp}, %fd83;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r10}, %fd83;
}
shl.b32 %r32, %r8, 20;
add.s32 %r33, %r10, %r32;
mov.b64 %fd90, {%r9, %r33};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r34}, %fd52;
}
mov.b32 %f4, %r34;
abs.f32 %f2, %f4;
setp.lt.f32	%p6, %f2, 0f4086232B;
@%p6 bra BB4_10;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd84, 0d7FF0000000000000;
sub.f64 %fd85, %fd84, %fd1;
selp.f64	%fd90, 0d0000000000000000, %fd85, %p7;
setp.geu.f32	%p8, %f2, 0f40874800;
@%p8 bra BB4_10;

shr.u32 %r35, %r8, 31;
add.s32 %r36, %r8, %r35;
shr.s32 %r37, %r36, 1;
shl.b32 %r38, %r37, 20;
add.s32 %r39, %r38, %r10;
mov.b64 %fd86, {%r9, %r39};
sub.s32 %r40, %r8, %r37;
shl.b32 %r41, %r40, 20;
add.s32 %r42, %r41, 1072693248;
mov.u32 %r43, 0;
mov.b64 %fd87, {%r43, %r42};
mul.f64 %fd90, %fd86, %fd87;

BB4_10:
add.f64 %fd88, %fd90, 0d3FF0000000000000;
rcp.rn.f64 %fd91, %fd88;
bra.uni BB4_11;

BB4_3:
add.f64 %fd2, %fd1, %fd1;
mul.f64 %fd14, %fd1, 0dC000000000000000;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r5, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r6, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r7}, %fd45;
}
shl.b32 %r20, %r5, 20;
add.s32 %r21, %r7, %r20;
mov.b64 %fd89, {%r6, %r21};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r22}, %fd14;
}
mov.b32 %f3, %r22;
abs.f32 %f1, %f3;
setp.lt.f32	%p3, %f1, 0f4086232B;
@%p3 bra BB4_6;

setp.gt.f64	%p4, %fd2, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd2;
selp.f64	%fd89, 0d0000000000000000, %fd47, %p4;
setp.geu.f32	%p5, %f1, 0f40874800;
@%p5 bra BB4_6;

shr.u32 %r23, %r5, 31;
add.s32 %r24, %r5, %r23;
shr.s32 %r25, %r24, 1;
shl.b32 %r26, %r25, 20;
add.s32 %r27, %r26, %r7;
mov.b64 %fd48, {%r6, %r27};
sub.s32 %r28, %r5, %r25;
shl.b32 %r29, %r28, 20;
add.s32 %r30, %r29, 1072693248;
mov.u32 %r31, 0;
mov.b64 %fd49, {%r31, %r30};
mul.f64 %fd89, %fd48, %fd49;

BB4_6:
add.f64 %fd50, %fd89, 0d3FF0000000000000;
rcp.rn.f64 %fd51, %fd50;
fma.rn.f64 %fd91, %fd51, 0d4000000000000000, 0dBFF0000000000000;

BB4_11:
shl.b64 %rd8, %rd3, 3;
add.s64 %rd9, %rd1, %rd8;
st.global.f64 [%rd9], %fd91;
add.s32 %r44, %r3, %r44;
setp.lt.s32	%p9, %r44, %r12;
@%p9 bra BB4_2;

BB4_12:
ret;
}


.visible .entry _ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4_(
.param .u32 _ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4__param_0,
.param .u32 _ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4__param_1,
.param .u64 _ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4__param_2,
.param .u64 _ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4__param_3,
.param .u64 _ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4__param_4,
.param .u64 _ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4__param_5,
.param .u64 _ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4__param_6
)
{
.reg .pred %p<6>;
.reg .f32 %f<3>;
.reg .b32 %r<34>;
.reg .f64 %fd<56>;
.reg .b64 %rd<29>;


ld.param.u32 %r9, [_ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4__param_0];
ld.param.u64 %rd4, [_ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4__param_2];
ld.param.u64 %rd5, [_ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4__param_3];
ld.param.u64 %rd6, [_ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4__param_4];
ld.param.u64 %rd7, [_ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4__param_5];
ld.param.u64 %rd8, [_ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4__param_6];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r33, %r1, %r11, %r12;
setp.ge.s32	%p1, %r33, %r9;
@%p1 bra BB5_6;

cvta.to.global.u64 %rd1, %rd8;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r3, %r13, %r1;
cvta.to.global.u64 %rd12, %rd5;
cvta.to.global.u64 %rd18, %rd4;
cvta.to.global.u64 %rd21, %rd6;
cvta.to.global.u64 %rd24, %rd7;

BB5_2:
mov.u32 %r4, %r33;
ld.param.u32 %r32, [_ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4__param_1];
mul.wide.s32 %rd28, %r32, 8;
div.s32 %r14, %r4, %r32;
mul.lo.s32 %r15, %r32, %r14;
shl.b32 %r16, %r15, 2;
cvt.s64.s32	%rd9, %r16;
rem.s32 %r17, %r4, %r32;
cvt.s64.s32	%rd10, %r17;
add.s64 %rd11, %rd9, %rd10;
shl.b64 %rd13, %rd11, 3;
add.s64 %rd14, %rd12, %rd13;
add.s64 %rd15, %rd14, %rd28;
add.s64 %rd16, %rd15, %rd28;
ld.global.f64 %fd1, [%rd16];
add.s64 %rd17, %rd16, %rd28;
cvt.s64.s32	%rd3, %r4;
mul.wide.s32 %rd19, %r4, 8;
add.s64 %rd20, %rd18, %rd19;
mul.wide.s32 %rd22, %r14, 8;
add.s64 %rd23, %rd21, %rd22;
ld.global.f64 %fd7, [%rd23];
ld.global.f64 %fd8, [%rd15];
mul.f64 %fd9, %fd8, %fd7;
ld.global.f64 %fd10, [%rd20];
mul.f64 %fd11, %fd10, %fd9;
ld.global.f64 %fd12, [%rd17];
ld.global.f64 %fd13, [%rd14];
fma.rn.f64 %fd14, %fd13, %fd12, %fd11;
add.s64 %rd25, %rd24, %rd19;
st.global.f64 [%rd25], %fd14;
add.f64 %fd2, %fd14, %fd14;
mul.f64 %fd15, %fd14, 0dC000000000000000;
mov.f64 %fd16, 0d4338000000000000;
mov.f64 %fd17, 0d3FF71547652B82FE;
fma.rn.f64 %fd18, %fd15, %fd17, %fd16;
{
.reg .b32 %temp; 
mov.b64 {%r5, %temp}, %fd18;
}
mov.f64 %fd19, 0dC338000000000000;
add.rn.f64 %fd20, %fd18, %fd19;
mov.f64 %fd21, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd22, %fd20, %fd21, %fd15;
mov.f64 %fd23, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd24, %fd20, %fd23, %fd22;
mov.f64 %fd25, 0d3E928AF3FCA213EA;
mov.f64 %fd26, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd27, %fd26, %fd24, %fd25;
mov.f64 %fd28, 0d3EC71DEE62401315;
fma.rn.f64 %fd29, %fd27, %fd24, %fd28;
mov.f64 %fd30, 0d3EFA01997C89EB71;
fma.rn.f64 %fd31, %fd29, %fd24, %fd30;
mov.f64 %fd32, 0d3F2A01A014761F65;
fma.rn.f64 %fd33, %fd31, %fd24, %fd32;
mov.f64 %fd34, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd35, %fd33, %fd24, %fd34;
mov.f64 %fd36, 0d3F81111111122322;
fma.rn.f64 %fd37, %fd35, %fd24, %fd36;
mov.f64 %fd38, 0d3FA55555555502A1;
fma.rn.f64 %fd39, %fd37, %fd24, %fd38;
mov.f64 %fd40, 0d3FC5555555555511;
fma.rn.f64 %fd41, %fd39, %fd24, %fd40;
mov.f64 %fd42, 0d3FE000000000000B;
fma.rn.f64 %fd43, %fd41, %fd24, %fd42;
mov.f64 %fd44, 0d3FF0000000000000;
fma.rn.f64 %fd45, %fd43, %fd24, %fd44;
fma.rn.f64 %fd46, %fd45, %fd24, %fd44;
{
.reg .b32 %temp; 
mov.b64 {%r6, %temp}, %fd46;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r7}, %fd46;
}
shl.b32 %r18, %r5, 20;
add.s32 %r19, %r7, %r18;
mov.b64 %fd55, {%r6, %r19};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r20}, %fd15;
}
mov.b32 %f2, %r20;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB5_5;

setp.gt.f64	%p3, %fd2, 0d8000000000000000;
mov.f64 %fd47, 0d7FF0000000000000;
sub.f64 %fd48, %fd47, %fd2;
selp.f64	%fd55, 0d0000000000000000, %fd48, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB5_5;

shr.u32 %r21, %r5, 31;
add.s32 %r22, %r5, %r21;
shr.s32 %r23, %r22, 1;
shl.b32 %r24, %r23, 20;
add.s32 %r25, %r24, %r7;
mov.b64 %fd49, {%r6, %r25};
sub.s32 %r26, %r5, %r23;
shl.b32 %r27, %r26, 20;
add.s32 %r28, %r27, 1072693248;
mov.u32 %r29, 0;
mov.b64 %fd50, {%r29, %r28};
mul.f64 %fd55, %fd49, %fd50;

BB5_5:
ld.param.u32 %r31, [_ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4__param_0];
add.f64 %fd51, %fd55, 0d3FF0000000000000;
rcp.rn.f64 %fd52, %fd51;
fma.rn.f64 %fd53, %fd52, 0d4000000000000000, 0dBFF0000000000000;
mul.f64 %fd54, %fd1, %fd53;
shl.b64 %rd26, %rd3, 3;
add.s64 %rd27, %rd1, %rd26;
st.global.f64 [%rd27], %fd54;
cvt.u32.u64	%r30, %rd3;
add.s32 %r33, %r3, %r30;
setp.lt.s32	%p5, %r33, %r31;
@%p5 bra BB5_2;

BB5_6:
ret;
}


.visible .entry _ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_(
.param .u32 _ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_0,
.param .u32 _ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_1,
.param .u64 _ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_2,
.param .u64 _ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_3,
.param .u64 _ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_4,
.param .u64 _ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_5,
.param .u64 _ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_6,
.param .u64 _ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_7,
.param .u64 _ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_8,
.param .u64 _ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_9,
.param .u64 _ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_10
)
{
.reg .pred %p<6>;
.reg .f32 %f<3>;
.reg .b32 %r<35>;
.reg .f64 %fd<68>;
.reg .b64 %rd<42>;


ld.param.u32 %r8, [_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_0];
ld.param.u64 %rd3, [_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_2];
ld.param.u64 %rd4, [_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_3];
ld.param.u64 %rd5, [_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_4];
ld.param.u64 %rd6, [_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_6];
ld.param.u64 %rd7, [_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_7];
ld.param.u64 %rd8, [_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_8];
ld.param.u64 %rd9, [_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_9];
ld.param.u64 %rd10, [_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_10];
mov.u32 %r10, %ctaid.x;
mov.u32 %r11, %ntid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r34, %r11, %r10, %r12;
setp.ge.s32	%p1, %r34, %r8;
@%p1 bra BB6_6;

cvta.to.global.u64 %rd13, %rd4;
cvta.to.global.u64 %rd20, %rd3;
cvta.to.global.u64 %rd23, %rd5;
cvta.to.global.u64 %rd25, %rd9;
cvta.to.global.u64 %rd28, %rd10;
cvta.to.global.u64 %rd31, %rd7;
cvta.to.global.u64 %rd33, %rd8;
cvta.to.global.u64 %rd35, %rd6;

BB6_2:
mov.u32 %r2, %r34;
ld.param.u32 %r33, [_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_1];
div.s32 %r3, %r2, %r33;
mul.lo.s32 %r13, %r33, %r3;
shl.b32 %r14, %r13, 2;
cvt.s64.s32	%rd11, %r14;
rem.s32 %r15, %r2, %r33;
cvt.s64.s32	%rd12, %r15;
add.s64 %rd1, %rd11, %rd12;
shl.b64 %rd14, %rd1, 3;
add.s64 %rd15, %rd13, %rd14;
ld.global.f64 %fd1, [%rd15];
mul.wide.s32 %rd16, %r33, 8;
add.s64 %rd17, %rd15, %rd16;
ld.global.f64 %fd2, [%rd17];
add.s64 %rd18, %rd17, %rd16;
ld.global.f64 %fd3, [%rd18];
add.s64 %rd19, %rd18, %rd16;
ld.global.f64 %fd4, [%rd19];
cvt.s64.s32	%rd2, %r2;
mul.wide.s32 %rd21, %r2, 8;
add.s64 %rd22, %rd20, %rd21;
ld.global.f64 %fd5, [%rd22];
add.s64 %rd24, %rd23, %rd21;
ld.global.f64 %fd11, [%rd24];
mul.f64 %fd12, %fd11, 0dC000000000000000;
mov.f64 %fd13, 0d4338000000000000;
mov.f64 %fd14, 0d3FF71547652B82FE;
fma.rn.f64 %fd15, %fd12, %fd14, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%r4, %temp}, %fd15;
}
mov.f64 %fd16, 0dC338000000000000;
add.rn.f64 %fd17, %fd15, %fd16;
mov.f64 %fd18, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd19, %fd17, %fd18, %fd12;
mov.f64 %fd20, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd21, %fd17, %fd20, %fd19;
mov.f64 %fd22, 0d3E928AF3FCA213EA;
mov.f64 %fd23, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd24, %fd23, %fd21, %fd22;
mov.f64 %fd25, 0d3EC71DEE62401315;
fma.rn.f64 %fd26, %fd24, %fd21, %fd25;
mov.f64 %fd27, 0d3EFA01997C89EB71;
fma.rn.f64 %fd28, %fd26, %fd21, %fd27;
mov.f64 %fd29, 0d3F2A01A014761F65;
fma.rn.f64 %fd30, %fd28, %fd21, %fd29;
mov.f64 %fd31, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd32, %fd30, %fd21, %fd31;
mov.f64 %fd33, 0d3F81111111122322;
fma.rn.f64 %fd34, %fd32, %fd21, %fd33;
mov.f64 %fd35, 0d3FA55555555502A1;
fma.rn.f64 %fd36, %fd34, %fd21, %fd35;
mov.f64 %fd37, 0d3FC5555555555511;
fma.rn.f64 %fd38, %fd36, %fd21, %fd37;
mov.f64 %fd39, 0d3FE000000000000B;
fma.rn.f64 %fd40, %fd38, %fd21, %fd39;
mov.f64 %fd41, 0d3FF0000000000000;
fma.rn.f64 %fd42, %fd40, %fd21, %fd41;
fma.rn.f64 %fd43, %fd42, %fd21, %fd41;
{
.reg .b32 %temp; 
mov.b64 {%r5, %temp}, %fd43;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r6}, %fd43;
}
shl.b32 %r16, %r4, 20;
add.s32 %r17, %r6, %r16;
mov.b64 %fd67, {%r5, %r17};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd12;
}
mov.b32 %f2, %r18;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB6_5;

add.f64 %fd66, %fd11, %fd11;
setp.gt.f64	%p3, %fd66, 0d8000000000000000;
mov.f64 %fd44, 0d7FF0000000000000;
sub.f64 %fd45, %fd44, %fd66;
selp.f64	%fd67, 0d0000000000000000, %fd45, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB6_5;

shr.u32 %r19, %r4, 31;
add.s32 %r20, %r4, %r19;
shr.s32 %r21, %r20, 1;
shl.b32 %r22, %r21, 20;
add.s32 %r23, %r22, %r6;
mov.b64 %fd46, {%r5, %r23};
sub.s32 %r24, %r4, %r21;
shl.b32 %r25, %r24, 20;
add.s32 %r26, %r25, 1072693248;
mov.u32 %r27, 0;
mov.b64 %fd47, {%r27, %r26};
mul.f64 %fd67, %fd46, %fd47;

BB6_5:
ld.param.u32 %r32, [_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_0];
mov.u32 %r31, %ntid.x;
add.f64 %fd48, %fd67, 0d3FF0000000000000;
rcp.rn.f64 %fd49, %fd48;
fma.rn.f64 %fd50, %fd49, 0d4000000000000000, 0dBFF0000000000000;
shl.b64 %rd26, %rd2, 3;
add.s64 %rd27, %rd25, %rd26;
add.s64 %rd30, %rd28, %rd14;
add.s64 %rd32, %rd31, %rd26;
add.s64 %rd34, %rd33, %rd26;
ld.global.f64 %fd51, [%rd34];
mul.f64 %fd52, %fd3, %fd51;
mul.f64 %fd53, %fd50, %fd50;
sub.f64 %fd55, %fd41, %fd53;
ld.global.f64 %fd56, [%rd32];
fma.rn.f64 %fd57, %fd52, %fd55, %fd56;
mul.wide.s32 %rd36, %r3, 8;
add.s64 %rd37, %rd35, %rd36;
ld.global.f64 %fd58, [%rd37];
mul.f64 %fd59, %fd58, %fd57;
mul.f64 %fd60, %fd2, %fd59;
st.global.f64 [%rd27], %fd60;
mul.f64 %fd61, %fd4, %fd57;
st.global.f64 [%rd30], %fd61;
mul.f64 %fd62, %fd5, %fd59;
add.s64 %rd39, %rd30, %rd16;
st.global.f64 [%rd39], %fd62;
ld.global.f64 %fd63, [%rd34];
mul.f64 %fd64, %fd50, %fd63;
add.s64 %rd40, %rd39, %rd16;
st.global.f64 [%rd40], %fd64;
mul.f64 %fd65, %fd1, %fd57;
add.s64 %rd41, %rd40, %rd16;
st.global.f64 [%rd41], %fd65;
mov.u32 %r29, %nctaid.x;
cvt.u32.u64	%r30, %rd2;
mad.lo.s32 %r34, %r29, %r31, %r30;
setp.lt.s32	%p5, %r34, %r32;
@%p5 bra BB6_2;

BB6_6:
ret;
}


.visible .entry _ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1_(
.param .u32 _ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1__param_0,
.param .u32 _ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1__param_1,
.param .u64 _ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1__param_3,
.param .u64 _ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1__param_4
)
{
.reg .pred %p<4>;
.reg .b32 %r<15>;
.reg .f64 %fd<13>;
.reg .b64 %rd<13>;


ld.param.u32 %r8, [_ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1__param_0];
ld.param.u32 %r9, [_ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1__param_2];
ld.param.u64 %rd6, [_ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1__param_3];
ld.param.u64 %rd7, [_ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r10, %ctaid.x;
mov.u32 %r11, %tid.x;
mad.lo.s32 %r14, %r1, %r10, %r11;
setp.ge.s32	%p1, %r14, %r8;
@%p1 bra BB7_6;

cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;
shl.b32 %r3, %r9, 2;
mul.lo.s32 %r4, %r9, 3;
mov.u32 %r12, %nctaid.x;
mul.lo.s32 %r5, %r12, %r1;

BB7_2:
cvt.s64.s32	%rd4, %r14;
mul.wide.s32 %rd8, %r14, 8;
add.s64 %rd9, %rd3, %rd8;
ld.global.f64 %fd1, [%rd9];
rem.s32 %r13, %r14, %r3;
setp.lt.s32	%p2, %r13, %r4;
add.s64 %rd10, %rd2, %rd8;
ld.global.f64 %fd2, [%rd10];
@%p2 bra BB7_4;
bra.uni BB7_3;

BB7_4:
mul.f64 %fd9, %fd1, %fd2;
mov.f64 %fd10, 0d3FF0000000000000;
sub.f64 %fd11, %fd10, %fd1;
mul.f64 %fd12, %fd11, %fd9;
bra.uni BB7_5;

BB7_3:
mul.f64 %fd6, %fd1, %fd1;
mov.f64 %fd7, 0d3FF0000000000000;
sub.f64 %fd8, %fd7, %fd6;
mul.f64 %fd12, %fd2, %fd8;

BB7_5:
shl.b64 %rd11, %rd4, 3;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd12;
add.s32 %r14, %r5, %r14;
setp.lt.s32	%p3, %r14, %r8;
@%p3 bra BB7_2;

BB7_6:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



.visible .entry _ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1_(
.param .u32 _ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1__param_0,
.param .u64 _ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1__param_1,
.param .u64 _ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1__param_2,
.param .u32 _ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1__param_3,
.param .u32 _ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1__param_4,
.param .u32 _ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1__param_5,
.param .u64 _ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1__param_6
)
{
.reg .pred %p<3>;
.reg .f32 %f<3>;
.reg .b32 %r<16>;
.reg .b64 %rd<13>;


ld.param.u32 %r6, [_ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1__param_2];
ld.param.u32 %r7, [_ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1__param_4];
ld.param.u64 %rd6, [_ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1__param_6];
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %ctaid.x;
mov.u32 %r9, %tid.x;
mad.lo.s32 %r15, %r1, %r8, %r9;
setp.ge.s32	%p1, %r15, %r6;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r3, %r10, %r1;

BB0_2:
div.s32 %r11, %r15, %r7;
mul.wide.s32 %rd7, %r11, 4;
add.s64 %rd8, %rd3, %rd7;
ld.global.f32 %f1, [%rd8];
cvt.rzi.s32.f32	%r12, %f1;
rem.s32 %r13, %r15, %r7;
mad.lo.s32 %r14, %r12, %r7, %r13;
mul.wide.s32 %rd9, %r14, 4;
add.s64 %rd10, %rd2, %rd9;
ld.global.f32 %f2, [%rd10];
mul.wide.s32 %rd11, %r15, 4;
add.s64 %rd12, %rd1, %rd11;
st.global.f32 [%rd12], %f2;
add.s32 %r15, %r3, %r15;
setp.lt.s32	%p2, %r15, %r6;
@%p2 bra BB0_2;

BB0_3:
ret;
}


.visible .entry _ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1_(
.param .u32 _ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1__param_0,
.param .u64 _ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1__param_1,
.param .u64 _ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1__param_2,
.param .u32 _ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1__param_3,
.param .u32 _ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1__param_4,
.param .u32 _ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1__param_5,
.param .u64 _ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1__param_6
)
{
.reg .pred %p<3>;
.reg .f32 %f<4>;
.reg .b32 %r<16>;
.reg .b64 %rd<13>;


ld.param.u32 %r6, [_ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1__param_2];
ld.param.u32 %r7, [_ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1__param_4];
ld.param.u64 %rd6, [_ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1__param_6];
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %ctaid.x;
mov.u32 %r9, %tid.x;
mad.lo.s32 %r15, %r1, %r8, %r9;
setp.ge.s32	%p1, %r15, %r6;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r3, %r10, %r1;

BB1_2:
div.s32 %r11, %r15, %r7;
mul.wide.s32 %rd7, %r11, 4;
add.s64 %rd8, %rd3, %rd7;
ld.global.f32 %f1, [%rd8];
cvt.rzi.s32.f32	%r12, %f1;
rem.s32 %r13, %r15, %r7;
mad.lo.s32 %r14, %r12, %r7, %r13;
mul.wide.s32 %rd9, %r15, 4;
add.s64 %rd10, %rd2, %rd9;
ld.global.f32 %f2, [%rd10];
mul.wide.s32 %rd11, %r14, 4;
add.s64 %rd12, %rd1, %rd11;
atom.global.add.f32 %f3, [%rd12], %f2;
add.s32 %r15, %r3, %r15;
setp.lt.s32	%p2, %r15, %r6;
@%p2 bra BB1_2;

BB1_3:
ret;
}


.visible .entry _ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1_(
.param .u32 _ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1__param_0,
.param .u64 _ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1__param_1,
.param .u64 _ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1__param_2,
.param .u32 _ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1__param_3,
.param .u32 _ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1__param_4,
.param .u32 _ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1__param_5,
.param .u64 _ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1__param_6
)
{
.reg .pred %p<3>;
.reg .b32 %r<16>;
.reg .f64 %fd<3>;
.reg .b64 %rd<13>;


ld.param.u32 %r6, [_ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1__param_2];
ld.param.u32 %r7, [_ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1__param_4];
ld.param.u64 %rd6, [_ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1__param_6];
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %ctaid.x;
mov.u32 %r9, %tid.x;
mad.lo.s32 %r15, %r1, %r8, %r9;
setp.ge.s32	%p1, %r15, %r6;
@%p1 bra BB2_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r3, %r10, %r1;

BB2_2:
div.s32 %r11, %r15, %r7;
mul.wide.s32 %rd7, %r11, 8;
add.s64 %rd8, %rd3, %rd7;
ld.global.f64 %fd1, [%rd8];
cvt.rzi.s32.f64	%r12, %fd1;
rem.s32 %r13, %r15, %r7;
mad.lo.s32 %r14, %r12, %r7, %r13;
mul.wide.s32 %rd9, %r14, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd2, [%rd10];
mul.wide.s32 %rd11, %r15, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd2;
add.s32 %r15, %r3, %r15;
setp.lt.s32	%p2, %r15, %r6;
@%p2 bra BB2_2;

BB2_3:
ret;
}


.visible .entry _ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1_(
.param .u32 _ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1__param_0,
.param .u64 _ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1__param_1,
.param .u64 _ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1__param_2,
.param .u32 _ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1__param_3,
.param .u32 _ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1__param_4,
.param .u32 _ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1__param_5,
.param .u64 _ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1__param_6
)
{
.reg .pred %p<4>;
.reg .b32 %r<16>;
.reg .f64 %fd<5>;
.reg .b64 %rd<18>;


ld.param.u32 %r6, [_ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1__param_0];
ld.param.u64 %rd8, [_ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1__param_1];
ld.param.u64 %rd9, [_ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1__param_2];
ld.param.u32 %r7, [_ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1__param_4];
ld.param.u64 %rd10, [_ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1__param_6];
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %ctaid.x;
mov.u32 %r9, %tid.x;
mad.lo.s32 %r15, %r1, %r8, %r9;
setp.ge.s32	%p1, %r15, %r6;
@%p1 bra BB3_5;

cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd2, %rd9;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r3, %r10, %r1;

BB3_2:
div.s32 %r11, %r15, %r7;
mul.wide.s32 %rd11, %r11, 8;
add.s64 %rd12, %rd3, %rd11;
ld.global.f64 %fd2, [%rd12];
cvt.rzi.s32.f64	%r12, %fd2;
rem.s32 %r13, %r15, %r7;
mad.lo.s32 %r14, %r12, %r7, %r13;
mul.wide.s32 %rd13, %r15, 8;
add.s64 %rd14, %rd2, %rd13;
ld.global.f64 %fd1, [%rd14];
mul.wide.s32 %rd15, %r14, 8;
add.s64 %rd4, %rd1, %rd15;
ld.global.u64 %rd17, [%rd4];

BB3_3:
mov.u64 %rd6, %rd17;
mov.b64 %fd3, %rd6;
add.f64 %fd4, %fd1, %fd3;
mov.b64 %rd16, %fd4;
atom.global.cas.b64 %rd17, [%rd4], %rd6, %rd16;
setp.ne.s64	%p2, %rd6, %rd17;
@%p2 bra BB3_3;

add.s32 %r15, %r3, %r15;
setp.lt.s32	%p3, %r15, %r6;
@%p3 bra BB3_2;

BB3_5:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64

.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64




Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64




Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 1 .b8 _ZN6thrust6system6detail10sequential3seqE[1];
.shared .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail84_GLOBAL__N__60_tmpxft_0000037b_00000000_17_softmax_layer_compute_61_cpp1_ii_ba9b7cfa19s_on_chip_allocatorE[24];
.global .align 1 .b8 _ZN6thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN6thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN6thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN6thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN6thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN6thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN6thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN6thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN6thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN6thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN6thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN6thrust3seqE[1];

.visible .entry _ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1_(
.param .u32 _ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1__param_0,
.param .u32 _ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1__param_1,
.param .u32 _ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1__param_2,
.param .u64 _ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1__param_3,
.param .u64 _ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1__param_4
)
{
.reg .pred %p<5>;
.reg .f32 %f<8>;
.reg .b32 %r<23>;
.reg .b64 %rd<9>;


ld.param.u32 %r13, [_ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1__param_0];
ld.param.u32 %r11, [_ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1__param_1];
ld.param.u32 %r12, [_ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1__param_2];
ld.param.u64 %rd3, [_ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1__param_3];
ld.param.u64 %rd4, [_ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r21, %r1, %r14, %r15;
mul.lo.s32 %r3, %r12, %r13;
setp.ge.s32	%p1, %r21, %r3;
@%p1 bra BB0_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r4, %r16, %r1;

BB0_2:
mov.f32 %f7, 0fFF7FFFFF;
setp.lt.s32	%p2, %r11, 1;
@%p2 bra BB0_5;

div.s32 %r18, %r21, %r12;
rem.s32 %r6, %r21, %r12;
mul.lo.s32 %r7, %r18, %r11;
mov.f32 %f7, 0fFF7FFFFF;
mov.u32 %r22, 0;

BB0_4:
add.s32 %r19, %r22, %r7;
mad.lo.s32 %r20, %r19, %r12, %r6;
mul.wide.s32 %rd5, %r20, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.f32 %f6, [%rd6];
max.f32 %f7, %f6, %f7;
add.s32 %r22, %r22, 1;
setp.lt.s32	%p3, %r22, %r11;
@%p3 bra BB0_4;

BB0_5:
mul.wide.s32 %rd7, %r21, 4;
add.s64 %rd8, %rd1, %rd7;
st.global.f32 [%rd8], %f7;
add.s32 %r21, %r4, %r21;
setp.lt.s32	%p4, %r21, %r3;
@%p4 bra BB0_2;

BB0_6:
ret;
}


.visible .entry _ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1_(
.param .u32 _ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1__param_0,
.param .u32 _ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1__param_1,
.param .u32 _ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1__param_2,
.param .u32 _ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1__param_3,
.param .u64 _ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1__param_4,
.param .u64 _ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1__param_5
)
{
.reg .pred %p<3>;
.reg .f32 %f<4>;
.reg .b32 %r<18>;
.reg .b64 %rd<9>;


ld.param.u32 %r6, [_ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1__param_0];
ld.param.u32 %r7, [_ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1__param_2];
ld.param.u32 %r8, [_ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1__param_3];
ld.param.u64 %rd3, [_ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1__param_4];
ld.param.u64 %rd4, [_ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r17, %r1, %r9, %r10;
setp.ge.s32	%p1, %r17, %r6;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r3, %r11, %r1;

BB1_2:
div.s32 %r12, %r17, %r7;
rem.s32 %r13, %r12, %r8;
rem.s32 %r14, %r17, %r8;
add.s32 %r15, %r14, %r12;
sub.s32 %r16, %r15, %r13;
mul.wide.s32 %rd5, %r16, 4;
add.s64 %rd6, %rd2, %rd5;
mul.wide.s32 %rd7, %r17, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f1, [%rd8];
ld.global.f32 %f2, [%rd6];
sub.f32 %f3, %f1, %f2;
st.global.f32 [%rd8], %f3;
add.s32 %r17, %r3, %r17;
setp.lt.s32	%p2, %r17, %r6;
@%p2 bra BB1_2;

BB1_3:
ret;
}


.visible .entry _ZN5caffe10kernel_expIfEEviPKT_PS1_(
.param .u32 _ZN5caffe10kernel_expIfEEviPKT_PS1__param_0,
.param .u64 _ZN5caffe10kernel_expIfEEviPKT_PS1__param_1,
.param .u64 _ZN5caffe10kernel_expIfEEviPKT_PS1__param_2
)
{
.reg .pred %p<5>;
.reg .f32 %f<15>;
.reg .b32 %r<11>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe10kernel_expIfEEviPKT_PS1__param_0];
ld.param.u64 %rd3, [_ZN5caffe10kernel_expIfEEviPKT_PS1__param_1];
ld.param.u64 %rd4, [_ZN5caffe10kernel_expIfEEviPKT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB2_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB2_2:
mul.wide.s32 %rd5, %r10, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.f32 %f3, [%rd6];
mul.f32 %f4, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f5, %f4;
mov.f32 %f6, 0fBF317200;
fma.rn.f32 %f7, %f5, %f6, %f3;
mov.f32 %f8, 0fB5BFBE8E;
fma.rn.f32 %f9, %f5, %f8, %f7;
mul.f32 %f2, %f9, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f10, %f5, 0f00000000;
ex2.approx.f32 %f11, %f10;
mul.f32 %f12, %f1, %f11;
setp.lt.f32	%p2, %f3, 0fC2D20000;
selp.f32	%f13, 0f00000000, %f12, %p2;
setp.gt.f32	%p3, %f3, 0f42D20000;
selp.f32	%f14, 0f7F800000, %f13, %p3;
add.s64 %rd7, %rd1, %rd5;
st.global.f32 [%rd7], %f14;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p4, %r10, %r6;
@%p4 bra BB2_2;

BB2_3:
ret;
}


.visible .entry _ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1_(
.param .u32 _ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1__param_0,
.param .u32 _ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1__param_1,
.param .u32 _ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1__param_2,
.param .u64 _ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1__param_3,
.param .u64 _ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1__param_4
)
{
.reg .pred %p<5>;
.reg .f32 %f<8>;
.reg .b32 %r<23>;
.reg .b64 %rd<9>;


ld.param.u32 %r13, [_ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1__param_0];
ld.param.u32 %r11, [_ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1__param_1];
ld.param.u32 %r12, [_ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1__param_2];
ld.param.u64 %rd3, [_ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1__param_3];
ld.param.u64 %rd4, [_ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r21, %r1, %r14, %r15;
mul.lo.s32 %r3, %r12, %r13;
setp.ge.s32	%p1, %r21, %r3;
@%p1 bra BB3_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r4, %r16, %r1;

BB3_2:
mov.f32 %f7, 0f00000000;
setp.lt.s32	%p2, %r11, 1;
@%p2 bra BB3_5;

div.s32 %r18, %r21, %r12;
rem.s32 %r6, %r21, %r12;
mul.lo.s32 %r7, %r18, %r11;
mov.f32 %f7, 0f00000000;
mov.u32 %r22, 0;

BB3_4:
add.s32 %r19, %r22, %r7;
mad.lo.s32 %r20, %r19, %r12, %r6;
mul.wide.s32 %rd5, %r20, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.f32 %f6, [%rd6];
add.f32 %f7, %f7, %f6;
add.s32 %r22, %r22, 1;
setp.lt.s32	%p3, %r22, %r11;
@%p3 bra BB3_4;

BB3_5:
mul.wide.s32 %rd7, %r21, 4;
add.s64 %rd8, %rd1, %rd7;
st.global.f32 [%rd8], %f7;
add.s32 %r21, %r4, %r21;
setp.lt.s32	%p4, %r21, %r3;
@%p4 bra BB3_2;

BB3_6:
ret;
}


.visible .entry _ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1_(
.param .u32 _ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1__param_0,
.param .u32 _ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1__param_1,
.param .u32 _ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1__param_2,
.param .u32 _ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1__param_3,
.param .u64 _ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1__param_4,
.param .u64 _ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1__param_5
)
{
.reg .pred %p<3>;
.reg .f32 %f<4>;
.reg .b32 %r<18>;
.reg .b64 %rd<9>;


ld.param.u32 %r6, [_ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1__param_0];
ld.param.u32 %r7, [_ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1__param_2];
ld.param.u32 %r8, [_ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1__param_3];
ld.param.u64 %rd3, [_ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1__param_4];
ld.param.u64 %rd4, [_ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r17, %r1, %r9, %r10;
setp.ge.s32	%p1, %r17, %r6;
@%p1 bra BB4_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r3, %r11, %r1;

BB4_2:
mul.wide.s32 %rd5, %r17, 4;
add.s64 %rd6, %rd2, %rd5;
div.s32 %r12, %r17, %r7;
rem.s32 %r13, %r12, %r8;
rem.s32 %r14, %r17, %r8;
add.s32 %r15, %r14, %r12;
sub.s32 %r16, %r15, %r13;
mul.wide.s32 %rd7, %r16, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f1, [%rd8];
ld.global.f32 %f2, [%rd6];
div.rn.f32 %f3, %f2, %f1;
st.global.f32 [%rd6], %f3;
add.s32 %r17, %r3, %r17;
setp.lt.s32	%p2, %r17, %r6;
@%p2 bra BB4_2;

BB4_3:
ret;
}


.visible .entry _ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1_(
.param .u32 _ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1__param_0,
.param .u32 _ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1__param_1,
.param .u32 _ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1__param_3,
.param .u64 _ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1__param_4,
.param .u64 _ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1__param_5
)
{
.reg .pred %p<5>;
.reg .f32 %f<9>;
.reg .b32 %r<23>;
.reg .b64 %rd<12>;


ld.param.u32 %r13, [_ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1__param_0];
ld.param.u32 %r11, [_ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1__param_1];
ld.param.u32 %r12, [_ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1__param_2];
ld.param.u64 %rd4, [_ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1__param_3];
ld.param.u64 %rd5, [_ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1__param_4];
ld.param.u64 %rd6, [_ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r21, %r1, %r14, %r15;
mul.lo.s32 %r3, %r12, %r13;
setp.ge.s32	%p1, %r21, %r3;
@%p1 bra BB5_6;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r4, %r16, %r1;

BB5_2:
mov.f32 %f8, 0f00000000;
setp.lt.s32	%p2, %r11, 1;
@%p2 bra BB5_5;

div.s32 %r18, %r21, %r12;
rem.s32 %r6, %r21, %r12;
mul.lo.s32 %r7, %r18, %r11;
mov.f32 %f8, 0f00000000;
mov.u32 %r22, 0;

BB5_4:
add.s32 %r19, %r22, %r7;
mad.lo.s32 %r20, %r19, %r12, %r6;
mul.wide.s32 %rd7, %r20, 4;
add.s64 %rd8, %rd3, %rd7;
add.s64 %rd9, %rd2, %rd7;
ld.global.f32 %f6, [%rd9];
ld.global.f32 %f7, [%rd8];
fma.rn.f32 %f8, %f7, %f6, %f8;
add.s32 %r22, %r22, 1;
setp.lt.s32	%p3, %r22, %r11;
@%p3 bra BB5_4;

BB5_5:
mul.wide.s32 %rd10, %r21, 4;
add.s64 %rd11, %rd1, %rd10;
st.global.f32 [%rd11], %f8;
add.s32 %r21, %r4, %r21;
setp.lt.s32	%p4, %r21, %r3;
@%p4 bra BB5_2;

BB5_6:
ret;
}


.visible .entry _ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1_(
.param .u32 _ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1__param_0,
.param .u32 _ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1__param_1,
.param .u32 _ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1__param_2,
.param .u64 _ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1__param_3,
.param .u64 _ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1__param_4
)
{
.reg .pred %p<5>;
.reg .b32 %r<23>;
.reg .f64 %fd<8>;
.reg .b64 %rd<9>;


ld.param.u32 %r13, [_ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1__param_0];
ld.param.u32 %r11, [_ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1__param_1];
ld.param.u32 %r12, [_ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1__param_2];
ld.param.u64 %rd3, [_ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1__param_3];
ld.param.u64 %rd4, [_ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r21, %r1, %r14, %r15;
mul.lo.s32 %r3, %r12, %r13;
setp.ge.s32	%p1, %r21, %r3;
@%p1 bra BB6_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r4, %r16, %r1;

BB6_2:
mov.f64 %fd7, 0dC7EFFFFFE0000000;
setp.lt.s32	%p2, %r11, 1;
@%p2 bra BB6_5;

div.s32 %r18, %r21, %r12;
rem.s32 %r6, %r21, %r12;
mul.lo.s32 %r7, %r18, %r11;
mov.f64 %fd7, 0dC7EFFFFFE0000000;
mov.u32 %r22, 0;

BB6_4:
add.s32 %r19, %r22, %r7;
mad.lo.s32 %r20, %r19, %r12, %r6;
mul.wide.s32 %rd5, %r20, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd6, [%rd6];
max.f64 %fd7, %fd6, %fd7;
add.s32 %r22, %r22, 1;
setp.lt.s32	%p3, %r22, %r11;
@%p3 bra BB6_4;

BB6_5:
mul.wide.s32 %rd7, %r21, 8;
add.s64 %rd8, %rd1, %rd7;
st.global.f64 [%rd8], %fd7;
add.s32 %r21, %r4, %r21;
setp.lt.s32	%p4, %r21, %r3;
@%p4 bra BB6_2;

BB6_6:
ret;
}


.visible .entry _ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1_(
.param .u32 _ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1__param_0,
.param .u32 _ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1__param_1,
.param .u32 _ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1__param_2,
.param .u32 _ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1__param_3,
.param .u64 _ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1__param_4,
.param .u64 _ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1__param_5
)
{
.reg .pred %p<3>;
.reg .b32 %r<18>;
.reg .f64 %fd<4>;
.reg .b64 %rd<9>;


ld.param.u32 %r6, [_ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1__param_0];
ld.param.u32 %r7, [_ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1__param_2];
ld.param.u32 %r8, [_ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1__param_3];
ld.param.u64 %rd3, [_ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1__param_4];
ld.param.u64 %rd4, [_ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r17, %r1, %r9, %r10;
setp.ge.s32	%p1, %r17, %r6;
@%p1 bra BB7_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r3, %r11, %r1;

BB7_2:
div.s32 %r12, %r17, %r7;
rem.s32 %r13, %r12, %r8;
rem.s32 %r14, %r17, %r8;
add.s32 %r15, %r14, %r12;
sub.s32 %r16, %r15, %r13;
mul.wide.s32 %rd5, %r16, 8;
add.s64 %rd6, %rd2, %rd5;
mul.wide.s32 %rd7, %r17, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd1, [%rd8];
ld.global.f64 %fd2, [%rd6];
sub.f64 %fd3, %fd1, %fd2;
st.global.f64 [%rd8], %fd3;
add.s32 %r17, %r3, %r17;
setp.lt.s32	%p2, %r17, %r6;
@%p2 bra BB7_2;

BB7_3:
ret;
}


.visible .entry _ZN5caffe10kernel_expIdEEviPKT_PS1_(
.param .u32 _ZN5caffe10kernel_expIdEEviPKT_PS1__param_0,
.param .u64 _ZN5caffe10kernel_expIdEEviPKT_PS1__param_1,
.param .u64 _ZN5caffe10kernel_expIdEEviPKT_PS1__param_2
)
{
.reg .pred %p<6>;
.reg .f32 %f<3>;
.reg .b32 %r<27>;
.reg .f64 %fd<41>;
.reg .b64 %rd<10>;


ld.param.u32 %r9, [_ZN5caffe10kernel_expIdEEviPKT_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe10kernel_expIdEEviPKT_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe10kernel_expIdEEviPKT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r10, %ctaid.x;
mov.u32 %r11, %tid.x;
mad.lo.s32 %r26, %r1, %r10, %r11;
setp.ge.s32	%p1, %r26, %r9;
@%p1 bra BB8_6;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r12, %nctaid.x;
mul.lo.s32 %r3, %r12, %r1;

BB8_2:
mov.u32 %r4, %r26;
cvt.s64.s32	%rd3, %r4;
mul.wide.s32 %rd6, %r4, 8;
add.s64 %rd7, %rd2, %rd6;
ld.global.f64 %fd1, [%rd7];
mov.f64 %fd6, 0d4338000000000000;
mov.f64 %fd7, 0d3FF71547652B82FE;
fma.rn.f64 %fd8, %fd1, %fd7, %fd6;
{
.reg .b32 %temp; 
mov.b64 {%r5, %temp}, %fd8;
}
mov.f64 %fd9, 0dC338000000000000;
add.rn.f64 %fd10, %fd8, %fd9;
mov.f64 %fd11, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd12, %fd10, %fd11, %fd1;
mov.f64 %fd13, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd14, %fd10, %fd13, %fd12;
mov.f64 %fd15, 0d3E928AF3FCA213EA;
mov.f64 %fd16, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd17, %fd16, %fd14, %fd15;
mov.f64 %fd18, 0d3EC71DEE62401315;
fma.rn.f64 %fd19, %fd17, %fd14, %fd18;
mov.f64 %fd20, 0d3EFA01997C89EB71;
fma.rn.f64 %fd21, %fd19, %fd14, %fd20;
mov.f64 %fd22, 0d3F2A01A014761F65;
fma.rn.f64 %fd23, %fd21, %fd14, %fd22;
mov.f64 %fd24, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd25, %fd23, %fd14, %fd24;
mov.f64 %fd26, 0d3F81111111122322;
fma.rn.f64 %fd27, %fd25, %fd14, %fd26;
mov.f64 %fd28, 0d3FA55555555502A1;
fma.rn.f64 %fd29, %fd27, %fd14, %fd28;
mov.f64 %fd30, 0d3FC5555555555511;
fma.rn.f64 %fd31, %fd29, %fd14, %fd30;
mov.f64 %fd32, 0d3FE000000000000B;
fma.rn.f64 %fd33, %fd31, %fd14, %fd32;
mov.f64 %fd34, 0d3FF0000000000000;
fma.rn.f64 %fd35, %fd33, %fd14, %fd34;
fma.rn.f64 %fd36, %fd35, %fd14, %fd34;
{
.reg .b32 %temp; 
mov.b64 {%r6, %temp}, %fd36;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r7}, %fd36;
}
shl.b32 %r13, %r5, 20;
add.s32 %r14, %r7, %r13;
mov.b64 %fd40, {%r6, %r14};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r15}, %fd1;
}
mov.b32 %f2, %r15;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB8_5;

setp.lt.f64	%p3, %fd1, 0d0000000000000000;
add.f64 %fd37, %fd1, 0d7FF0000000000000;
selp.f64	%fd40, 0d0000000000000000, %fd37, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB8_5;

shr.u32 %r16, %r5, 31;
add.s32 %r17, %r5, %r16;
shr.s32 %r18, %r17, 1;
shl.b32 %r19, %r18, 20;
add.s32 %r20, %r19, %r7;
mov.b64 %fd38, {%r6, %r20};
sub.s32 %r21, %r5, %r18;
shl.b32 %r22, %r21, 20;
add.s32 %r23, %r22, 1072693248;
mov.u32 %r24, 0;
mov.b64 %fd39, {%r24, %r23};
mul.f64 %fd40, %fd38, %fd39;

BB8_5:
shl.b64 %rd8, %rd3, 3;
add.s64 %rd9, %rd1, %rd8;
st.global.f64 [%rd9], %fd40;
cvt.u32.u64	%r25, %rd3;
add.s32 %r26, %r3, %r25;
setp.lt.s32	%p5, %r26, %r9;
@%p5 bra BB8_2;

BB8_6:
ret;
}


.visible .entry _ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1_(
.param .u32 _ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1__param_0,
.param .u32 _ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1__param_1,
.param .u32 _ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1__param_2,
.param .u64 _ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1__param_3,
.param .u64 _ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1__param_4
)
{
.reg .pred %p<5>;
.reg .b32 %r<23>;
.reg .f64 %fd<8>;
.reg .b64 %rd<9>;


ld.param.u32 %r13, [_ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1__param_0];
ld.param.u32 %r11, [_ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1__param_1];
ld.param.u32 %r12, [_ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1__param_2];
ld.param.u64 %rd3, [_ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1__param_3];
ld.param.u64 %rd4, [_ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r21, %r1, %r14, %r15;
mul.lo.s32 %r3, %r12, %r13;
setp.ge.s32	%p1, %r21, %r3;
@%p1 bra BB9_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r4, %r16, %r1;

BB9_2:
mov.f64 %fd7, 0d0000000000000000;
setp.lt.s32	%p2, %r11, 1;
@%p2 bra BB9_5;

div.s32 %r18, %r21, %r12;
rem.s32 %r6, %r21, %r12;
mul.lo.s32 %r7, %r18, %r11;
mov.f64 %fd7, 0d0000000000000000;
mov.u32 %r22, 0;

BB9_4:
add.s32 %r19, %r22, %r7;
mad.lo.s32 %r20, %r19, %r12, %r6;
mul.wide.s32 %rd5, %r20, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd6, [%rd6];
add.f64 %fd7, %fd7, %fd6;
add.s32 %r22, %r22, 1;
setp.lt.s32	%p3, %r22, %r11;
@%p3 bra BB9_4;

BB9_5:
mul.wide.s32 %rd7, %r21, 8;
add.s64 %rd8, %rd1, %rd7;
st.global.f64 [%rd8], %fd7;
add.s32 %r21, %r4, %r21;
setp.lt.s32	%p4, %r21, %r3;
@%p4 bra BB9_2;

BB9_6:
ret;
}


.visible .entry _ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1_(
.param .u32 _ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1__param_0,
.param .u32 _ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1__param_1,
.param .u32 _ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1__param_2,
.param .u32 _ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1__param_3,
.param .u64 _ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1__param_4,
.param .u64 _ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1__param_5
)
{
.reg .pred %p<3>;
.reg .b32 %r<18>;
.reg .f64 %fd<4>;
.reg .b64 %rd<9>;


ld.param.u32 %r6, [_ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1__param_0];
ld.param.u32 %r7, [_ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1__param_2];
ld.param.u32 %r8, [_ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1__param_3];
ld.param.u64 %rd3, [_ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1__param_4];
ld.param.u64 %rd4, [_ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r17, %r1, %r9, %r10;
setp.ge.s32	%p1, %r17, %r6;
@%p1 bra BB10_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r3, %r11, %r1;

BB10_2:
mul.wide.s32 %rd5, %r17, 8;
add.s64 %rd6, %rd2, %rd5;
div.s32 %r12, %r17, %r7;
rem.s32 %r13, %r12, %r8;
rem.s32 %r14, %r17, %r8;
add.s32 %r15, %r14, %r12;
sub.s32 %r16, %r15, %r13;
mul.wide.s32 %rd7, %r16, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd1, [%rd8];
ld.global.f64 %fd2, [%rd6];
div.rn.f64 %fd3, %fd2, %fd1;
st.global.f64 [%rd6], %fd3;
add.s32 %r17, %r3, %r17;
setp.lt.s32	%p2, %r17, %r6;
@%p2 bra BB10_2;

BB10_3:
ret;
}


.visible .entry _ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1_(
.param .u32 _ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1__param_0,
.param .u32 _ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1__param_1,
.param .u32 _ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1__param_3,
.param .u64 _ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1__param_4,
.param .u64 _ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1__param_5
)
{
.reg .pred %p<5>;
.reg .b32 %r<23>;
.reg .f64 %fd<9>;
.reg .b64 %rd<12>;


ld.param.u32 %r13, [_ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1__param_0];
ld.param.u32 %r11, [_ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1__param_1];
ld.param.u32 %r12, [_ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1__param_2];
ld.param.u64 %rd4, [_ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1__param_3];
ld.param.u64 %rd5, [_ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1__param_4];
ld.param.u64 %rd6, [_ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r21, %r1, %r14, %r15;
mul.lo.s32 %r3, %r12, %r13;
setp.ge.s32	%p1, %r21, %r3;
@%p1 bra BB11_6;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r4, %r16, %r1;

BB11_2:
mov.f64 %fd8, 0d0000000000000000;
setp.lt.s32	%p2, %r11, 1;
@%p2 bra BB11_5;

div.s32 %r18, %r21, %r12;
rem.s32 %r6, %r21, %r12;
mul.lo.s32 %r7, %r18, %r11;
mov.f64 %fd8, 0d0000000000000000;
mov.u32 %r22, 0;

BB11_4:
add.s32 %r19, %r22, %r7;
mad.lo.s32 %r20, %r19, %r12, %r6;
mul.wide.s32 %rd7, %r20, 8;
add.s64 %rd8, %rd3, %rd7;
add.s64 %rd9, %rd2, %rd7;
ld.global.f64 %fd6, [%rd9];
ld.global.f64 %fd7, [%rd8];
fma.rn.f64 %fd8, %fd7, %fd6, %fd8;
add.s32 %r22, %r22, 1;
setp.lt.s32	%p3, %r22, %r11;
@%p3 bra BB11_4;

BB11_5:
mul.wide.s32 %rd10, %r21, 8;
add.s64 %rd11, %rd1, %rd10;
st.global.f64 [%rd11], %fd8;
add.s32 %r21, %r4, %r21;
setp.lt.s32	%p4, %r21, %r3;
@%p4 bra BB11_2;

BB11_6:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64




Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



.visible .entry _ZN5caffe14SigmoidForwardIfEEviPKT_PS1_(
.param .u32 _ZN5caffe14SigmoidForwardIfEEviPKT_PS1__param_0,
.param .u64 _ZN5caffe14SigmoidForwardIfEEviPKT_PS1__param_1,
.param .u64 _ZN5caffe14SigmoidForwardIfEEviPKT_PS1__param_2
)
{
.reg .pred %p<5>;
.reg .f32 %f<3>;
.reg .b32 %r<23>;
.reg .f64 %fd<76>;
.reg .b64 %rd<10>;


ld.param.u32 %r8, [_ZN5caffe14SigmoidForwardIfEEviPKT_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe14SigmoidForwardIfEEviPKT_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe14SigmoidForwardIfEEviPKT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r22, %r1, %r9, %r10;
setp.ge.s32	%p1, %r22, %r8;
@%p1 bra BB0_6;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r3, %r11, %r1;

BB0_2:
mov.u32 %r4, %r22;
cvt.s64.s32	%rd3, %r4;
mul.wide.s32 %rd6, %r4, 4;
add.s64 %rd7, %rd2, %rd6;
ld.global.f32 %f1, [%rd7];
cvt.f64.f32	%fd6, %f1;
mul.f64 %fd1, %fd6, 0d3FE0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r5}, %fd1;
}
and.b32 %r6, %r5, 2147483647;
{
.reg .b32 %temp; 
mov.b64 {%r12, %temp}, %fd1;
}
mov.b64 %fd2, {%r12, %r6};
setp.ltu.f64	%p2, %fd2, 0d3FE1C7A398201CD6;
@%p2 bra BB0_4;
bra.uni BB0_3;

BB0_4:
mul.f64 %fd52, %fd1, %fd1;
mov.f64 %fd53, 0dBF2B9093D89F0E23;
mov.f64 %fd54, 0d3F0ABFFC9B5786C4;
fma.rn.f64 %fd55, %fd54, %fd52, %fd53;
mov.f64 %fd56, 0d3F42FA2744C30B61;
fma.rn.f64 %fd57, %fd55, %fd52, %fd56;
mov.f64 %fd58, 0dBF57CF3B9C1E491D;
fma.rn.f64 %fd59, %fd57, %fd52, %fd58;
mov.f64 %fd60, 0d3F6D6C61D450119A;
fma.rn.f64 %fd61, %fd59, %fd52, %fd60;
mov.f64 %fd62, 0dBF8226DDD44294F5;
fma.rn.f64 %fd63, %fd61, %fd52, %fd62;
mov.f64 %fd64, 0d3F9664F45C2B04A6;
fma.rn.f64 %fd65, %fd63, %fd52, %fd64;
mov.f64 %fd66, 0dBFABA1BA1AD70754;
fma.rn.f64 %fd67, %fd65, %fd52, %fd66;
mov.f64 %fd68, 0d3FC111111110295E;
fma.rn.f64 %fd69, %fd67, %fd52, %fd68;
mov.f64 %fd70, 0dBFD555555555549F;
fma.rn.f64 %fd71, %fd69, %fd52, %fd70;
mul.f64 %fd72, %fd52, %fd71;
fma.rn.f64 %fd75, %fd72, %fd1, %fd1;
bra.uni BB0_5;

BB0_3:
add.f64 %fd9, %fd2, %fd2;
mov.f64 %fd10, 0d4338000000000000;
mov.f64 %fd11, 0d3FF71547652B82FE;
fma.rn.f64 %fd12, %fd9, %fd11, %fd10;
{
.reg .b32 %temp; 
mov.b64 {%r13, %temp}, %fd12;
}
mov.f64 %fd13, 0dC338000000000000;
add.rn.f64 %fd14, %fd12, %fd13;
mov.f64 %fd15, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd16, %fd14, %fd15, %fd9;
mov.f64 %fd17, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd18, %fd14, %fd17, %fd16;
mov.f64 %fd19, 0d3E5AF86D8EBD13CD;
mov.f64 %fd20, 0d3E21F4076ACD15B6;
fma.rn.f64 %fd21, %fd20, %fd18, %fd19;
mov.f64 %fd22, 0d3E927E5092BA033D;
fma.rn.f64 %fd23, %fd21, %fd18, %fd22;
mov.f64 %fd24, 0d3EC71DDE6C5F9DA1;
fma.rn.f64 %fd25, %fd23, %fd18, %fd24;
mov.f64 %fd26, 0d3EFA01A018D034E6;
fma.rn.f64 %fd27, %fd25, %fd18, %fd26;
mov.f64 %fd28, 0d3F2A01A01B3B6940;
fma.rn.f64 %fd29, %fd27, %fd18, %fd28;
mov.f64 %fd30, 0d3F56C16C16C1B5DD;
fma.rn.f64 %fd31, %fd29, %fd18, %fd30;
mov.f64 %fd32, 0d3F8111111110F74D;
fma.rn.f64 %fd33, %fd31, %fd18, %fd32;
mov.f64 %fd34, 0d3FA555555555554D;
fma.rn.f64 %fd35, %fd33, %fd18, %fd34;
mov.f64 %fd36, 0d3FC5555555555557;
fma.rn.f64 %fd37, %fd35, %fd18, %fd36;
mov.f64 %fd38, 0d3FE0000000000000;
fma.rn.f64 %fd39, %fd37, %fd18, %fd38;
mul.f64 %fd40, %fd18, %fd39;
fma.rn.f64 %fd41, %fd40, %fd18, %fd18;
shl.b32 %r14, %r13, 20;
add.s32 %r15, %r14, 1072693248;
mov.u32 %r16, 0;
mov.b64 %fd42, {%r16, %r15};
fma.rn.f64 %fd43, %fd41, %fd42, %fd42;
add.f64 %fd8, %fd43, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd7,%fd8;

	neg.f64 %fd44, %fd8;
mov.f64 %fd45, 0d3FF0000000000000;
fma.rn.f64 %fd46, %fd44, %fd7, %fd45;
fma.rn.f64 %fd47, %fd46, %fd46, %fd46;
fma.rn.f64 %fd48, %fd47, %fd7, %fd7;
neg.f64 %fd49, %fd48;
mov.f64 %fd50, 0d4000000000000000;
fma.rn.f64 %fd51, %fd50, %fd49, %fd45;
setp.gt.u32	%p3, %r6, 1077936127;
selp.f64	%fd75, 0d3FF0000000000000, %fd51, %p3;

BB0_5:
and.b32 %r17, %r5, -2147483648;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd75;
}
or.b32 %r19, %r18, %r17;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd75;
}
mov.b64 %fd73, {%r20, %r19};
fma.rn.f64 %fd74, %fd73, 0d3FE0000000000000, 0d3FE0000000000000;
cvt.rn.f32.f64	%f2, %fd74;
shl.b64 %rd8, %rd3, 2;
add.s64 %rd9, %rd1, %rd8;
st.global.f32 [%rd9], %f2;
cvt.u32.u64	%r21, %rd3;
add.s32 %r22, %r3, %r21;
setp.lt.s32	%p4, %r22, %r8;
@%p4 bra BB0_2;

BB0_6:
ret;
}


.visible .entry _ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1_(
.param .u32 _ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1__param_0,
.param .u64 _ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1__param_1,
.param .u64 _ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1__param_3
)
{
.reg .pred %p<3>;
.reg .f32 %f<7>;
.reg .b32 %r<11>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1__param_2];
ld.param.u64 %rd6, [_ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB1_2:
mul.wide.s32 %rd7, %r10, 4;
add.s64 %rd8, %rd3, %rd7;
add.s64 %rd9, %rd2, %rd7;
ld.global.f32 %f1, [%rd9];
ld.global.f32 %f2, [%rd8];
mul.f32 %f3, %f2, %f1;
mov.f32 %f4, 0f3F800000;
sub.f32 %f5, %f4, %f2;
mul.f32 %f6, %f5, %f3;
add.s64 %rd10, %rd1, %rd7;
st.global.f32 [%rd10], %f6;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB1_2;

BB1_3:
ret;
}


.visible .entry _ZN5caffe14SigmoidForwardIdEEviPKT_PS1_(
.param .u32 _ZN5caffe14SigmoidForwardIdEEviPKT_PS1__param_0,
.param .u64 _ZN5caffe14SigmoidForwardIdEEviPKT_PS1__param_1,
.param .u64 _ZN5caffe14SigmoidForwardIdEEviPKT_PS1__param_2
)
{
.reg .pred %p<5>;
.reg .b32 %r<23>;
.reg .f64 %fd<76>;
.reg .b64 %rd<10>;


ld.param.u32 %r8, [_ZN5caffe14SigmoidForwardIdEEviPKT_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe14SigmoidForwardIdEEviPKT_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe14SigmoidForwardIdEEviPKT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r22, %r1, %r9, %r10;
setp.ge.s32	%p1, %r22, %r8;
@%p1 bra BB2_6;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r3, %r11, %r1;

BB2_2:
mov.u32 %r4, %r22;
cvt.s64.s32	%rd3, %r4;
mul.wide.s32 %rd6, %r4, 8;
add.s64 %rd7, %rd2, %rd6;
ld.global.f64 %fd6, [%rd7];
mul.f64 %fd1, %fd6, 0d3FE0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r5}, %fd1;
}
and.b32 %r6, %r5, 2147483647;
{
.reg .b32 %temp; 
mov.b64 {%r12, %temp}, %fd1;
}
mov.b64 %fd2, {%r12, %r6};
setp.ltu.f64	%p2, %fd2, 0d3FE1C7A398201CD6;
@%p2 bra BB2_4;
bra.uni BB2_3;

BB2_4:
mul.f64 %fd52, %fd1, %fd1;
mov.f64 %fd53, 0dBF2B9093D89F0E23;
mov.f64 %fd54, 0d3F0ABFFC9B5786C4;
fma.rn.f64 %fd55, %fd54, %fd52, %fd53;
mov.f64 %fd56, 0d3F42FA2744C30B61;
fma.rn.f64 %fd57, %fd55, %fd52, %fd56;
mov.f64 %fd58, 0dBF57CF3B9C1E491D;
fma.rn.f64 %fd59, %fd57, %fd52, %fd58;
mov.f64 %fd60, 0d3F6D6C61D450119A;
fma.rn.f64 %fd61, %fd59, %fd52, %fd60;
mov.f64 %fd62, 0dBF8226DDD44294F5;
fma.rn.f64 %fd63, %fd61, %fd52, %fd62;
mov.f64 %fd64, 0d3F9664F45C2B04A6;
fma.rn.f64 %fd65, %fd63, %fd52, %fd64;
mov.f64 %fd66, 0dBFABA1BA1AD70754;
fma.rn.f64 %fd67, %fd65, %fd52, %fd66;
mov.f64 %fd68, 0d3FC111111110295E;
fma.rn.f64 %fd69, %fd67, %fd52, %fd68;
mov.f64 %fd70, 0dBFD555555555549F;
fma.rn.f64 %fd71, %fd69, %fd52, %fd70;
mul.f64 %fd72, %fd52, %fd71;
fma.rn.f64 %fd75, %fd72, %fd1, %fd1;
bra.uni BB2_5;

BB2_3:
add.f64 %fd9, %fd2, %fd2;
mov.f64 %fd10, 0d4338000000000000;
mov.f64 %fd11, 0d3FF71547652B82FE;
fma.rn.f64 %fd12, %fd9, %fd11, %fd10;
{
.reg .b32 %temp; 
mov.b64 {%r13, %temp}, %fd12;
}
mov.f64 %fd13, 0dC338000000000000;
add.rn.f64 %fd14, %fd12, %fd13;
mov.f64 %fd15, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd16, %fd14, %fd15, %fd9;
mov.f64 %fd17, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd18, %fd14, %fd17, %fd16;
mov.f64 %fd19, 0d3E5AF86D8EBD13CD;
mov.f64 %fd20, 0d3E21F4076ACD15B6;
fma.rn.f64 %fd21, %fd20, %fd18, %fd19;
mov.f64 %fd22, 0d3E927E5092BA033D;
fma.rn.f64 %fd23, %fd21, %fd18, %fd22;
mov.f64 %fd24, 0d3EC71DDE6C5F9DA1;
fma.rn.f64 %fd25, %fd23, %fd18, %fd24;
mov.f64 %fd26, 0d3EFA01A018D034E6;
fma.rn.f64 %fd27, %fd25, %fd18, %fd26;
mov.f64 %fd28, 0d3F2A01A01B3B6940;
fma.rn.f64 %fd29, %fd27, %fd18, %fd28;
mov.f64 %fd30, 0d3F56C16C16C1B5DD;
fma.rn.f64 %fd31, %fd29, %fd18, %fd30;
mov.f64 %fd32, 0d3F8111111110F74D;
fma.rn.f64 %fd33, %fd31, %fd18, %fd32;
mov.f64 %fd34, 0d3FA555555555554D;
fma.rn.f64 %fd35, %fd33, %fd18, %fd34;
mov.f64 %fd36, 0d3FC5555555555557;
fma.rn.f64 %fd37, %fd35, %fd18, %fd36;
mov.f64 %fd38, 0d3FE0000000000000;
fma.rn.f64 %fd39, %fd37, %fd18, %fd38;
mul.f64 %fd40, %fd18, %fd39;
fma.rn.f64 %fd41, %fd40, %fd18, %fd18;
shl.b32 %r14, %r13, 20;
add.s32 %r15, %r14, 1072693248;
mov.u32 %r16, 0;
mov.b64 %fd42, {%r16, %r15};
fma.rn.f64 %fd43, %fd41, %fd42, %fd42;
add.f64 %fd8, %fd43, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd7,%fd8;

	neg.f64 %fd44, %fd8;
mov.f64 %fd45, 0d3FF0000000000000;
fma.rn.f64 %fd46, %fd44, %fd7, %fd45;
fma.rn.f64 %fd47, %fd46, %fd46, %fd46;
fma.rn.f64 %fd48, %fd47, %fd7, %fd7;
neg.f64 %fd49, %fd48;
mov.f64 %fd50, 0d4000000000000000;
fma.rn.f64 %fd51, %fd50, %fd49, %fd45;
setp.gt.u32	%p3, %r6, 1077936127;
selp.f64	%fd75, 0d3FF0000000000000, %fd51, %p3;

BB2_5:
and.b32 %r17, %r5, -2147483648;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd75;
}
or.b32 %r19, %r18, %r17;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd75;
}
mov.b64 %fd73, {%r20, %r19};
fma.rn.f64 %fd74, %fd73, 0d3FE0000000000000, 0d3FE0000000000000;
shl.b64 %rd8, %rd3, 3;
add.s64 %rd9, %rd1, %rd8;
st.global.f64 [%rd9], %fd74;
cvt.u32.u64	%r21, %rd3;
add.s32 %r22, %r3, %r21;
setp.lt.s32	%p4, %r22, %r8;
@%p4 bra BB2_2;

BB2_6:
ret;
}


.visible .entry _ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1_(
.param .u32 _ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1__param_0,
.param .u64 _ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1__param_1,
.param .u64 _ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1__param_3
)
{
.reg .pred %p<3>;
.reg .b32 %r<11>;
.reg .f64 %fd<7>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1__param_2];
ld.param.u64 %rd6, [_ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB3_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB3_2:
mul.wide.s32 %rd7, %r10, 8;
add.s64 %rd8, %rd3, %rd7;
add.s64 %rd9, %rd2, %rd7;
ld.global.f64 %fd1, [%rd9];
ld.global.f64 %fd2, [%rd8];
mul.f64 %fd3, %fd2, %fd1;
mov.f64 %fd4, 0d3FF0000000000000;
sub.f64 %fd5, %fd4, %fd2;
mul.f64 %fd6, %fd5, %fd3;
add.s64 %rd10, %rd1, %rd7;
st.global.f64 [%rd10], %fd6;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB3_2;

BB3_3:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64




Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



.visible .entry _ZN5caffe11TanHForwardIfEEviPKT_PS1_(
.param .u32 _ZN5caffe11TanHForwardIfEEviPKT_PS1__param_0,
.param .u64 _ZN5caffe11TanHForwardIfEEviPKT_PS1__param_1,
.param .u64 _ZN5caffe11TanHForwardIfEEviPKT_PS1__param_2
)
{
.reg .pred %p<6>;
.reg .f32 %f<33>;
.reg .b32 %r<17>;
.reg .b64 %rd<10>;


ld.param.u32 %r6, [_ZN5caffe11TanHForwardIfEEviPKT_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe11TanHForwardIfEEviPKT_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe11TanHForwardIfEEviPKT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r16, %r1, %r7, %r8;
setp.ge.s32	%p1, %r16, %r6;
@%p1 bra BB0_6;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB0_2:
mov.u32 %r4, %r16;
cvt.s64.s32	%rd3, %r4;
mul.wide.s32 %rd6, %r4, 4;
add.s64 %rd7, %rd2, %rd6;
ld.global.f32 %f1, [%rd7];
abs.f32 %f2, %f1;
setp.ltu.f32	%p2, %f2, 0f3F0CCCCD;
@%p2 bra BB0_4;
bra.uni BB0_3;

BB0_4:
mul.f32 %f21, %f1, %f1;
mov.f32 %f22, 0fBD57BE66;
mov.f32 %f23, 0f3C86A81B;
fma.rn.f32 %f24, %f23, %f21, %f22;
mov.f32 %f25, 0f3E08677B;
fma.rn.f32 %f26, %f24, %f21, %f25;
mov.f32 %f27, 0fBEAAAA29;
fma.rn.f32 %f28, %f26, %f21, %f27;
mul.f32 %f29, %f21, %f28;
fma.rn.f32 %f30, %f29, %f1, %f1;
add.f32 %f31, %f1, %f1;
setp.eq.f32	%p4, %f1, 0f00000000;
selp.f32	%f32, %f31, %f30, %p4;
bra.uni BB0_5;

BB0_3:
add.f32 %f10, %f2, %f2;
mul.f32 %f11, %f10, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f7, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f6,%f7;

	ex2.approx.f32 %f17, %f12;
mov.f32 %f18, 0f3F800000;
fma.rn.f32 %f9, %f6, %f17, %f18;

	rcp.approx.ftz.f32 %f8,%f9;

	mov.f32 %f19, 0fC0000000;
fma.rn.f32 %f20, %f8, %f19, %f18;
mov.b32 %r10, %f20;
setp.ltu.f32	%p3, %f2, 0f42B00000;
selp.b32	%r11, %r10, 1065353216, %p3;
mov.b32 %r12, %f1;
and.b32 %r13, %r12, -2147483648;
or.b32 %r14, %r11, %r13;
mov.b32 %f32, %r14;

BB0_5:
shl.b64 %rd8, %rd3, 2;
add.s64 %rd9, %rd1, %rd8;
st.global.f32 [%rd9], %f32;
cvt.u32.u64	%r15, %rd3;
add.s32 %r16, %r3, %r15;
setp.lt.s32	%p5, %r16, %r6;
@%p5 bra BB0_2;

BB0_6:
ret;
}


.visible .entry _ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1_(
.param .u32 _ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1__param_0,
.param .u64 _ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1__param_1,
.param .u64 _ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1__param_3
)
{
.reg .pred %p<3>;
.reg .f32 %f<7>;
.reg .b32 %r<11>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1__param_2];
ld.param.u64 %rd6, [_ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB1_2:
mul.wide.s32 %rd7, %r10, 4;
add.s64 %rd8, %rd3, %rd7;
add.s64 %rd9, %rd2, %rd7;
ld.global.f32 %f1, [%rd8];
mul.f32 %f2, %f1, %f1;
mov.f32 %f3, 0f3F800000;
sub.f32 %f4, %f3, %f2;
ld.global.f32 %f5, [%rd9];
mul.f32 %f6, %f5, %f4;
add.s64 %rd10, %rd1, %rd7;
st.global.f32 [%rd10], %f6;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB1_2;

BB1_3:
ret;
}


.visible .entry _ZN5caffe11TanHForwardIdEEviPKT_PS1_(
.param .u32 _ZN5caffe11TanHForwardIdEEviPKT_PS1__param_0,
.param .u64 _ZN5caffe11TanHForwardIdEEviPKT_PS1__param_1,
.param .u64 _ZN5caffe11TanHForwardIdEEviPKT_PS1__param_2
)
{
.reg .pred %p<5>;
.reg .b32 %r<23>;
.reg .f64 %fd<74>;
.reg .b64 %rd<10>;


ld.param.u32 %r8, [_ZN5caffe11TanHForwardIdEEviPKT_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe11TanHForwardIdEEviPKT_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe11TanHForwardIdEEviPKT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r22, %r1, %r9, %r10;
setp.ge.s32	%p1, %r22, %r8;
@%p1 bra BB2_6;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r3, %r11, %r1;

BB2_2:
mov.u32 %r4, %r22;
cvt.s64.s32	%rd3, %r4;
mul.wide.s32 %rd6, %r4, 8;
add.s64 %rd7, %rd2, %rd6;
ld.global.f64 %fd1, [%rd7];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r5}, %fd1;
}
and.b32 %r6, %r5, 2147483647;
{
.reg .b32 %temp; 
mov.b64 {%r12, %temp}, %fd1;
}
mov.b64 %fd2, {%r12, %r6};
setp.ltu.f64	%p2, %fd2, 0d3FE1C7A398201CD6;
@%p2 bra BB2_4;
bra.uni BB2_3;

BB2_4:
mul.f64 %fd51, %fd1, %fd1;
mov.f64 %fd52, 0dBF2B9093D89F0E23;
mov.f64 %fd53, 0d3F0ABFFC9B5786C4;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
mov.f64 %fd55, 0d3F42FA2744C30B61;
fma.rn.f64 %fd56, %fd54, %fd51, %fd55;
mov.f64 %fd57, 0dBF57CF3B9C1E491D;
fma.rn.f64 %fd58, %fd56, %fd51, %fd57;
mov.f64 %fd59, 0d3F6D6C61D450119A;
fma.rn.f64 %fd60, %fd58, %fd51, %fd59;
mov.f64 %fd61, 0dBF8226DDD44294F5;
fma.rn.f64 %fd62, %fd60, %fd51, %fd61;
mov.f64 %fd63, 0d3F9664F45C2B04A6;
fma.rn.f64 %fd64, %fd62, %fd51, %fd63;
mov.f64 %fd65, 0dBFABA1BA1AD70754;
fma.rn.f64 %fd66, %fd64, %fd51, %fd65;
mov.f64 %fd67, 0d3FC111111110295E;
fma.rn.f64 %fd68, %fd66, %fd51, %fd67;
mov.f64 %fd69, 0dBFD555555555549F;
fma.rn.f64 %fd70, %fd68, %fd51, %fd69;
mul.f64 %fd71, %fd51, %fd70;
fma.rn.f64 %fd73, %fd71, %fd1, %fd1;
bra.uni BB2_5;

BB2_3:
add.f64 %fd8, %fd2, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r13, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E5AF86D8EBD13CD;
mov.f64 %fd19, 0d3E21F4076ACD15B6;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3E927E5092BA033D;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EC71DDE6C5F9DA1;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3EFA01A018D034E6;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F2A01A01B3B6940;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F56C16C16C1B5DD;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3F8111111110F74D;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FA555555555554D;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FC5555555555557;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FE0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
mul.f64 %fd39, %fd17, %fd38;
fma.rn.f64 %fd40, %fd39, %fd17, %fd17;
shl.b32 %r14, %r13, 20;
add.s32 %r15, %r14, 1072693248;
mov.u32 %r16, 0;
mov.b64 %fd41, {%r16, %r15};
fma.rn.f64 %fd42, %fd40, %fd41, %fd41;
add.f64 %fd7, %fd42, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd6,%fd7;

	neg.f64 %fd43, %fd7;
mov.f64 %fd44, 0d3FF0000000000000;
fma.rn.f64 %fd45, %fd43, %fd6, %fd44;
fma.rn.f64 %fd46, %fd45, %fd45, %fd45;
fma.rn.f64 %fd47, %fd46, %fd6, %fd6;
neg.f64 %fd48, %fd47;
mov.f64 %fd49, 0d4000000000000000;
fma.rn.f64 %fd50, %fd49, %fd48, %fd44;
setp.gt.u32	%p3, %r6, 1077936127;
selp.f64	%fd73, 0d3FF0000000000000, %fd50, %p3;

BB2_5:
and.b32 %r17, %r5, -2147483648;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd73;
}
or.b32 %r19, %r18, %r17;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd73;
}
mov.b64 %fd72, {%r20, %r19};
shl.b64 %rd8, %rd3, 3;
add.s64 %rd9, %rd1, %rd8;
st.global.f64 [%rd9], %fd72;
cvt.u32.u64	%r21, %rd3;
add.s32 %r22, %r3, %r21;
setp.lt.s32	%p4, %r22, %r8;
@%p4 bra BB2_2;

BB2_6:
ret;
}


.visible .entry _ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1_(
.param .u32 _ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1__param_0,
.param .u64 _ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1__param_1,
.param .u64 _ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1__param_3
)
{
.reg .pred %p<3>;
.reg .b32 %r<11>;
.reg .f64 %fd<7>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1__param_2];
ld.param.u64 %rd6, [_ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB3_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB3_2:
mul.wide.s32 %rd7, %r10, 8;
add.s64 %rd8, %rd3, %rd7;
add.s64 %rd9, %rd2, %rd7;
ld.global.f64 %fd1, [%rd8];
mul.f64 %fd2, %fd1, %fd1;
mov.f64 %fd3, 0d3FF0000000000000;
sub.f64 %fd4, %fd3, %fd2;
ld.global.f64 %fd5, [%rd9];
mul.f64 %fd6, %fd5, %fd4;
add.s64 %rd10, %rd1, %rd7;
st.global.f64 [%rd10], %fd6;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB3_2;

BB3_3:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



.visible .entry _ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1_(
.param .u32 _ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1__param_0,
.param .u64 _ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1__param_1,
.param .u64 _ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1__param_2,
.param .f32 _ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1__param_3
)
{
.reg .pred %p<4>;
.reg .f32 %f<5>;
.reg .b32 %r<11>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1__param_0];
ld.param.u64 %rd3, [_ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1__param_1];
ld.param.u64 %rd4, [_ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1__param_2];
ld.param.f32 %f1, [_ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB0_2:
mul.wide.s32 %rd5, %r10, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.f32 %f2, [%rd6];
setp.gt.f32	%p2, %f2, 0f00000000;
mul.f32 %f3, %f2, %f1;
selp.f32	%f4, %f2, %f3, %p2;
add.s64 %rd7, %rd1, %rd5;
st.global.f32 [%rd7], %f4;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p3, %r10, %r6;
@%p3 bra BB0_2;

BB0_3:
ret;
}


.visible .entry _ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1_(
.param .u32 _ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1__param_0,
.param .u64 _ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1__param_1,
.param .u64 _ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1__param_2,
.param .u64 _ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1__param_3,
.param .f32 _ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1__param_4
)
{
.reg .pred %p<5>;
.reg .f32 %f<8>;
.reg .b32 %r<12>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1__param_0];
ld.param.u64 %rd4, [_ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1__param_1];
ld.param.u64 %rd5, [_ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1__param_2];
ld.param.u64 %rd6, [_ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1__param_3];
ld.param.f32 %f1, [_ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r11, %r1, %r7, %r8;
setp.ge.s32	%p1, %r11, %r6;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB1_2:
mul.wide.s32 %rd7, %r11, 4;
add.s64 %rd8, %rd3, %rd7;
add.s64 %rd9, %rd2, %rd7;
ld.global.f32 %f2, [%rd9];
setp.gt.f32	%p2, %f2, 0f00000000;
selp.u32	%r10, 1, 0, %p2;
cvt.rn.f32.s32	%f3, %r10;
setp.le.f32	%p3, %f2, 0f00000000;
selp.f32	%f4, %f1, 0f00000000, %p3;
add.f32 %f5, %f4, %f3;
ld.global.f32 %f6, [%rd8];
mul.f32 %f7, %f6, %f5;
add.s64 %rd10, %rd1, %rd7;
st.global.f32 [%rd10], %f7;
add.s32 %r11, %r3, %r11;
setp.lt.s32	%p4, %r11, %r6;
@%p4 bra BB1_2;

BB1_3:
ret;
}


.visible .entry _ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1_(
.param .u32 _ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1__param_0,
.param .u64 _ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1__param_1,
.param .u64 _ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1__param_2,
.param .f64 _ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1__param_3
)
{
.reg .pred %p<4>;
.reg .b32 %r<11>;
.reg .f64 %fd<5>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1__param_0];
ld.param.u64 %rd3, [_ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1__param_1];
ld.param.u64 %rd4, [_ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1__param_2];
ld.param.f64 %fd1, [_ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB2_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB2_2:
mul.wide.s32 %rd5, %r10, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd2, [%rd6];
setp.gt.f64	%p2, %fd2, 0d0000000000000000;
mul.f64 %fd3, %fd2, %fd1;
selp.f64	%fd4, %fd2, %fd3, %p2;
add.s64 %rd7, %rd1, %rd5;
st.global.f64 [%rd7], %fd4;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p3, %r10, %r6;
@%p3 bra BB2_2;

BB2_3:
ret;
}


.visible .entry _ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1_(
.param .u32 _ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1__param_0,
.param .u64 _ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1__param_1,
.param .u64 _ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1__param_2,
.param .u64 _ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1__param_3,
.param .f64 _ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1__param_4
)
{
.reg .pred %p<5>;
.reg .b32 %r<12>;
.reg .f64 %fd<8>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1__param_0];
ld.param.u64 %rd4, [_ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1__param_1];
ld.param.u64 %rd5, [_ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1__param_2];
ld.param.u64 %rd6, [_ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1__param_3];
ld.param.f64 %fd1, [_ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r11, %r1, %r7, %r8;
setp.ge.s32	%p1, %r11, %r6;
@%p1 bra BB3_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB3_2:
mul.wide.s32 %rd7, %r11, 8;
add.s64 %rd8, %rd3, %rd7;
add.s64 %rd9, %rd2, %rd7;
ld.global.f64 %fd2, [%rd9];
setp.gt.f64	%p2, %fd2, 0d0000000000000000;
selp.u32	%r10, 1, 0, %p2;
cvt.rn.f64.s32	%fd3, %r10;
setp.le.f64	%p3, %fd2, 0d0000000000000000;
selp.f64	%fd4, %fd1, 0d0000000000000000, %p3;
add.f64 %fd5, %fd4, %fd3;
ld.global.f64 %fd6, [%rd8];
mul.f64 %fd7, %fd6, %fd5;
add.s64 %rd10, %rd1, %rd7;
st.global.f64 [%rd10], %fd7;
add.s32 %r11, %r3, %r11;
setp.lt.s32	%p4, %r11, %r6;
@%p4 bra BB3_2;

BB3_3:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];

.visible .entry _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4_(
.param .u32 _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_0,
.param .u64 _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_1,
.param .u32 _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_2,
.param .u32 _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_3,
.param .u32 _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_4,
.param .u32 _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_5,
.param .u32 _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_6,
.param .u32 _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_7,
.param .u32 _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_8,
.param .u32 _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_9,
.param .u32 _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_10,
.param .u32 _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_11,
.param .u32 _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_12,
.param .u32 _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_13,
.param .u64 _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_14,
.param .u64 _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_15,
.param .u64 _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_16
)
{
.reg .pred %p<15>;
.reg .f32 %f<20>;
.reg .b32 %r<114>;
.reg .b64 %rd<31>;


ld.param.u32 %r47, [_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_0];
ld.param.u64 %rd9, [_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_1];
ld.param.u32 %r48, [_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_4];
ld.param.u32 %r49, [_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_5];
ld.param.u32 %r50, [_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_6];
ld.param.u32 %r51, [_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_7];
ld.param.u32 %r52, [_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_8];
ld.param.u32 %r53, [_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_9];
ld.param.u32 %r54, [_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_10];
ld.param.u32 %r55, [_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_11];
ld.param.u32 %r56, [_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_12];
ld.param.u32 %r57, [_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_13];
ld.param.u64 %rd10, [_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_14];
ld.param.u64 %rd11, [_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_15];
ld.param.u64 %rd12, [_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_16];
mov.u32 %r58, %ctaid.x;
mov.u32 %r59, %ntid.x;
mov.u32 %r60, %tid.x;
mad.lo.s32 %r102, %r59, %r58, %r60;
setp.ge.s32	%p1, %r102, %r47;
@%p1 bra BB0_15;

setp.eq.s64	%p2, %rd11, 0;
@%p2 bra BB0_8;

BB0_2:
div.s32 %r3, %r102, %r51;
rem.s32 %r66, %r3, %r50;
mul.lo.s32 %r67, %r66, %r54;
sub.s32 %r68, %r67, %r56;
rem.s32 %r69, %r102, %r51;
mul.lo.s32 %r70, %r69, %r55;
sub.s32 %r71, %r70, %r57;
add.s32 %r72, %r68, %r52;
min.s32 %r4, %r72, %r48;
add.s32 %r73, %r71, %r53;
min.s32 %r5, %r73, %r49;
mov.u32 %r103, 0;
max.s32 %r104, %r68, %r103;
max.s32 %r7, %r71, %r103;
mov.f32 %f18, 0fFF7FFFFF;
mov.u32 %r107, -1;
setp.ge.s32	%p3, %r104, %r4;
@%p3 bra BB0_7;

div.s32 %r77, %r3, %r50;
mad.lo.s32 %r8, %r49, %r104, %r7;
mul.lo.s32 %r78, %r49, %r48;
mul.lo.s32 %r79, %r78, %r77;
cvta.to.global.u64 %rd13, %rd9;
mul.wide.s32 %rd14, %r79, 4;
add.s64 %rd1, %rd13, %rd14;
mov.f32 %f18, 0fFF7FFFFF;
mov.u32 %r107, -1;

BB0_4:
mad.lo.s32 %r105, %r49, %r103, %r8;
mul.wide.s32 %rd15, %r105, 4;
add.s64 %rd29, %rd1, %rd15;
setp.ge.s32	%p4, %r7, %r5;
mov.u32 %r106, %r7;
@%p4 bra BB0_6;

BB0_5:
mov.u32 %r14, %r106;
ld.global.f32 %f13, [%rd29];
setp.gt.f32	%p5, %f13, %f18;
selp.f32	%f18, %f13, %f18, %p5;
selp.b32	%r107, %r105, %r107, %p5;
add.s32 %r105, %r105, 1;
add.s64 %rd29, %rd29, 4;
add.s32 %r18, %r14, 1;
setp.lt.s32	%p6, %r18, %r5;
mov.u32 %r106, %r18;
@%p6 bra BB0_5;

BB0_6:
add.s32 %r104, %r104, 1;
setp.lt.s32	%p7, %r104, %r4;
add.s32 %r103, %r103, 1;
@%p7 bra BB0_4;

BB0_7:
cvta.to.global.u64 %rd16, %rd10;
mul.wide.s32 %rd17, %r102, 4;
add.s64 %rd18, %rd16, %rd17;
st.global.f32 [%rd18], %f18;
cvta.to.global.u64 %rd19, %rd11;
add.s64 %rd20, %rd19, %rd17;
st.global.u32 [%rd20], %r107;
mov.u32 %r81, %nctaid.x;
mad.lo.s32 %r102, %r81, %r59, %r102;
setp.lt.s32	%p8, %r102, %r47;
@%p8 bra BB0_2;
bra.uni BB0_15;

BB0_8:
mad.lo.s32 %r108, %r59, %r58, %r60;
cvta.to.global.u64 %rd27, %rd12;

BB0_9:
div.s32 %r26, %r108, %r51;
rem.s32 %r86, %r26, %r50;
mul.lo.s32 %r87, %r86, %r54;
sub.s32 %r88, %r87, %r56;
rem.s32 %r89, %r108, %r51;
mul.lo.s32 %r90, %r89, %r55;
sub.s32 %r91, %r90, %r57;
add.s32 %r92, %r88, %r52;
min.s32 %r27, %r92, %r48;
add.s32 %r93, %r91, %r53;
min.s32 %r28, %r93, %r49;
mov.u32 %r109, 0;
max.s32 %r110, %r88, %r109;
max.s32 %r30, %r91, %r109;
mov.f32 %f19, 0fFF7FFFFF;
mov.u32 %r113, -1;
setp.ge.s32	%p9, %r110, %r27;
@%p9 bra BB0_14;

div.s32 %r97, %r26, %r50;
mad.lo.s32 %r31, %r49, %r110, %r30;
mul.lo.s32 %r98, %r49, %r48;
mul.lo.s32 %r99, %r98, %r97;
cvta.to.global.u64 %rd21, %rd9;
mul.wide.s32 %rd22, %r99, 4;
add.s64 %rd5, %rd21, %rd22;
mov.f32 %f19, 0fFF7FFFFF;
mov.u32 %r113, -1;

BB0_11:
mad.lo.s32 %r111, %r49, %r109, %r31;
mul.wide.s32 %rd23, %r111, 4;
add.s64 %rd30, %rd5, %rd23;
setp.ge.s32	%p10, %r30, %r28;
mov.u32 %r112, %r30;
@%p10 bra BB0_13;

BB0_12:
mov.u32 %r37, %r112;
ld.global.f32 %f16, [%rd30];
setp.gt.f32	%p11, %f16, %f19;
selp.f32	%f19, %f16, %f19, %p11;
selp.b32	%r113, %r111, %r113, %p11;
add.s32 %r111, %r111, 1;
add.s64 %rd30, %rd30, 4;
add.s32 %r41, %r37, 1;
setp.lt.s32	%p12, %r41, %r28;
mov.u32 %r112, %r41;
@%p12 bra BB0_12;

BB0_13:
add.s32 %r110, %r110, 1;
setp.lt.s32	%p13, %r110, %r27;
add.s32 %r109, %r109, 1;
@%p13 bra BB0_11;

BB0_14:
cvta.to.global.u64 %rd24, %rd10;
mul.wide.s32 %rd25, %r108, 4;
add.s64 %rd26, %rd24, %rd25;
st.global.f32 [%rd26], %f19;
add.s64 %rd28, %rd27, %rd25;
cvt.rn.f32.s32	%f17, %r113;
st.global.f32 [%rd28], %f17;
mov.u32 %r101, %nctaid.x;
mad.lo.s32 %r108, %r101, %r59, %r108;
setp.lt.s32	%p14, %r108, %r47;
@%p14 bra BB0_9;

BB0_15:
ret;
}


.visible .entry _ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_(
.param .u32 _ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_0,
.param .u64 _ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_1,
.param .u32 _ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_2,
.param .u32 _ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_3,
.param .u32 _ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_4,
.param .u32 _ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_5,
.param .u32 _ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_6,
.param .u32 _ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_7,
.param .u32 _ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_8,
.param .u32 _ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_9,
.param .u32 _ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_10,
.param .u32 _ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_11,
.param .u32 _ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_12,
.param .u32 _ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_13,
.param .u64 _ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_14
)
{
.reg .pred %p<7>;
.reg .f32 %f<12>;
.reg .b32 %r<57>;
.reg .b64 %rd<14>;


ld.param.u32 %r17, [_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_0];
ld.param.u64 %rd5, [_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_1];
ld.param.u32 %r18, [_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_4];
ld.param.u32 %r19, [_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_5];
ld.param.u32 %r20, [_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_6];
ld.param.u32 %r21, [_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_7];
ld.param.u32 %r22, [_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_8];
ld.param.u32 %r23, [_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_9];
ld.param.u32 %r24, [_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_10];
ld.param.u32 %r25, [_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_11];
ld.param.u32 %r26, [_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_12];
ld.param.u32 %r27, [_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_13];
ld.param.u64 %rd6, [_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1__param_14];
mov.u32 %r28, %ctaid.x;
mov.u32 %r29, %ntid.x;
mov.u32 %r30, %tid.x;
mad.lo.s32 %r53, %r29, %r28, %r30;
setp.ge.s32	%p1, %r53, %r17;
@%p1 bra BB1_8;

cvta.to.global.u64 %rd7, %rd5;
cvta.to.global.u64 %rd10, %rd6;

BB1_2:
div.s32 %r31, %r53, %r21;
rem.s32 %r32, %r31, %r20;
div.s32 %r3, %r31, %r20;
mul.lo.s32 %r33, %r32, %r24;
sub.s32 %r34, %r33, %r26;
rem.s32 %r35, %r53, %r21;
mul.lo.s32 %r36, %r35, %r25;
sub.s32 %r37, %r36, %r27;
add.s32 %r38, %r34, %r22;
add.s32 %r39, %r26, %r18;
min.s32 %r40, %r38, %r39;
add.s32 %r41, %r37, %r23;
add.s32 %r42, %r27, %r19;
min.s32 %r43, %r41, %r42;
sub.s32 %r44, %r40, %r34;
sub.s32 %r45, %r43, %r37;
mul.lo.s32 %r4, %r45, %r44;
mov.u32 %r54, 0;
max.s32 %r55, %r34, %r54;
max.s32 %r6, %r37, %r54;
min.s32 %r7, %r40, %r18;
min.s32 %r8, %r43, %r19;
mov.f32 %f11, 0f00000000;
setp.ge.s32	%p2, %r55, %r7;
@%p2 bra BB1_7;

mul.lo.s32 %r48, %r19, %r18;
mul.lo.s32 %r49, %r48, %r3;
mul.wide.s32 %rd8, %r49, 4;
add.s64 %rd1, %rd7, %rd8;
mad.lo.s32 %r9, %r19, %r55, %r6;
mov.f32 %f11, 0f00000000;

BB1_4:
mad.lo.s32 %r50, %r19, %r54, %r9;
mul.wide.s32 %rd9, %r50, 4;
add.s64 %rd13, %rd1, %rd9;
setp.ge.s32	%p3, %r6, %r8;
mov.u32 %r56, %r6;
@%p3 bra BB1_6;

BB1_5:
mov.u32 %r12, %r56;
ld.global.f32 %f8, [%rd13];
add.f32 %f11, %f11, %f8;
add.s64 %rd13, %rd13, 4;
add.s32 %r13, %r12, 1;
setp.lt.s32	%p4, %r13, %r8;
mov.u32 %r56, %r13;
@%p4 bra BB1_5;

BB1_6:
add.s32 %r55, %r55, 1;
setp.lt.s32	%p5, %r55, %r7;
add.s32 %r54, %r54, 1;
@%p5 bra BB1_4;

BB1_7:
cvt.rn.f32.s32	%f9, %r4;
div.rn.f32 %f10, %f11, %f9;
mul.wide.s32 %rd11, %r53, 4;
add.s64 %rd12, %rd10, %rd11;
st.global.f32 [%rd12], %f10;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r53, %r52, %r29, %r53;
setp.lt.s32	%p6, %r53, %r17;
@%p6 bra BB1_2;

BB1_8:
ret;
}


.visible .entry _ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4_(
.param .u32 _ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_0,
.param .u64 _ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_1,
.param .u32 _ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_2,
.param .u32 _ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_3,
.param .u32 _ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_4,
.param .u32 _ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_5,
.param .u32 _ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_6,
.param .u32 _ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_7,
.param .u32 _ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_8,
.param .u32 _ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_9,
.param .u32 _ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_10,
.param .u32 _ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_11,
.param .u64 _ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_12,
.param .u64 _ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_13
)
{
.reg .pred %p<12>;
.reg .f32 %f<21>;
.reg .b32 %r<71>;
.reg .b64 %rd<27>;


ld.param.u32 %r29, [_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_0];
ld.param.u64 %rd11, [_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_1];
ld.param.u32 %r30, [_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_4];
ld.param.u32 %r31, [_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_5];
ld.param.u32 %r32, [_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_6];
ld.param.u32 %r33, [_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_7];
ld.param.u32 %r34, [_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_8];
ld.param.u32 %r35, [_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_9];
ld.param.u32 %r36, [_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_10];
ld.param.u32 %r37, [_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_11];
ld.param.u64 %rd12, [_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_12];
ld.param.u64 %rd13, [_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4__param_13];
mov.u32 %r38, %ctaid.x;
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %tid.x;
mad.lo.s32 %r61, %r39, %r38, %r40;
setp.ge.s32	%p1, %r61, %r29;
@%p1 bra BB2_15;

cvta.to.global.u64 %rd17, %rd12;

BB2_2:
div.s32 %r41, %r61, %r33;
rem.s32 %r3, %r41, %r32;
div.s32 %r4, %r41, %r32;
mul.lo.s32 %r5, %r3, %r36;
add.s32 %r42, %r5, %r34;
min.s32 %r6, %r42, %r30;
rem.s32 %r7, %r61, %r33;
mul.lo.s32 %r8, %r7, %r37;
add.s32 %r43, %r8, %r35;
min.s32 %r9, %r43, %r31;
mov.f32 %f19, 0f00000000;
setp.ge.s32	%p2, %r5, %r6;
@%p2 bra BB2_7;

mul.lo.s32 %r45, %r31, %r30;
mul.lo.s32 %r46, %r45, %r4;
cvta.to.global.u64 %rd14, %rd11;
mul.wide.s32 %rd15, %r46, 4;
add.s64 %rd1, %rd14, %rd15;
mul.lo.s32 %r47, %r36, %r31;
mul.lo.s32 %r48, %r37, %r7;
mad.lo.s32 %r10, %r47, %r3, %r48;
mov.f32 %f19, 0f00000000;
mov.u32 %r62, 0;
mov.u32 %r66, %r5;

BB2_4:
mov.u32 %r12, %r66;
mad.lo.s32 %r49, %r31, %r62, %r10;
mul.wide.s32 %rd16, %r49, 4;
add.s64 %rd25, %rd1, %rd16;
setp.ge.s32	%p3, %r8, %r9;
mov.u32 %r70, %r8;
@%p3 bra BB2_6;

BB2_5:
mov.u32 %r13, %r70;
ld.global.f32 %f13, [%rd25];
add.f32 %f19, %f19, %f13;
add.s64 %rd25, %rd25, 4;
add.s32 %r14, %r13, 1;
setp.lt.s32	%p4, %r14, %r9;
mov.u32 %r70, %r14;
@%p4 bra BB2_5;

BB2_6:
add.s32 %r15, %r12, 1;
setp.lt.s32	%p5, %r15, %r6;
add.s32 %r62, %r62, 1;
mov.u32 %r66, %r15;
@%p5 bra BB2_4;

BB2_7:
cvt.s64.s32	%rd5, %r61;
@%p2 bra BB2_14;

shl.b64 %rd18, %rd5, 2;
add.s64 %rd6, %rd17, %rd18;
ld.global.f32 %f15, [%rd6];
mul.f32 %f6, %f19, %f15;
mul.lo.s32 %r51, %r37, %r7;
mul.lo.s32 %r52, %r30, %r4;
mad.lo.s32 %r53, %r36, %r3, %r52;
mad.lo.s32 %r17, %r31, %r53, %r51;
mul.lo.s32 %r54, %r31, %r30;
mul.lo.s32 %r55, %r54, %r4;
cvta.to.global.u64 %rd19, %rd11;
mul.wide.s32 %rd20, %r55, 4;
add.s64 %rd7, %rd19, %rd20;
mul.lo.s32 %r56, %r36, %r31;
mad.lo.s32 %r18, %r56, %r3, %r51;
mov.f32 %f20, 0f00000000;
mov.u32 %r63, 0;
mov.u32 %r65, %r5;

BB2_9:
mul.lo.s32 %r57, %r31, %r63;
add.s32 %r67, %r17, %r57;
add.s32 %r58, %r18, %r57;
mul.wide.s32 %rd21, %r58, 4;
add.s64 %rd26, %rd7, %rd21;
setp.ge.s32	%p7, %r8, %r9;
mov.u32 %r69, %r8;
@%p7 bra BB2_13;

BB2_10:
ld.global.f32 %f16, [%rd26];
add.f32 %f20, %f20, %f16;
setp.ltu.f32	%p8, %f20, %f6;
add.s32 %r69, %r69, 1;
@%p8 bra BB2_12;
bra.uni BB2_11;

BB2_12:
add.s32 %r67, %r67, 1;
add.s64 %rd26, %rd26, 4;
setp.lt.s32	%p9, %r69, %r9;
@%p9 bra BB2_10;

BB2_13:
add.s32 %r65, %r65, 1;
setp.lt.s32	%p10, %r65, %r6;
add.s32 %r63, %r63, 1;
@%p10 bra BB2_9;

BB2_14:
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r61, %r59, %r39, %r61;
setp.lt.s32	%p11, %r61, %r29;
@%p11 bra BB2_2;
bra.uni BB2_15;

BB2_11:
cvt.rn.f32.s32	%f17, %r67;
st.global.f32 [%rd6], %f17;
ld.global.f32 %f18, [%rd26];
cvta.to.global.u64 %rd22, %rd13;
add.s64 %rd24, %rd22, %rd18;
st.global.f32 [%rd24], %f18;

BB2_15:
ret;
}


.visible .entry _ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1_(
.param .u32 _ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_0,
.param .u64 _ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_1,
.param .u32 _ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_2,
.param .u32 _ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_3,
.param .u32 _ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_4,
.param .u32 _ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_5,
.param .u32 _ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_6,
.param .u32 _ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_7,
.param .u32 _ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_8,
.param .u32 _ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_9,
.param .u32 _ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_10,
.param .u32 _ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_11,
.param .u64 _ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_12
)
{
.reg .pred %p<8>;
.reg .f32 %f<31>;
.reg .b32 %r<45>;
.reg .b64 %rd<14>;


ld.param.u32 %r18, [_ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_0];
ld.param.u64 %rd5, [_ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_1];
ld.param.u32 %r19, [_ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_4];
ld.param.u32 %r20, [_ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_5];
ld.param.u32 %r21, [_ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_6];
ld.param.u32 %r22, [_ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_7];
ld.param.u32 %r23, [_ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_8];
ld.param.u32 %r24, [_ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_9];
ld.param.u32 %r25, [_ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_10];
ld.param.u32 %r26, [_ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_11];
ld.param.u64 %rd6, [_ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1__param_12];
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %ntid.x;
mov.u32 %r29, %tid.x;
mad.lo.s32 %r41, %r28, %r27, %r29;
setp.ge.s32	%p1, %r41, %r18;
@%p1 bra BB3_10;

cvta.to.global.u64 %rd7, %rd5;
cvta.to.global.u64 %rd10, %rd6;

BB3_2:
div.s32 %r3, %r41, %r22;
rem.s32 %r4, %r3, %r21;
mul.lo.s32 %r43, %r4, %r25;
add.s32 %r30, %r43, %r23;
min.s32 %r6, %r30, %r19;
rem.s32 %r7, %r41, %r22;
mul.lo.s32 %r8, %r7, %r26;
add.s32 %r31, %r8, %r24;
min.s32 %r9, %r31, %r20;
mov.f32 %f14, 0f00000000;
mov.f32 %f19, %f14;
setp.ge.s32	%p2, %r43, %r6;
mov.f32 %f27, %f14;
@%p2 bra BB3_7;

div.s32 %r33, %r3, %r21;
mul.lo.s32 %r34, %r20, %r19;
mul.lo.s32 %r35, %r34, %r33;
mul.wide.s32 %rd8, %r35, 4;
add.s64 %rd1, %rd7, %rd8;
mul.lo.s32 %r36, %r25, %r20;
mul.lo.s32 %r37, %r26, %r7;
mad.lo.s32 %r10, %r36, %r4, %r37;
mov.f32 %f30, 0f00000000;
mov.f32 %f19, %f30;
mov.u32 %r42, 0;

BB3_4:
mov.f32 %f22, %f30;
mov.f32 %f28, %f22;
mad.lo.s32 %r38, %r20, %r42, %r10;
mul.wide.s32 %rd9, %r38, 4;
add.s64 %rd13, %rd1, %rd9;
setp.ge.s32	%p3, %r8, %r9;
mov.u32 %r44, %r8;
mov.f32 %f29, %f28;
@%p3 bra BB3_6;

BB3_5:
mov.u32 %r13, %r44;
ld.global.f32 %f17, [%rd13];
add.f32 %f28, %f28, %f17;
fma.rn.f32 %f19, %f17, %f17, %f19;
add.s64 %rd13, %rd13, 4;
add.s32 %r14, %r13, 1;
setp.lt.s32	%p4, %r14, %r9;
mov.u32 %r44, %r14;
mov.f32 %f29, %f28;
@%p4 bra BB3_5;

BB3_6:
mov.f32 %f30, %f29;
add.s32 %r43, %r43, 1;
setp.lt.s32	%p5, %r43, %r6;
add.s32 %r42, %r42, 1;
mov.f32 %f25, %f30;
mov.f32 %f27, %f25;
@%p5 bra BB3_4;

BB3_7:
mov.f32 %f10, %f27;
setp.leu.f32	%p6, %f10, 0f00000000;
mov.f32 %f26, %f14;
@%p6 bra BB3_9;

div.rn.f32 %f26, %f19, %f10;

BB3_9:
mul.wide.s32 %rd11, %r41, 4;
add.s64 %rd12, %rd10, %rd11;
st.global.f32 [%rd12], %f26;
mov.u32 %r40, %nctaid.x;
mad.lo.s32 %r41, %r40, %r28, %r41;
setp.lt.s32	%p7, %r41, %r18;
@%p7 bra BB3_2;

BB3_10:
ret;
}


.visible .entry _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1_(
.param .u32 _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_0,
.param .u64 _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_1,
.param .u64 _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_2,
.param .u64 _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_3,
.param .u32 _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_4,
.param .u32 _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_5,
.param .u32 _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_6,
.param .u32 _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_7,
.param .u32 _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_8,
.param .u32 _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_9,
.param .u32 _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_10,
.param .u32 _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_11,
.param .u32 _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_12,
.param .u32 _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_13,
.param .u32 _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_14,
.param .u32 _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_15,
.param .u64 _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_16
)
{
.reg .pred %p<16>;
.reg .f32 %f<21>;
.reg .b32 %r<81>;
.reg .b64 %rd<36>;


ld.param.u32 %r30, [_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_0];
ld.param.u64 %rd17, [_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_1];
ld.param.u64 %rd18, [_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_2];
ld.param.u64 %rd19, [_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_3];
ld.param.u32 %r31, [_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_6];
ld.param.u32 %r32, [_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_7];
ld.param.u32 %r33, [_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_8];
ld.param.u32 %r34, [_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_9];
ld.param.u32 %r35, [_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_10];
ld.param.u32 %r36, [_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_11];
ld.param.u32 %r37, [_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_12];
ld.param.u32 %r38, [_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_13];
ld.param.u32 %r39, [_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_14];
ld.param.u32 %r40, [_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_15];
ld.param.u64 %rd20, [_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_16];
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r67, %r42, %r41, %r43;
setp.ge.s32	%p1, %r67, %r30;
@%p1 bra BB4_22;

cvta.to.global.u64 %rd27, %rd19;
cvta.to.global.u64 %rd29, %rd20;

BB4_2:
rem.s32 %r3, %r67, %r32;
div.s32 %r45, %r67, %r32;
rem.s32 %r4, %r45, %r31;
div.s32 %r5, %r45, %r31;
add.s32 %r6, %r4, %r39;
setp.lt.s32	%p2, %r6, %r35;
mov.u32 %r44, 0;
mov.u32 %r80, %r44;
@%p2 bra BB4_4;

sub.s32 %r46, %r6, %r35;
div.s32 %r47, %r46, %r37;
add.s32 %r7, %r47, 1;
mov.u32 %r80, %r7;

BB4_4:
mov.u32 %r71, %r80;
mov.u32 %r78, %r71;
div.s32 %r49, %r6, %r37;
add.s32 %r50, %r49, 1;
min.s32 %r9, %r50, %r33;
add.s32 %r10, %r3, %r40;
setp.lt.s32	%p3, %r10, %r36;
mov.u32 %r79, %r44;
@%p3 bra BB4_6;

sub.s32 %r51, %r10, %r36;
div.s32 %r52, %r51, %r38;
add.s32 %r79, %r52, 1;

BB4_6:
mov.u32 %r12, %r79;
div.s32 %r53, %r10, %r38;
add.s32 %r54, %r53, 1;
min.s32 %r13, %r54, %r34;
mov.f32 %f20, 0f00000000;
setp.eq.s64	%p4, %rd18, 0;
@%p4 bra BB4_14;
bra.uni BB4_7;

BB4_14:
setp.ge.s32	%p10, %r78, %r9;
@%p10 bra BB4_21;

mad.lo.s32 %r61, %r4, %r32, %r3;
cvt.rn.f32.s32	%f6, %r61;
mul.lo.s32 %r62, %r34, %r33;
mul.lo.s32 %r63, %r62, %r5;
cvta.to.global.u64 %rd25, %rd17;
mul.wide.s32 %rd26, %r63, 4;
add.s64 %rd9, %rd25, %rd26;
mad.lo.s32 %r22, %r34, %r78, %r12;
add.s64 %rd10, %rd27, %rd26;
mov.f32 %f20, 0f00000000;
mov.u32 %r69, 0;
mov.u32 %r76, %r78;

BB4_16:
mad.lo.s32 %r64, %r34, %r69, %r22;
mul.wide.s32 %rd28, %r64, 4;
add.s64 %rd35, %rd9, %rd28;
add.s64 %rd34, %rd10, %rd28;
setp.ge.s32	%p11, %r12, %r13;
mov.u32 %r75, %r12;
@%p11 bra BB4_20;

BB4_17:
ld.global.f32 %f18, [%rd34];
setp.neu.f32	%p12, %f18, %f6;
@%p12 bra BB4_19;

ld.global.f32 %f19, [%rd35];
add.f32 %f20, %f20, %f19;

BB4_19:
add.s64 %rd35, %rd35, 4;
add.s64 %rd34, %rd34, 4;
add.s32 %r75, %r75, 1;
setp.lt.s32	%p13, %r75, %r13;
@%p13 bra BB4_17;

BB4_20:
add.s32 %r76, %r76, 1;
setp.lt.s32	%p14, %r76, %r9;
add.s32 %r69, %r69, 1;
@%p14 bra BB4_16;
bra.uni BB4_21;

BB4_7:
setp.ge.s32	%p5, %r78, %r9;
@%p5 bra BB4_21;

mad.lo.s32 %r14, %r4, %r32, %r3;
mul.lo.s32 %r56, %r34, %r33;
mul.lo.s32 %r57, %r56, %r5;
cvta.to.global.u64 %rd21, %rd17;
mul.wide.s32 %rd22, %r57, 4;
add.s64 %rd1, %rd21, %rd22;
mad.lo.s32 %r15, %r34, %r78, %r12;
cvta.to.global.u64 %rd23, %rd18;
add.s64 %rd2, %rd23, %rd22;
mov.f32 %f20, 0f00000000;
mov.u32 %r68, 0;

BB4_9:
mad.lo.s32 %r58, %r34, %r68, %r15;
mul.wide.s32 %rd24, %r58, 4;
add.s64 %rd33, %rd1, %rd24;
add.s64 %rd32, %rd2, %rd24;
setp.ge.s32	%p6, %r12, %r13;
mov.u32 %r77, %r12;
@%p6 bra BB4_13;

BB4_10:
mov.u32 %r18, %r77;
ld.global.u32 %r59, [%rd32];
setp.ne.s32	%p7, %r59, %r14;
@%p7 bra BB4_12;

ld.global.f32 %f15, [%rd33];
add.f32 %f20, %f20, %f15;

BB4_12:
add.s64 %rd33, %rd33, 4;
add.s64 %rd32, %rd32, 4;
add.s32 %r19, %r18, 1;
setp.lt.s32	%p8, %r19, %r13;
mov.u32 %r77, %r19;
@%p8 bra BB4_10;

BB4_13:
add.s32 %r78, %r78, 1;
setp.lt.s32	%p9, %r78, %r9;
add.s32 %r68, %r68, 1;
@%p9 bra BB4_9;

BB4_21:
mul.wide.s32 %rd30, %r67, 4;
add.s64 %rd31, %rd29, %rd30;
st.global.f32 [%rd31], %f20;
mov.u32 %r66, %nctaid.x;
mad.lo.s32 %r67, %r66, %r42, %r67;
setp.lt.s32	%p15, %r67, %r30;
@%p15 bra BB4_2;

BB4_22:
ret;
}


.visible .entry _ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1_(
.param .u32 _ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_0,
.param .u64 _ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_1,
.param .u32 _ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_2,
.param .u32 _ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_3,
.param .u32 _ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_4,
.param .u32 _ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_5,
.param .u32 _ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_6,
.param .u32 _ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_7,
.param .u32 _ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_8,
.param .u32 _ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_9,
.param .u32 _ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_10,
.param .u32 _ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_11,
.param .u32 _ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_12,
.param .u32 _ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_13,
.param .u64 _ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_14
)
{
.reg .pred %p<9>;
.reg .f32 %f<12>;
.reg .b32 %r<71>;
.reg .b64 %rd<12>;


ld.param.u32 %r19, [_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_0];
ld.param.u64 %rd2, [_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_1];
ld.param.u32 %r20, [_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_4];
ld.param.u32 %r21, [_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_5];
ld.param.u32 %r22, [_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_6];
ld.param.u32 %r23, [_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_7];
ld.param.u32 %r24, [_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_8];
ld.param.u32 %r25, [_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_9];
ld.param.u32 %r26, [_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_10];
ld.param.u32 %r27, [_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_11];
ld.param.u32 %r28, [_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_12];
ld.param.u32 %r29, [_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_13];
ld.param.u64 %rd3, [_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1__param_14];
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r63, %r31, %r30, %r32;
setp.ge.s32	%p1, %r63, %r19;
@%p1 bra BB5_13;

cvta.to.global.u64 %rd6, %rd2;
cvta.to.global.u64 %rd9, %rd3;

BB5_2:
rem.s32 %r34, %r63, %r21;
add.s32 %r3, %r34, %r29;
div.s32 %r35, %r63, %r21;
rem.s32 %r36, %r35, %r20;
add.s32 %r4, %r36, %r28;
div.s32 %r5, %r35, %r20;
setp.lt.s32	%p2, %r4, %r24;
mov.u32 %r33, 0;
mov.u32 %r70, %r33;
@%p2 bra BB5_4;

sub.s32 %r37, %r4, %r24;
div.s32 %r38, %r37, %r26;
add.s32 %r6, %r38, 1;
mov.u32 %r70, %r6;

BB5_4:
mov.u32 %r65, %r70;
mov.u32 %r68, %r65;
div.s32 %r40, %r4, %r26;
add.s32 %r41, %r40, 1;
min.s32 %r8, %r41, %r22;
setp.lt.s32	%p3, %r3, %r25;
mov.u32 %r69, %r33;
@%p3 bra BB5_6;

sub.s32 %r42, %r3, %r25;
div.s32 %r43, %r42, %r27;
add.s32 %r69, %r43, 1;

BB5_6:
mov.u32 %r10, %r69;
div.s32 %r44, %r3, %r27;
add.s32 %r45, %r44, 1;
min.s32 %r11, %r45, %r23;
mov.f32 %f11, 0f00000000;
setp.ge.s32	%p4, %r68, %r8;
@%p4 bra BB5_12;

mul.lo.s32 %r46, %r23, %r22;
mul.lo.s32 %r47, %r46, %r5;
cvt.s64.s32	%rd1, %r47;
mov.f32 %f11, 0f00000000;

BB5_8:
setp.ge.s32	%p5, %r10, %r11;
@%p5 bra BB5_11;

mul.lo.s32 %r48, %r68, %r26;
sub.s32 %r49, %r48, %r28;
add.s32 %r50, %r49, %r24;
add.s32 %r51, %r28, %r20;
min.s32 %r52, %r50, %r51;
sub.s32 %r13, %r52, %r49;
mul.lo.s32 %r14, %r68, %r23;
mov.u32 %r67, %r10;

BB5_10:
mov.u32 %r15, %r67;
mul.lo.s32 %r53, %r15, %r27;
sub.s32 %r54, %r53, %r29;
add.s32 %r55, %r54, %r25;
add.s32 %r56, %r29, %r21;
min.s32 %r57, %r55, %r56;
sub.s32 %r58, %r57, %r54;
mul.lo.s32 %r59, %r58, %r13;
add.s32 %r60, %r15, %r14;
cvt.s64.s32	%rd4, %r60;
add.s64 %rd5, %rd4, %rd1;
shl.b64 %rd7, %rd5, 2;
add.s64 %rd8, %rd6, %rd7;
cvt.rn.f32.s32	%f8, %r59;
ld.global.f32 %f9, [%rd8];
div.rn.f32 %f10, %f9, %f8;
add.f32 %f11, %f11, %f10;
add.s32 %r16, %r15, 1;
setp.lt.s32	%p6, %r16, %r11;
mov.u32 %r67, %r16;
@%p6 bra BB5_10;

BB5_11:
add.s32 %r68, %r68, 1;
setp.lt.s32	%p7, %r68, %r8;
@%p7 bra BB5_8;

BB5_12:
mul.wide.s32 %rd10, %r63, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f11;
mov.u32 %r62, %nctaid.x;
mad.lo.s32 %r63, %r62, %r31, %r63;
setp.lt.s32	%p8, %r63, %r19;
@%p8 bra BB5_2;

BB5_13:
ret;
}


.visible .entry _ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1_(
.param .u32 _ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_0,
.param .u64 _ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_1,
.param .u64 _ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_2,
.param .u32 _ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_3,
.param .u32 _ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_4,
.param .u32 _ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_5,
.param .u32 _ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_6,
.param .u32 _ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_7,
.param .u32 _ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_8,
.param .u32 _ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_9,
.param .u32 _ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_10,
.param .u32 _ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_11,
.param .u32 _ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_12,
.param .u64 _ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_13
)
{
.reg .pred %p<10>;
.reg .f32 %f<12>;
.reg .b32 %r<59>;
.reg .b64 %rd<21>;


ld.param.u32 %r21, [_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_0];
ld.param.u64 %rd7, [_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_1];
ld.param.u64 %rd8, [_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_2];
ld.param.u32 %r22, [_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_5];
ld.param.u32 %r23, [_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_6];
ld.param.u32 %r24, [_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_7];
ld.param.u32 %r25, [_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_8];
ld.param.u32 %r26, [_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_9];
ld.param.u32 %r27, [_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_10];
ld.param.u32 %r28, [_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_11];
ld.param.u32 %r29, [_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_12];
ld.param.u64 %rd9, [_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1__param_13];
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r50, %r31, %r30, %r32;
setp.ge.s32	%p1, %r50, %r21;
@%p1 bra BB6_12;

cvta.to.global.u64 %rd10, %rd7;
cvta.to.global.u64 %rd14, %rd8;
cvta.to.global.u64 %rd16, %rd9;

BB6_2:
rem.s32 %r3, %r50, %r23;
div.s32 %r34, %r50, %r23;
rem.s32 %r4, %r34, %r22;
div.s32 %r5, %r34, %r22;
setp.lt.s32	%p2, %r4, %r26;
mov.u32 %r33, 0;
mov.u32 %r58, %r33;
@%p2 bra BB6_4;

sub.s32 %r35, %r4, %r26;
div.s32 %r36, %r35, %r28;
add.s32 %r6, %r36, 1;
mov.u32 %r58, %r6;

BB6_4:
mov.u32 %r53, %r58;
mov.u32 %r56, %r53;
div.s32 %r38, %r4, %r28;
add.s32 %r39, %r38, 1;
min.s32 %r8, %r39, %r24;
setp.lt.s32	%p3, %r3, %r27;
mov.u32 %r57, %r33;
@%p3 bra BB6_6;

sub.s32 %r40, %r3, %r27;
div.s32 %r41, %r40, %r29;
add.s32 %r57, %r41, 1;

BB6_6:
mov.u32 %r10, %r57;
div.s32 %r42, %r3, %r29;
add.s32 %r43, %r42, 1;
min.s32 %r11, %r43, %r25;
mov.f32 %f11, 0f00000000;
setp.ge.s32	%p4, %r56, %r8;
@%p4 bra BB6_11;

mul.lo.s32 %r45, %r25, %r24;
mul.lo.s32 %r12, %r45, %r5;
mad.lo.s32 %r13, %r25, %r56, %r10;
mov.f32 %f11, 0f00000000;
mov.u32 %r51, 0;

BB6_8:
mad.lo.s32 %r46, %r25, %r51, %r13;
mul.wide.s32 %rd11, %r12, 4;
add.s64 %rd12, %rd10, %rd11;
mul.wide.s32 %rd13, %r46, 4;
add.s64 %rd20, %rd12, %rd13;
add.s64 %rd15, %rd14, %rd11;
add.s64 %rd19, %rd15, %rd13;
setp.ge.s32	%p5, %r10, %r11;
mov.u32 %r55, %r10;
@%p5 bra BB6_10;

BB6_9:
mov.u32 %r16, %r55;
ld.global.f32 %f8, [%rd20];
cvt.rzi.s32.f32	%r47, %f8;
setp.eq.s32	%p6, %r50, %r47;
ld.global.f32 %f9, [%rd19];
selp.f32	%f10, %f9, 0f00000000, %p6;
add.f32 %f11, %f11, %f10;
add.s64 %rd20, %rd20, 4;
add.s64 %rd19, %rd19, 4;
add.s32 %r17, %r16, 1;
setp.lt.s32	%p7, %r17, %r11;
mov.u32 %r55, %r17;
@%p7 bra BB6_9;

BB6_10:
add.s32 %r56, %r56, 1;
setp.lt.s32	%p8, %r56, %r8;
add.s32 %r51, %r51, 1;
@%p8 bra BB6_8;

BB6_11:
mul.wide.s32 %rd17, %r50, 4;
add.s64 %rd18, %rd16, %rd17;
st.global.f32 [%rd18], %f11;
mov.u32 %r49, %nctaid.x;
mad.lo.s32 %r50, %r49, %r31, %r50;
setp.lt.s32	%p9, %r50, %r21;
@%p9 bra BB6_2;

BB6_12:
ret;
}


.visible .entry _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4_(
.param .u32 _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_0,
.param .u64 _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_1,
.param .u32 _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_2,
.param .u32 _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_3,
.param .u32 _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_4,
.param .u32 _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_5,
.param .u32 _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_6,
.param .u32 _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_7,
.param .u32 _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_8,
.param .u32 _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_9,
.param .u32 _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_10,
.param .u32 _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_11,
.param .u32 _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_12,
.param .u32 _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_13,
.param .u64 _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_14,
.param .u64 _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_15,
.param .u64 _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_16
)
{
.reg .pred %p<9>;
.reg .b32 %r<61>;
.reg .f64 %fd<11>;
.reg .b64 %rd<23>;


ld.param.u32 %r24, [_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_0];
ld.param.u64 %rd6, [_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_1];
ld.param.u32 %r25, [_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_4];
ld.param.u32 %r26, [_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_5];
ld.param.u32 %r27, [_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_6];
ld.param.u32 %r28, [_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_7];
ld.param.u32 %r29, [_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_8];
ld.param.u32 %r30, [_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_9];
ld.param.u32 %r31, [_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_10];
ld.param.u32 %r32, [_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_11];
ld.param.u32 %r33, [_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_12];
ld.param.u32 %r34, [_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_13];
ld.param.u64 %rd7, [_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_14];
ld.param.u64 %rd8, [_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_15];
ld.param.u64 %rd9, [_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4__param_16];
mov.u32 %r35, %ctaid.x;
mov.u32 %r36, %ntid.x;
mov.u32 %r37, %tid.x;
mad.lo.s32 %r55, %r36, %r35, %r37;
setp.ge.s32	%p1, %r55, %r24;
@%p1 bra BB7_11;

cvta.to.global.u64 %rd10, %rd6;
cvta.to.global.u64 %rd13, %rd7;
cvta.to.global.u64 %rd19, %rd9;

BB7_2:
div.s32 %r3, %r55, %r28;
rem.s32 %r39, %r3, %r27;
mul.lo.s32 %r40, %r39, %r31;
sub.s32 %r41, %r40, %r33;
rem.s32 %r42, %r55, %r28;
mul.lo.s32 %r43, %r42, %r32;
sub.s32 %r44, %r43, %r34;
add.s32 %r45, %r41, %r29;
min.s32 %r4, %r45, %r25;
add.s32 %r46, %r44, %r30;
min.s32 %r5, %r46, %r26;
mov.u32 %r56, 0;
max.s32 %r57, %r41, %r56;
max.s32 %r7, %r44, %r56;
mov.f64 %fd10, 0dC7EFFFFFE0000000;
mov.u32 %r60, -1;
setp.ge.s32	%p2, %r57, %r4;
@%p2 bra BB7_7;

div.s32 %r50, %r3, %r27;
mad.lo.s32 %r8, %r26, %r57, %r7;
mul.lo.s32 %r51, %r26, %r25;
mul.lo.s32 %r52, %r51, %r50;
mul.wide.s32 %rd11, %r52, 8;
add.s64 %rd1, %rd10, %rd11;
mov.f64 %fd10, 0dC7EFFFFFE0000000;
mov.u32 %r60, -1;

BB7_4:
mad.lo.s32 %r58, %r26, %r56, %r8;
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd22, %rd1, %rd12;
setp.ge.s32	%p3, %r7, %r5;
mov.u32 %r59, %r7;
@%p3 bra BB7_6;

BB7_5:
mov.u32 %r14, %r59;
ld.global.f64 %fd8, [%rd22];
setp.gt.f64	%p4, %fd8, %fd10;
selp.f64	%fd10, %fd8, %fd10, %p4;
selp.b32	%r60, %r58, %r60, %p4;
add.s32 %r58, %r58, 1;
add.s64 %rd22, %rd22, 8;
add.s32 %r18, %r14, 1;
setp.lt.s32	%p5, %r18, %r5;
mov.u32 %r59, %r18;
@%p5 bra BB7_5;

BB7_6:
add.s32 %r57, %r57, 1;
setp.lt.s32	%p6, %r57, %r4;
add.s32 %r56, %r56, 1;
@%p6 bra BB7_4;

BB7_7:
cvt.s64.s32	%rd5, %r55;
mul.wide.s32 %rd14, %r55, 8;
add.s64 %rd15, %rd13, %rd14;
st.global.f64 [%rd15], %fd10;
setp.eq.s64	%p7, %rd8, 0;
@%p7 bra BB7_9;
bra.uni BB7_8;

BB7_9:
cvt.rn.f64.s32	%fd9, %r60;
shl.b64 %rd20, %rd5, 3;
add.s64 %rd21, %rd19, %rd20;
st.global.f64 [%rd21], %fd9;
bra.uni BB7_10;

BB7_8:
cvta.to.global.u64 %rd16, %rd8;
shl.b64 %rd17, %rd5, 2;
add.s64 %rd18, %rd16, %rd17;
st.global.u32 [%rd18], %r60;

BB7_10:
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r55, %r53, %r36, %r55;
setp.lt.s32	%p8, %r55, %r24;
@%p8 bra BB7_2;

BB7_11:
ret;
}


.visible .entry _ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_(
.param .u32 _ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_0,
.param .u64 _ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_1,
.param .u32 _ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_2,
.param .u32 _ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_3,
.param .u32 _ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_4,
.param .u32 _ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_5,
.param .u32 _ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_6,
.param .u32 _ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_7,
.param .u32 _ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_8,
.param .u32 _ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_9,
.param .u32 _ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_10,
.param .u32 _ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_11,
.param .u32 _ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_12,
.param .u32 _ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_13,
.param .u64 _ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_14
)
{
.reg .pred %p<7>;
.reg .b32 %r<57>;
.reg .f64 %fd<12>;
.reg .b64 %rd<14>;


ld.param.u32 %r17, [_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_0];
ld.param.u64 %rd5, [_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_1];
ld.param.u32 %r18, [_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_4];
ld.param.u32 %r19, [_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_5];
ld.param.u32 %r20, [_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_6];
ld.param.u32 %r21, [_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_7];
ld.param.u32 %r22, [_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_8];
ld.param.u32 %r23, [_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_9];
ld.param.u32 %r24, [_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_10];
ld.param.u32 %r25, [_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_11];
ld.param.u32 %r26, [_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_12];
ld.param.u32 %r27, [_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_13];
ld.param.u64 %rd6, [_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1__param_14];
mov.u32 %r28, %ctaid.x;
mov.u32 %r29, %ntid.x;
mov.u32 %r30, %tid.x;
mad.lo.s32 %r53, %r29, %r28, %r30;
setp.ge.s32	%p1, %r53, %r17;
@%p1 bra BB8_8;

cvta.to.global.u64 %rd7, %rd5;
cvta.to.global.u64 %rd10, %rd6;

BB8_2:
div.s32 %r31, %r53, %r21;
rem.s32 %r32, %r31, %r20;
div.s32 %r3, %r31, %r20;
mul.lo.s32 %r33, %r32, %r24;
sub.s32 %r34, %r33, %r26;
rem.s32 %r35, %r53, %r21;
mul.lo.s32 %r36, %r35, %r25;
sub.s32 %r37, %r36, %r27;
add.s32 %r38, %r34, %r22;
add.s32 %r39, %r26, %r18;
min.s32 %r40, %r38, %r39;
add.s32 %r41, %r37, %r23;
add.s32 %r42, %r27, %r19;
min.s32 %r43, %r41, %r42;
sub.s32 %r44, %r40, %r34;
sub.s32 %r45, %r43, %r37;
mul.lo.s32 %r4, %r45, %r44;
mov.u32 %r54, 0;
max.s32 %r55, %r34, %r54;
max.s32 %r6, %r37, %r54;
min.s32 %r7, %r40, %r18;
min.s32 %r8, %r43, %r19;
mov.f64 %fd11, 0d0000000000000000;
setp.ge.s32	%p2, %r55, %r7;
@%p2 bra BB8_7;

mul.lo.s32 %r48, %r19, %r18;
mul.lo.s32 %r49, %r48, %r3;
mul.wide.s32 %rd8, %r49, 8;
add.s64 %rd1, %rd7, %rd8;
mad.lo.s32 %r9, %r19, %r55, %r6;
mov.f64 %fd11, 0d0000000000000000;

BB8_4:
mad.lo.s32 %r50, %r19, %r54, %r9;
mul.wide.s32 %rd9, %r50, 8;
add.s64 %rd13, %rd1, %rd9;
setp.ge.s32	%p3, %r6, %r8;
mov.u32 %r56, %r6;
@%p3 bra BB8_6;

BB8_5:
mov.u32 %r12, %r56;
ld.global.f64 %fd8, [%rd13];
add.f64 %fd11, %fd11, %fd8;
add.s64 %rd13, %rd13, 8;
add.s32 %r13, %r12, 1;
setp.lt.s32	%p4, %r13, %r8;
mov.u32 %r56, %r13;
@%p4 bra BB8_5;

BB8_6:
add.s32 %r55, %r55, 1;
setp.lt.s32	%p5, %r55, %r7;
add.s32 %r54, %r54, 1;
@%p5 bra BB8_4;

BB8_7:
cvt.rn.f64.s32	%fd9, %r4;
div.rn.f64 %fd10, %fd11, %fd9;
mul.wide.s32 %rd11, %r53, 8;
add.s64 %rd12, %rd10, %rd11;
st.global.f64 [%rd12], %fd10;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r53, %r52, %r29, %r53;
setp.lt.s32	%p6, %r53, %r17;
@%p6 bra BB8_2;

BB8_8:
ret;
}


.visible .entry _ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4_(
.param .u32 _ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_0,
.param .u64 _ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_1,
.param .u32 _ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_2,
.param .u32 _ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_3,
.param .u32 _ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_4,
.param .u32 _ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_5,
.param .u32 _ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_6,
.param .u32 _ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_7,
.param .u32 _ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_8,
.param .u32 _ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_9,
.param .u32 _ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_10,
.param .u32 _ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_11,
.param .u64 _ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_12,
.param .u64 _ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_13
)
{
.reg .pred %p<12>;
.reg .f32 %f<2>;
.reg .b32 %r<71>;
.reg .f64 %fd<22>;
.reg .b64 %rd<27>;


ld.param.u32 %r29, [_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_0];
ld.param.u64 %rd11, [_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_1];
ld.param.u32 %r30, [_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_4];
ld.param.u32 %r31, [_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_5];
ld.param.u32 %r32, [_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_6];
ld.param.u32 %r33, [_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_7];
ld.param.u32 %r34, [_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_8];
ld.param.u32 %r35, [_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_9];
ld.param.u32 %r36, [_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_10];
ld.param.u32 %r37, [_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_11];
ld.param.u64 %rd12, [_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_12];
ld.param.u64 %rd13, [_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4__param_13];
mov.u32 %r38, %ctaid.x;
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %tid.x;
mad.lo.s32 %r61, %r39, %r38, %r40;
setp.ge.s32	%p1, %r61, %r29;
@%p1 bra BB9_15;

cvta.to.global.u64 %rd17, %rd12;

BB9_2:
div.s32 %r41, %r61, %r33;
rem.s32 %r3, %r41, %r32;
div.s32 %r4, %r41, %r32;
mul.lo.s32 %r5, %r3, %r36;
add.s32 %r42, %r5, %r34;
min.s32 %r6, %r42, %r30;
rem.s32 %r7, %r61, %r33;
mul.lo.s32 %r8, %r7, %r37;
add.s32 %r43, %r8, %r35;
min.s32 %r9, %r43, %r31;
mov.f64 %fd20, 0d0000000000000000;
setp.ge.s32	%p2, %r5, %r6;
@%p2 bra BB9_7;

mul.lo.s32 %r45, %r31, %r30;
mul.lo.s32 %r46, %r45, %r4;
cvta.to.global.u64 %rd14, %rd11;
mul.wide.s32 %rd15, %r46, 8;
add.s64 %rd1, %rd14, %rd15;
mul.lo.s32 %r47, %r36, %r31;
mul.lo.s32 %r48, %r37, %r7;
mad.lo.s32 %r10, %r47, %r3, %r48;
mov.f64 %fd20, 0d0000000000000000;
mov.u32 %r62, 0;
mov.u32 %r66, %r5;

BB9_4:
mov.u32 %r12, %r66;
mad.lo.s32 %r49, %r31, %r62, %r10;
mul.wide.s32 %rd16, %r49, 8;
add.s64 %rd25, %rd1, %rd16;
setp.ge.s32	%p3, %r8, %r9;
mov.u32 %r70, %r8;
@%p3 bra BB9_6;

BB9_5:
mov.u32 %r13, %r70;
ld.global.f64 %fd13, [%rd25];
add.f64 %fd20, %fd20, %fd13;
add.s64 %rd25, %rd25, 8;
add.s32 %r14, %r13, 1;
setp.lt.s32	%p4, %r14, %r9;
mov.u32 %r70, %r14;
@%p4 bra BB9_5;

BB9_6:
add.s32 %r15, %r12, 1;
setp.lt.s32	%p5, %r15, %r6;
add.s32 %r62, %r62, 1;
mov.u32 %r66, %r15;
@%p5 bra BB9_4;

BB9_7:
cvt.s64.s32	%rd5, %r61;
@%p2 bra BB9_14;

shl.b64 %rd18, %rd5, 3;
add.s64 %rd6, %rd17, %rd18;
ld.global.f64 %fd15, [%rd6];
mul.f64 %fd16, %fd20, %fd15;
cvt.rn.f32.f64	%f1, %fd16;
cvt.f64.f32	%fd6, %f1;
mul.lo.s32 %r51, %r30, %r4;
mad.lo.s32 %r52, %r36, %r3, %r51;
mul.lo.s32 %r53, %r37, %r7;
mad.lo.s32 %r17, %r31, %r52, %r53;
mul.lo.s32 %r54, %r31, %r30;
mul.lo.s32 %r55, %r54, %r4;
cvta.to.global.u64 %rd19, %rd11;
mul.wide.s32 %rd20, %r55, 8;
add.s64 %rd7, %rd19, %rd20;
mul.lo.s32 %r56, %r36, %r31;
mad.lo.s32 %r18, %r56, %r3, %r53;
mov.f64 %fd21, 0d0000000000000000;
mov.u32 %r63, 0;
mov.u32 %r65, %r5;

BB9_9:
mul.lo.s32 %r57, %r31, %r63;
add.s32 %r67, %r17, %r57;
add.s32 %r58, %r18, %r57;
mul.wide.s32 %rd21, %r58, 8;
add.s64 %rd26, %rd7, %rd21;
setp.ge.s32	%p7, %r8, %r9;
mov.u32 %r69, %r8;
@%p7 bra BB9_13;

BB9_10:
ld.global.f64 %fd17, [%rd26];
add.f64 %fd21, %fd21, %fd17;
setp.ltu.f64	%p8, %fd21, %fd6;
add.s32 %r69, %r69, 1;
@%p8 bra BB9_12;
bra.uni BB9_11;

BB9_12:
add.s32 %r67, %r67, 1;
add.s64 %rd26, %rd26, 8;
setp.lt.s32	%p9, %r69, %r9;
@%p9 bra BB9_10;

BB9_13:
add.s32 %r65, %r65, 1;
setp.lt.s32	%p10, %r65, %r6;
add.s32 %r63, %r63, 1;
@%p10 bra BB9_9;

BB9_14:
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r61, %r59, %r39, %r61;
setp.lt.s32	%p11, %r61, %r29;
@%p11 bra BB9_2;
bra.uni BB9_15;

BB9_11:
cvt.rn.f64.s32	%fd18, %r67;
st.global.f64 [%rd6], %fd18;
ld.global.f64 %fd19, [%rd26];
cvta.to.global.u64 %rd22, %rd13;
add.s64 %rd24, %rd22, %rd18;
st.global.f64 [%rd24], %fd19;

BB9_15:
ret;
}


.visible .entry _ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1_(
.param .u32 _ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_0,
.param .u64 _ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_1,
.param .u32 _ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_2,
.param .u32 _ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_3,
.param .u32 _ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_4,
.param .u32 _ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_5,
.param .u32 _ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_6,
.param .u32 _ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_7,
.param .u32 _ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_8,
.param .u32 _ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_9,
.param .u32 _ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_10,
.param .u32 _ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_11,
.param .u64 _ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_12
)
{
.reg .pred %p<8>;
.reg .b32 %r<45>;
.reg .f64 %fd<31>;
.reg .b64 %rd<14>;


ld.param.u32 %r18, [_ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_0];
ld.param.u64 %rd5, [_ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_1];
ld.param.u32 %r19, [_ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_4];
ld.param.u32 %r20, [_ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_5];
ld.param.u32 %r21, [_ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_6];
ld.param.u32 %r22, [_ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_7];
ld.param.u32 %r23, [_ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_8];
ld.param.u32 %r24, [_ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_9];
ld.param.u32 %r25, [_ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_10];
ld.param.u32 %r26, [_ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_11];
ld.param.u64 %rd6, [_ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1__param_12];
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %ntid.x;
mov.u32 %r29, %tid.x;
mad.lo.s32 %r41, %r28, %r27, %r29;
setp.ge.s32	%p1, %r41, %r18;
@%p1 bra BB10_10;

cvta.to.global.u64 %rd7, %rd5;
cvta.to.global.u64 %rd10, %rd6;

BB10_2:
div.s32 %r3, %r41, %r22;
rem.s32 %r4, %r3, %r21;
mul.lo.s32 %r43, %r4, %r25;
add.s32 %r30, %r43, %r23;
min.s32 %r6, %r30, %r19;
rem.s32 %r7, %r41, %r22;
mul.lo.s32 %r8, %r7, %r26;
add.s32 %r31, %r8, %r24;
min.s32 %r9, %r31, %r20;
mov.f64 %fd14, 0d0000000000000000;
mov.f64 %fd19, %fd14;
setp.ge.s32	%p2, %r43, %r6;
mov.f64 %fd27, %fd14;
@%p2 bra BB10_7;

div.s32 %r33, %r3, %r21;
mul.lo.s32 %r34, %r20, %r19;
mul.lo.s32 %r35, %r34, %r33;
mul.wide.s32 %rd8, %r35, 8;
add.s64 %rd1, %rd7, %rd8;
mul.lo.s32 %r36, %r25, %r20;
mul.lo.s32 %r37, %r26, %r7;
mad.lo.s32 %r10, %r36, %r4, %r37;
mov.f64 %fd30, 0d0000000000000000;
mov.f64 %fd19, %fd30;
mov.u32 %r42, 0;

BB10_4:
mov.f64 %fd22, %fd30;
mov.f64 %fd28, %fd22;
mad.lo.s32 %r38, %r20, %r42, %r10;
mul.wide.s32 %rd9, %r38, 8;
add.s64 %rd13, %rd1, %rd9;
setp.ge.s32	%p3, %r8, %r9;
mov.u32 %r44, %r8;
mov.f64 %fd29, %fd28;
@%p3 bra BB10_6;

BB10_5:
mov.u32 %r13, %r44;
ld.global.f64 %fd17, [%rd13];
add.f64 %fd28, %fd28, %fd17;
fma.rn.f64 %fd19, %fd17, %fd17, %fd19;
add.s64 %rd13, %rd13, 8;
add.s32 %r14, %r13, 1;
setp.lt.s32	%p4, %r14, %r9;
mov.u32 %r44, %r14;
mov.f64 %fd29, %fd28;
@%p4 bra BB10_5;

BB10_6:
mov.f64 %fd30, %fd29;
add.s32 %r43, %r43, 1;
setp.lt.s32	%p5, %r43, %r6;
add.s32 %r42, %r42, 1;
mov.f64 %fd25, %fd30;
mov.f64 %fd27, %fd25;
@%p5 bra BB10_4;

BB10_7:
mov.f64 %fd10, %fd27;
setp.leu.f64	%p6, %fd10, 0d0000000000000000;
mov.f64 %fd26, %fd14;
@%p6 bra BB10_9;

div.rn.f64 %fd26, %fd19, %fd10;

BB10_9:
mul.wide.s32 %rd11, %r41, 8;
add.s64 %rd12, %rd10, %rd11;
st.global.f64 [%rd12], %fd26;
mov.u32 %r40, %nctaid.x;
mad.lo.s32 %r41, %r40, %r28, %r41;
setp.lt.s32	%p7, %r41, %r18;
@%p7 bra BB10_2;

BB10_10:
ret;
}


.visible .entry _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1_(
.param .u32 _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_0,
.param .u64 _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_1,
.param .u64 _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_2,
.param .u64 _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_3,
.param .u32 _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_4,
.param .u32 _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_5,
.param .u32 _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_6,
.param .u32 _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_7,
.param .u32 _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_8,
.param .u32 _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_9,
.param .u32 _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_10,
.param .u32 _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_11,
.param .u32 _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_12,
.param .u32 _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_13,
.param .u32 _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_14,
.param .u32 _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_15,
.param .u64 _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_16
)
{
.reg .pred %p<16>;
.reg .b32 %r<81>;
.reg .f64 %fd<21>;
.reg .b64 %rd<38>;


ld.param.u32 %r30, [_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_0];
ld.param.u64 %rd17, [_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_1];
ld.param.u64 %rd18, [_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_2];
ld.param.u64 %rd19, [_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_3];
ld.param.u32 %r31, [_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_6];
ld.param.u32 %r32, [_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_7];
ld.param.u32 %r33, [_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_8];
ld.param.u32 %r34, [_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_9];
ld.param.u32 %r35, [_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_10];
ld.param.u32 %r36, [_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_11];
ld.param.u32 %r37, [_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_12];
ld.param.u32 %r38, [_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_13];
ld.param.u32 %r39, [_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_14];
ld.param.u32 %r40, [_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_15];
ld.param.u64 %rd20, [_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1__param_16];
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r67, %r42, %r41, %r43;
setp.ge.s32	%p1, %r67, %r30;
@%p1 bra BB11_22;

cvta.to.global.u64 %rd29, %rd19;
cvta.to.global.u64 %rd31, %rd20;

BB11_2:
rem.s32 %r3, %r67, %r32;
div.s32 %r45, %r67, %r32;
rem.s32 %r4, %r45, %r31;
div.s32 %r5, %r45, %r31;
add.s32 %r6, %r4, %r39;
setp.lt.s32	%p2, %r6, %r35;
mov.u32 %r44, 0;
mov.u32 %r80, %r44;
@%p2 bra BB11_4;

sub.s32 %r46, %r6, %r35;
div.s32 %r47, %r46, %r37;
add.s32 %r7, %r47, 1;
mov.u32 %r80, %r7;

BB11_4:
mov.u32 %r71, %r80;
mov.u32 %r78, %r71;
div.s32 %r49, %r6, %r37;
add.s32 %r50, %r49, 1;
min.s32 %r9, %r50, %r33;
add.s32 %r10, %r3, %r40;
setp.lt.s32	%p3, %r10, %r36;
mov.u32 %r79, %r44;
@%p3 bra BB11_6;

sub.s32 %r51, %r10, %r36;
div.s32 %r52, %r51, %r38;
add.s32 %r79, %r52, 1;

BB11_6:
mov.u32 %r12, %r79;
div.s32 %r53, %r10, %r38;
add.s32 %r54, %r53, 1;
min.s32 %r13, %r54, %r34;
mov.f64 %fd20, 0d0000000000000000;
setp.eq.s64	%p4, %rd18, 0;
@%p4 bra BB11_14;
bra.uni BB11_7;

BB11_14:
setp.ge.s32	%p10, %r78, %r9;
@%p10 bra BB11_21;

mad.lo.s32 %r61, %r4, %r32, %r3;
cvt.rn.f64.s32	%fd6, %r61;
mul.lo.s32 %r62, %r34, %r33;
mul.lo.s32 %r63, %r62, %r5;
cvta.to.global.u64 %rd27, %rd17;
mul.wide.s32 %rd28, %r63, 8;
add.s64 %rd9, %rd27, %rd28;
mad.lo.s32 %r22, %r34, %r78, %r12;
add.s64 %rd10, %rd29, %rd28;
mov.f64 %fd20, 0d0000000000000000;
mov.u32 %r69, 0;
mov.u32 %r76, %r78;

BB11_16:
mad.lo.s32 %r64, %r34, %r69, %r22;
mul.wide.s32 %rd30, %r64, 8;
add.s64 %rd37, %rd9, %rd30;
add.s64 %rd36, %rd10, %rd30;
setp.ge.s32	%p11, %r12, %r13;
mov.u32 %r75, %r12;
@%p11 bra BB11_20;

BB11_17:
ld.global.f64 %fd18, [%rd36];
setp.neu.f64	%p12, %fd18, %fd6;
@%p12 bra BB11_19;

ld.global.f64 %fd19, [%rd37];
add.f64 %fd20, %fd20, %fd19;

BB11_19:
add.s64 %rd37, %rd37, 8;
add.s64 %rd36, %rd36, 8;
add.s32 %r75, %r75, 1;
setp.lt.s32	%p13, %r75, %r13;
@%p13 bra BB11_17;

BB11_20:
add.s32 %r76, %r76, 1;
setp.lt.s32	%p14, %r76, %r9;
add.s32 %r69, %r69, 1;
@%p14 bra BB11_16;
bra.uni BB11_21;

BB11_7:
setp.ge.s32	%p5, %r78, %r9;
@%p5 bra BB11_21;

mad.lo.s32 %r14, %r4, %r32, %r3;
mul.lo.s32 %r56, %r34, %r33;
mul.lo.s32 %r57, %r56, %r5;
cvta.to.global.u64 %rd21, %rd17;
mul.wide.s32 %rd22, %r57, 8;
add.s64 %rd1, %rd21, %rd22;
mad.lo.s32 %r15, %r34, %r78, %r12;
cvta.to.global.u64 %rd23, %rd18;
mul.wide.s32 %rd24, %r57, 4;
add.s64 %rd2, %rd23, %rd24;
mov.f64 %fd20, 0d0000000000000000;
mov.u32 %r68, 0;

BB11_9:
mad.lo.s32 %r58, %r34, %r68, %r15;
mul.wide.s32 %rd25, %r58, 8;
add.s64 %rd35, %rd1, %rd25;
mul.wide.s32 %rd26, %r58, 4;
add.s64 %rd34, %rd2, %rd26;
setp.ge.s32	%p6, %r12, %r13;
mov.u32 %r77, %r12;
@%p6 bra BB11_13;

BB11_10:
mov.u32 %r18, %r77;
ld.global.u32 %r59, [%rd34];
setp.ne.s32	%p7, %r59, %r14;
@%p7 bra BB11_12;

ld.global.f64 %fd15, [%rd35];
add.f64 %fd20, %fd20, %fd15;

BB11_12:
add.s64 %rd35, %rd35, 8;
add.s64 %rd34, %rd34, 4;
add.s32 %r19, %r18, 1;
setp.lt.s32	%p8, %r19, %r13;
mov.u32 %r77, %r19;
@%p8 bra BB11_10;

BB11_13:
add.s32 %r78, %r78, 1;
setp.lt.s32	%p9, %r78, %r9;
add.s32 %r68, %r68, 1;
@%p9 bra BB11_9;

BB11_21:
mul.wide.s32 %rd32, %r67, 8;
add.s64 %rd33, %rd31, %rd32;
st.global.f64 [%rd33], %fd20;
mov.u32 %r66, %nctaid.x;
mad.lo.s32 %r67, %r66, %r42, %r67;
setp.lt.s32	%p15, %r67, %r30;
@%p15 bra BB11_2;

BB11_22:
ret;
}


.visible .entry _ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1_(
.param .u32 _ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_0,
.param .u64 _ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_1,
.param .u32 _ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_2,
.param .u32 _ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_3,
.param .u32 _ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_4,
.param .u32 _ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_5,
.param .u32 _ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_6,
.param .u32 _ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_7,
.param .u32 _ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_8,
.param .u32 _ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_9,
.param .u32 _ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_10,
.param .u32 _ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_11,
.param .u32 _ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_12,
.param .u32 _ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_13,
.param .u64 _ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_14
)
{
.reg .pred %p<9>;
.reg .b32 %r<71>;
.reg .f64 %fd<12>;
.reg .b64 %rd<12>;


ld.param.u32 %r19, [_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_0];
ld.param.u64 %rd2, [_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_1];
ld.param.u32 %r20, [_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_4];
ld.param.u32 %r21, [_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_5];
ld.param.u32 %r22, [_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_6];
ld.param.u32 %r23, [_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_7];
ld.param.u32 %r24, [_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_8];
ld.param.u32 %r25, [_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_9];
ld.param.u32 %r26, [_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_10];
ld.param.u32 %r27, [_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_11];
ld.param.u32 %r28, [_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_12];
ld.param.u32 %r29, [_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_13];
ld.param.u64 %rd3, [_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1__param_14];
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r63, %r31, %r30, %r32;
setp.ge.s32	%p1, %r63, %r19;
@%p1 bra BB12_13;

cvta.to.global.u64 %rd6, %rd2;
cvta.to.global.u64 %rd9, %rd3;

BB12_2:
rem.s32 %r34, %r63, %r21;
add.s32 %r3, %r34, %r29;
div.s32 %r35, %r63, %r21;
rem.s32 %r36, %r35, %r20;
add.s32 %r4, %r36, %r28;
div.s32 %r5, %r35, %r20;
setp.lt.s32	%p2, %r4, %r24;
mov.u32 %r33, 0;
mov.u32 %r70, %r33;
@%p2 bra BB12_4;

sub.s32 %r37, %r4, %r24;
div.s32 %r38, %r37, %r26;
add.s32 %r6, %r38, 1;
mov.u32 %r70, %r6;

BB12_4:
mov.u32 %r65, %r70;
mov.u32 %r68, %r65;
div.s32 %r40, %r4, %r26;
add.s32 %r41, %r40, 1;
min.s32 %r8, %r41, %r22;
setp.lt.s32	%p3, %r3, %r25;
mov.u32 %r69, %r33;
@%p3 bra BB12_6;

sub.s32 %r42, %r3, %r25;
div.s32 %r43, %r42, %r27;
add.s32 %r69, %r43, 1;

BB12_6:
mov.u32 %r10, %r69;
div.s32 %r44, %r3, %r27;
add.s32 %r45, %r44, 1;
min.s32 %r11, %r45, %r23;
mov.f64 %fd11, 0d0000000000000000;
setp.ge.s32	%p4, %r68, %r8;
@%p4 bra BB12_12;

mul.lo.s32 %r46, %r23, %r22;
mul.lo.s32 %r47, %r46, %r5;
cvt.s64.s32	%rd1, %r47;
mov.f64 %fd11, 0d0000000000000000;

BB12_8:
setp.ge.s32	%p5, %r10, %r11;
@%p5 bra BB12_11;

mul.lo.s32 %r48, %r68, %r26;
sub.s32 %r49, %r48, %r28;
add.s32 %r50, %r49, %r24;
add.s32 %r51, %r28, %r20;
min.s32 %r52, %r50, %r51;
sub.s32 %r13, %r52, %r49;
mul.lo.s32 %r14, %r68, %r23;
mov.u32 %r67, %r10;

BB12_10:
mov.u32 %r15, %r67;
mul.lo.s32 %r53, %r15, %r27;
sub.s32 %r54, %r53, %r29;
add.s32 %r55, %r54, %r25;
add.s32 %r56, %r29, %r21;
min.s32 %r57, %r55, %r56;
sub.s32 %r58, %r57, %r54;
mul.lo.s32 %r59, %r58, %r13;
add.s32 %r60, %r15, %r14;
cvt.s64.s32	%rd4, %r60;
add.s64 %rd5, %rd4, %rd1;
shl.b64 %rd7, %rd5, 3;
add.s64 %rd8, %rd6, %rd7;
cvt.rn.f64.s32	%fd8, %r59;
ld.global.f64 %fd9, [%rd8];
div.rn.f64 %fd10, %fd9, %fd8;
add.f64 %fd11, %fd11, %fd10;
add.s32 %r16, %r15, 1;
setp.lt.s32	%p6, %r16, %r11;
mov.u32 %r67, %r16;
@%p6 bra BB12_10;

BB12_11:
add.s32 %r68, %r68, 1;
setp.lt.s32	%p7, %r68, %r8;
@%p7 bra BB12_8;

BB12_12:
mul.wide.s32 %rd10, %r63, 8;
add.s64 %rd11, %rd9, %rd10;
st.global.f64 [%rd11], %fd11;
mov.u32 %r62, %nctaid.x;
mad.lo.s32 %r63, %r62, %r31, %r63;
setp.lt.s32	%p8, %r63, %r19;
@%p8 bra BB12_2;

BB12_13:
ret;
}


.visible .entry _ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1_(
.param .u32 _ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_0,
.param .u64 _ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_1,
.param .u64 _ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_2,
.param .u32 _ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_3,
.param .u32 _ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_4,
.param .u32 _ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_5,
.param .u32 _ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_6,
.param .u32 _ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_7,
.param .u32 _ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_8,
.param .u32 _ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_9,
.param .u32 _ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_10,
.param .u32 _ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_11,
.param .u32 _ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_12,
.param .u64 _ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_13
)
{
.reg .pred %p<10>;
.reg .b32 %r<59>;
.reg .f64 %fd<12>;
.reg .b64 %rd<21>;


ld.param.u32 %r21, [_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_0];
ld.param.u64 %rd7, [_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_1];
ld.param.u64 %rd8, [_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_2];
ld.param.u32 %r22, [_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_5];
ld.param.u32 %r23, [_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_6];
ld.param.u32 %r24, [_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_7];
ld.param.u32 %r25, [_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_8];
ld.param.u32 %r26, [_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_9];
ld.param.u32 %r27, [_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_10];
ld.param.u32 %r28, [_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_11];
ld.param.u32 %r29, [_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_12];
ld.param.u64 %rd9, [_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1__param_13];
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r50, %r31, %r30, %r32;
setp.ge.s32	%p1, %r50, %r21;
@%p1 bra BB13_12;

cvta.to.global.u64 %rd10, %rd7;
cvta.to.global.u64 %rd14, %rd8;
cvta.to.global.u64 %rd16, %rd9;

BB13_2:
rem.s32 %r3, %r50, %r23;
div.s32 %r34, %r50, %r23;
rem.s32 %r4, %r34, %r22;
div.s32 %r5, %r34, %r22;
setp.lt.s32	%p2, %r4, %r26;
mov.u32 %r33, 0;
mov.u32 %r58, %r33;
@%p2 bra BB13_4;

sub.s32 %r35, %r4, %r26;
div.s32 %r36, %r35, %r28;
add.s32 %r6, %r36, 1;
mov.u32 %r58, %r6;

BB13_4:
mov.u32 %r53, %r58;
mov.u32 %r56, %r53;
div.s32 %r38, %r4, %r28;
add.s32 %r39, %r38, 1;
min.s32 %r8, %r39, %r24;
setp.lt.s32	%p3, %r3, %r27;
mov.u32 %r57, %r33;
@%p3 bra BB13_6;

sub.s32 %r40, %r3, %r27;
div.s32 %r41, %r40, %r29;
add.s32 %r57, %r41, 1;

BB13_6:
mov.u32 %r10, %r57;
div.s32 %r42, %r3, %r29;
add.s32 %r43, %r42, 1;
min.s32 %r11, %r43, %r25;
mov.f64 %fd11, 0d0000000000000000;
setp.ge.s32	%p4, %r56, %r8;
@%p4 bra BB13_11;

mul.lo.s32 %r45, %r25, %r24;
mul.lo.s32 %r12, %r45, %r5;
mad.lo.s32 %r13, %r25, %r56, %r10;
mov.f64 %fd11, 0d0000000000000000;
mov.u32 %r51, 0;

BB13_8:
mad.lo.s32 %r46, %r25, %r51, %r13;
mul.wide.s32 %rd11, %r12, 8;
add.s64 %rd12, %rd10, %rd11;
mul.wide.s32 %rd13, %r46, 8;
add.s64 %rd20, %rd12, %rd13;
add.s64 %rd15, %rd14, %rd11;
add.s64 %rd19, %rd15, %rd13;
setp.ge.s32	%p5, %r10, %r11;
mov.u32 %r55, %r10;
@%p5 bra BB13_10;

BB13_9:
mov.u32 %r16, %r55;
ld.global.f64 %fd8, [%rd20];
cvt.rzi.s32.f64	%r47, %fd8;
setp.eq.s32	%p6, %r50, %r47;
ld.global.f64 %fd9, [%rd19];
selp.f64	%fd10, %fd9, 0d0000000000000000, %p6;
add.f64 %fd11, %fd11, %fd10;
add.s64 %rd20, %rd20, 8;
add.s64 %rd19, %rd19, 8;
add.s32 %r17, %r16, 1;
setp.lt.s32	%p7, %r17, %r11;
mov.u32 %r55, %r17;
@%p7 bra BB13_9;

BB13_10:
add.s32 %r56, %r56, 1;
setp.lt.s32	%p8, %r56, %r8;
add.s32 %r51, %r51, 1;
@%p8 bra BB13_8;

BB13_11:
mul.wide.s32 %rd17, %r50, 8;
add.s64 %rd18, %rd16, %rd17;
st.global.f64 [%rd18], %fd11;
mov.u32 %r49, %nctaid.x;
mad.lo.s32 %r50, %r49, %r31, %r50;
setp.lt.s32	%p9, %r50, %r21;
@%p9 bra BB13_2;

BB13_12:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64

.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



.visible .entry _ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1_(
.param .u32 _ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1__param_0,
.param .u64 _ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1__param_1,
.param .u64 _ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1__param_2,
.param .u64 _ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1__param_3,
.param .u32 _ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1__param_4,
.param .u32 _ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1__param_5,
.param .u64 _ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1__param_6
)
{
.reg .pred %p<3>;
.reg .f32 %f<5>;
.reg .b32 %r<15>;
.reg .b64 %rd<15>;


ld.param.u32 %r6, [_ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1__param_0];
ld.param.u64 %rd5, [_ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1__param_1];
ld.param.u64 %rd6, [_ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1__param_2];
ld.param.u64 %rd7, [_ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1__param_3];
ld.param.u32 %r7, [_ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1__param_4];
ld.param.u32 %r8, [_ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1__param_5];
ld.param.u64 %rd8, [_ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1__param_6];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r14, %r1, %r9, %r10;
setp.ge.s32	%p1, %r14, %r6;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd1, %rd8;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd6;
cvta.to.global.u64 %rd4, %rd5;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r3, %r11, %r1;

BB0_2:
div.s32 %r12, %r14, %r8;
rem.s32 %r13, %r12, %r7;
mul.wide.s32 %rd9, %r14, 4;
add.s64 %rd10, %rd4, %rd9;
mul.wide.s32 %rd11, %r13, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f1, [%rd12];
ld.global.f32 %f2, [%rd10];
add.s64 %rd13, %rd2, %rd11;
ld.global.f32 %f3, [%rd13];
fma.rn.f32 %f4, %f2, %f1, %f3;
add.s64 %rd14, %rd1, %rd9;
st.global.f32 [%rd14], %f4;
add.s32 %r14, %r3, %r14;
setp.lt.s32	%p2, %r14, %r6;
@%p2 bra BB0_2;

BB0_3:
ret;
}


.visible .entry _ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1_(
.param .u32 _ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1__param_0,
.param .u64 _ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1__param_1,
.param .u64 _ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1__param_2,
.param .u32 _ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1__param_3,
.param .u32 _ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1__param_4,
.param .u64 _ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1__param_5
)
{
.reg .pred %p<3>;
.reg .f32 %f<4>;
.reg .b32 %r<15>;
.reg .b64 %rd<12>;


ld.param.u32 %r6, [_ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1__param_2];
ld.param.u32 %r7, [_ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1__param_3];
ld.param.u32 %r8, [_ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1__param_4];
ld.param.u64 %rd6, [_ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r14, %r1, %r9, %r10;
setp.ge.s32	%p1, %r14, %r6;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r3, %r11, %r1;

BB1_2:
div.s32 %r12, %r14, %r8;
rem.s32 %r13, %r12, %r7;
mul.wide.s32 %rd7, %r14, 4;
add.s64 %rd8, %rd3, %rd7;
mul.wide.s32 %rd9, %r13, 4;
add.s64 %rd10, %rd2, %rd9;
ld.global.f32 %f1, [%rd10];
ld.global.f32 %f2, [%rd8];
mul.f32 %f3, %f2, %f1;
add.s64 %rd11, %rd1, %rd7;
st.global.f32 [%rd11], %f3;
add.s32 %r14, %r3, %r14;
setp.lt.s32	%p2, %r14, %r6;
@%p2 bra BB1_2;

BB1_3:
ret;
}


.visible .entry _ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1_(
.param .u32 _ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1__param_0,
.param .u64 _ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1__param_1,
.param .u64 _ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1__param_2,
.param .u64 _ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1__param_3,
.param .u32 _ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1__param_4,
.param .u32 _ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1__param_5,
.param .u64 _ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1__param_6
)
{
.reg .pred %p<3>;
.reg .b32 %r<15>;
.reg .f64 %fd<5>;
.reg .b64 %rd<15>;


ld.param.u32 %r6, [_ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1__param_0];
ld.param.u64 %rd5, [_ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1__param_1];
ld.param.u64 %rd6, [_ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1__param_2];
ld.param.u64 %rd7, [_ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1__param_3];
ld.param.u32 %r7, [_ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1__param_4];
ld.param.u32 %r8, [_ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1__param_5];
ld.param.u64 %rd8, [_ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1__param_6];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r14, %r1, %r9, %r10;
setp.ge.s32	%p1, %r14, %r6;
@%p1 bra BB2_3;

cvta.to.global.u64 %rd1, %rd8;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd6;
cvta.to.global.u64 %rd4, %rd5;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r3, %r11, %r1;

BB2_2:
div.s32 %r12, %r14, %r8;
rem.s32 %r13, %r12, %r7;
mul.wide.s32 %rd9, %r14, 8;
add.s64 %rd10, %rd4, %rd9;
mul.wide.s32 %rd11, %r13, 8;
add.s64 %rd12, %rd3, %rd11;
ld.global.f64 %fd1, [%rd12];
ld.global.f64 %fd2, [%rd10];
add.s64 %rd13, %rd2, %rd11;
ld.global.f64 %fd3, [%rd13];
fma.rn.f64 %fd4, %fd2, %fd1, %fd3;
add.s64 %rd14, %rd1, %rd9;
st.global.f64 [%rd14], %fd4;
add.s32 %r14, %r3, %r14;
setp.lt.s32	%p2, %r14, %r6;
@%p2 bra BB2_2;

BB2_3:
ret;
}


.visible .entry _ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1_(
.param .u32 _ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1__param_0,
.param .u64 _ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1__param_1,
.param .u64 _ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1__param_2,
.param .u32 _ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1__param_3,
.param .u32 _ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1__param_4,
.param .u64 _ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1__param_5
)
{
.reg .pred %p<3>;
.reg .b32 %r<15>;
.reg .f64 %fd<4>;
.reg .b64 %rd<12>;


ld.param.u32 %r6, [_ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1__param_2];
ld.param.u32 %r7, [_ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1__param_3];
ld.param.u32 %r8, [_ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1__param_4];
ld.param.u64 %rd6, [_ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r14, %r1, %r9, %r10;
setp.ge.s32	%p1, %r14, %r6;
@%p1 bra BB3_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r3, %r11, %r1;

BB3_2:
div.s32 %r12, %r14, %r8;
rem.s32 %r13, %r12, %r7;
mul.wide.s32 %rd7, %r14, 8;
add.s64 %rd8, %rd3, %rd7;
mul.wide.s32 %rd9, %r13, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd1, [%rd10];
ld.global.f64 %fd2, [%rd8];
mul.f64 %fd3, %fd2, %fd1;
add.s64 %rd11, %rd1, %rd7;
st.global.f64 [%rd11], %fd3;
add.s32 %r14, %r3, %r14;
setp.lt.s32	%p2, %r14, %r6;
@%p2 bra BB3_2;

BB3_3:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];

.visible .entry _ZN5caffe9BRForwardIfEEviiPKT_S3_PS1_(
.param .u32 _ZN5caffe9BRForwardIfEEviiPKT_S3_PS1__param_0,
.param .u32 _ZN5caffe9BRForwardIfEEviiPKT_S3_PS1__param_1,
.param .u64 _ZN5caffe9BRForwardIfEEviiPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe9BRForwardIfEEviiPKT_S3_PS1__param_3,
.param .u64 _ZN5caffe9BRForwardIfEEviiPKT_S3_PS1__param_4
)
{
.reg .pred %p<3>;
.reg .f32 %f<3>;
.reg .b32 %r<16>;
.reg .b64 %rd<13>;


ld.param.u32 %r6, [_ZN5caffe9BRForwardIfEEviiPKT_S3_PS1__param_0];
ld.param.u32 %r7, [_ZN5caffe9BRForwardIfEEviiPKT_S3_PS1__param_1];
ld.param.u64 %rd4, [_ZN5caffe9BRForwardIfEEviiPKT_S3_PS1__param_2];
ld.param.u64 %rd5, [_ZN5caffe9BRForwardIfEEviiPKT_S3_PS1__param_3];
ld.param.u64 %rd6, [_ZN5caffe9BRForwardIfEEviiPKT_S3_PS1__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %ctaid.x;
mov.u32 %r9, %tid.x;
mad.lo.s32 %r15, %r1, %r8, %r9;
setp.ge.s32	%p1, %r15, %r6;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;
mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r3, %r10, %r1;

BB0_2:
div.s32 %r11, %r15, %r7;
mul.wide.s32 %rd7, %r11, 4;
add.s64 %rd8, %rd3, %rd7;
ld.global.f32 %f1, [%rd8];
cvt.rzi.s32.f32	%r12, %f1;
rem.s32 %r13, %r15, %r7;
mad.lo.s32 %r14, %r12, %r7, %r13;
mul.wide.s32 %rd9, %r14, 4;
add.s64 %rd10, %rd2, %rd9;
ld.global.f32 %f2, [%rd10];
mul.wide.s32 %rd11, %r15, 4;
add.s64 %rd12, %rd1, %rd11;
st.global.f32 [%rd12], %f2;
add.s32 %r15, %r3, %r15;
setp.lt.s32	%p2, %r15, %r6;
@%p2 bra BB0_2;

BB0_3:
ret;
}


.visible .entry _ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1_(
.param .u32 _ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1__param_0,
.param .u32 _ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1__param_1,
.param .u64 _ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1__param_2,
.param .u64 _ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1__param_3,
.param .u64 _ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1__param_4,
.param .u64 _ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1__param_5,
.param .u64 _ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1__param_6
)
{
.reg .pred %p<5>;
.reg .f32 %f<9>;
.reg .b32 %r<23>;
.reg .b64 %rd<23>;


ld.param.u32 %r12, [_ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1__param_0];
ld.param.u32 %r13, [_ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1__param_1];
ld.param.u64 %rd10, [_ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1__param_2];
ld.param.u64 %rd11, [_ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1__param_3];
ld.param.u64 %rd12, [_ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1__param_4];
ld.param.u64 %rd13, [_ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1__param_5];
ld.param.u64 %rd14, [_ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1__param_6];
mov.u32 %r1, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r21, %r1, %r14, %r15;
setp.ge.s32	%p1, %r21, %r12;
@%p1 bra BB1_6;

cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd2, %rd11;
cvta.to.global.u64 %rd3, %rd13;
cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd14;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r3, %r16, %r1;

BB1_2:
mul.wide.s32 %rd15, %r21, 4;
add.s64 %rd6, %rd5, %rd15;
mov.u32 %r17, 0;
st.global.u32 [%rd6], %r17;
div.s32 %r18, %r21, %r13;
mul.wide.s32 %rd16, %r18, 4;
add.s64 %rd17, %rd4, %rd16;
ld.global.f32 %f3, [%rd17];
cvt.rzi.s32.f32	%r22, %f3;
add.s64 %rd18, %rd3, %rd16;
ld.global.f32 %f4, [%rd18];
cvt.rzi.s32.f32	%r6, %f4;
setp.lt.s32	%p2, %r6, 1;
@%p2 bra BB1_5;

add.s32 %r7, %r6, %r22;
rem.s32 %r8, %r21, %r13;
mul.wide.s32 %rd19, %r22, 4;
add.s64 %rd22, %rd2, %rd19;
mov.f32 %f8, 0f00000000;

BB1_4:
ld.global.f32 %f6, [%rd22];
cvt.rzi.s32.f32	%r19, %f6;
mad.lo.s32 %r20, %r19, %r13, %r8;
mul.wide.s32 %rd20, %r20, 4;
add.s64 %rd21, %rd1, %rd20;
ld.global.f32 %f7, [%rd21];
add.f32 %f8, %f7, %f8;
st.global.f32 [%rd6], %f8;
add.s64 %rd22, %rd22, 4;
add.s32 %r22, %r22, 1;
setp.lt.s32	%p3, %r22, %r7;
@%p3 bra BB1_4;

BB1_5:
add.s32 %r21, %r3, %r21;
setp.lt.s32	%p4, %r21, %r12;
@%p4 bra BB1_2;

BB1_6:
ret;
}


.visible .entry _ZN5caffe9BRForwardIdEEviiPKT_S3_PS1_(
.param .u32 _ZN5caffe9BRForwardIdEEviiPKT_S3_PS1__param_0,
.param .u32 _ZN5caffe9BRForwardIdEEviiPKT_S3_PS1__param_1,
.param .u64 _ZN5caffe9BRForwardIdEEviiPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe9BRForwardIdEEviiPKT_S3_PS1__param_3,
.param .u64 _ZN5caffe9BRForwardIdEEviiPKT_S3_PS1__param_4
)
{
.reg .pred %p<3>;
.reg .b32 %r<16>;
.reg .f64 %fd<3>;
.reg .b64 %rd<13>;


ld.param.u32 %r6, [_ZN5caffe9BRForwardIdEEviiPKT_S3_PS1__param_0];
ld.param.u32 %r7, [_ZN5caffe9BRForwardIdEEviiPKT_S3_PS1__param_1];
ld.param.u64 %rd4, [_ZN5caffe9BRForwardIdEEviiPKT_S3_PS1__param_2];
ld.param.u64 %rd5, [_ZN5caffe9BRForwardIdEEviiPKT_S3_PS1__param_3];
ld.param.u64 %rd6, [_ZN5caffe9BRForwardIdEEviiPKT_S3_PS1__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %ctaid.x;
mov.u32 %r9, %tid.x;
mad.lo.s32 %r15, %r1, %r8, %r9;
setp.ge.s32	%p1, %r15, %r6;
@%p1 bra BB2_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;
mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r3, %r10, %r1;

BB2_2:
div.s32 %r11, %r15, %r7;
mul.wide.s32 %rd7, %r11, 8;
add.s64 %rd8, %rd3, %rd7;
ld.global.f64 %fd1, [%rd8];
cvt.rzi.s32.f64	%r12, %fd1;
rem.s32 %r13, %r15, %r7;
mad.lo.s32 %r14, %r12, %r7, %r13;
mul.wide.s32 %rd9, %r14, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd2, [%rd10];
mul.wide.s32 %rd11, %r15, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd2;
add.s32 %r15, %r3, %r15;
setp.lt.s32	%p2, %r15, %r6;
@%p2 bra BB2_2;

BB2_3:
ret;
}


.visible .entry _ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1_(
.param .u32 _ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1__param_0,
.param .u32 _ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1__param_1,
.param .u64 _ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1__param_2,
.param .u64 _ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1__param_3,
.param .u64 _ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1__param_4,
.param .u64 _ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1__param_5,
.param .u64 _ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1__param_6
)
{
.reg .pred %p<5>;
.reg .b32 %r<22>;
.reg .f64 %fd<9>;
.reg .b64 %rd<24>;


ld.param.u32 %r12, [_ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1__param_0];
ld.param.u32 %r13, [_ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1__param_1];
ld.param.u64 %rd10, [_ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1__param_2];
ld.param.u64 %rd11, [_ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1__param_3];
ld.param.u64 %rd12, [_ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1__param_4];
ld.param.u64 %rd13, [_ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1__param_5];
ld.param.u64 %rd14, [_ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1__param_6];
mov.u32 %r1, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r20, %r1, %r14, %r15;
setp.ge.s32	%p1, %r20, %r12;
@%p1 bra BB3_6;

cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd2, %rd11;
cvta.to.global.u64 %rd3, %rd13;
cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd14;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r3, %r16, %r1;

BB3_2:
mul.wide.s32 %rd15, %r20, 8;
add.s64 %rd6, %rd5, %rd15;
mov.u64 %rd16, 0;
st.global.u64 [%rd6], %rd16;
div.s32 %r17, %r20, %r13;
mul.wide.s32 %rd17, %r17, 8;
add.s64 %rd18, %rd4, %rd17;
ld.global.f64 %fd3, [%rd18];
cvt.rzi.s32.f64	%r21, %fd3;
add.s64 %rd19, %rd3, %rd17;
ld.global.f64 %fd4, [%rd19];
cvt.rzi.s32.f64	%r6, %fd4;
setp.lt.s32	%p2, %r6, 1;
@%p2 bra BB3_5;

add.s32 %r7, %r6, %r21;
rem.s32 %r8, %r20, %r13;
mul.wide.s32 %rd20, %r21, 8;
add.s64 %rd23, %rd2, %rd20;
mov.f64 %fd8, 0d0000000000000000;

BB3_4:
ld.global.f64 %fd6, [%rd23];
cvt.rzi.s32.f64	%r18, %fd6;
mad.lo.s32 %r19, %r18, %r13, %r8;
mul.wide.s32 %rd21, %r19, 8;
add.s64 %rd22, %rd1, %rd21;
ld.global.f64 %fd7, [%rd22];
add.f64 %fd8, %fd7, %fd8;
st.global.f64 [%rd6], %fd8;
add.s64 %rd23, %rd23, 8;
add.s32 %r21, %r21, 1;
setp.lt.s32	%p3, %r21, %r7;
@%p3 bra BB3_4;

BB3_5:
add.s32 %r20, %r3, %r20;
setp.lt.s32	%p4, %r20, %r12;
@%p4 bra BB3_2;

BB3_6:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64




Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



.visible .entry _ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi(
.param .u32 _ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi_param_0,
.param .u64 _ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi_param_1,
.param .u64 _ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi_param_2,
.param .u32 _ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi_param_3,
.param .u64 _ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi_param_4,
.param .u64 _ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi_param_5
)
{
.reg .pred %p<7>;
.reg .f32 %f<5>;
.reg .b32 %r<22>;
.reg .b64 %rd<22>;


ld.param.u32 %r9, [_ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi_param_0];
ld.param.u64 %rd9, [_ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi_param_1];
ld.param.u64 %rd10, [_ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi_param_2];
ld.param.u32 %r10, [_ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi_param_3];
ld.param.u64 %rd11, [_ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi_param_4];
ld.param.u64 %rd12, [_ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi_param_5];
cvta.to.global.u64 %rd1, %rd12;
cvta.to.global.u64 %rd2, %rd11;
cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r20, %r1, %r11, %r12;
setp.ge.s32	%p1, %r20, %r9;
@%p1 bra BB0_10;

setp.eq.s32	%p2, %r10, 0;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r3, %r13, %r1;
@%p2 bra BB0_6;

mov.u32 %r21, %r20;

BB0_3:
mov.u32 %r5, %r21;
cvt.s64.s32	%rd5, %r5;
mul.wide.s32 %rd13, %r5, 4;
add.s64 %rd14, %rd4, %rd13;
add.s64 %rd15, %rd3, %rd13;
ld.global.f32 %f1, [%rd15];
ld.global.f32 %f4, [%rd14];
setp.gt.f32	%p3, %f4, %f1;
@%p3 bra BB0_5;

shl.b64 %rd16, %rd5, 2;
add.s64 %rd17, %rd2, %rd16;
st.global.f32 [%rd17], %f1;
add.s64 %rd18, %rd1, %rd16;
add.s32 %r17, %r10, 1;
st.global.u32 [%rd18], %r17;

BB0_5:
cvt.u32.u64	%r14, %rd5;
add.s32 %r21, %r3, %r14;
setp.lt.s32	%p4, %r21, %r9;
@%p4 bra BB0_3;
bra.uni BB0_10;

BB0_6:
mov.u32 %r7, %r20;
cvt.s64.s32	%rd6, %r7;
mul.wide.s32 %rd19, %r7, 4;
add.s64 %rd20, %rd4, %rd19;
add.s64 %rd21, %rd3, %rd19;
ld.global.f32 %f2, [%rd21];
ld.global.f32 %f3, [%rd20];
setp.gt.f32	%p5, %f3, %f2;
add.s64 %rd7, %rd2, %rd19;
add.s64 %rd8, %rd1, %rd19;
@%p5 bra BB0_8;
bra.uni BB0_7;

BB0_8:
st.global.f32 [%rd7], %f3;
mov.u32 %r15, 0;
st.global.u32 [%rd8], %r15;
bra.uni BB0_9;

BB0_7:
st.global.f32 [%rd7], %f2;
add.s32 %r18, %r10, 1;
st.global.u32 [%rd8], %r18;

BB0_9:
cvt.u32.u64	%r16, %rd6;
add.s32 %r20, %r3, %r16;
setp.lt.s32	%p6, %r20, %r9;
@%p6 bra BB0_6;

BB0_10:
ret;
}


.visible .entry _ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1_(
.param .u32 _ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1__param_0,
.param .u64 _ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1__param_1,
.param .u32 _ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1__param_2,
.param .u64 _ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1__param_3,
.param .u64 _ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1__param_4
)
{
.reg .pred %p<4>;
.reg .f32 %f<6>;
.reg .b32 %r<14>;
.reg .b64 %rd<14>;


ld.param.u32 %r6, [_ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1__param_0];
ld.param.u64 %rd5, [_ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1__param_1];
ld.param.u32 %r7, [_ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1__param_2];
ld.param.u64 %rd6, [_ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1__param_3];
ld.param.u64 %rd7, [_ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %ctaid.x;
mov.u32 %r9, %tid.x;
mad.lo.s32 %r13, %r1, %r8, %r9;
setp.ge.s32	%p1, %r13, %r6;
@%p1 bra BB1_5;

cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r3, %r10, %r1;

BB1_2:
mov.u32 %r4, %r13;
cvt.s64.s32	%rd4, %r4;
mul.wide.s32 %rd8, %r4, 4;
add.s64 %rd9, %rd3, %rd8;
ld.global.u32 %r11, [%rd9];
mov.f32 %f5, 0f00000000;
setp.ne.s32	%p2, %r11, %r7;
@%p2 bra BB1_4;

shl.b64 %rd10, %rd4, 2;
add.s64 %rd11, %rd2, %rd10;
ld.global.f32 %f4, [%rd11];
add.f32 %f5, %f4, 0f00000000;

BB1_4:
shl.b64 %rd12, %rd4, 2;
add.s64 %rd13, %rd1, %rd12;
st.global.f32 [%rd13], %f5;
cvt.u32.u64	%r12, %rd4;
add.s32 %r13, %r3, %r12;
setp.lt.s32	%p3, %r13, %r6;
@%p3 bra BB1_2;

BB1_5:
ret;
}


.visible .entry _ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi(
.param .u32 _ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi_param_0,
.param .u64 _ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi_param_1,
.param .u64 _ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi_param_2,
.param .u32 _ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi_param_3,
.param .u64 _ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi_param_4,
.param .u64 _ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi_param_5
)
{
.reg .pred %p<7>;
.reg .b32 %r<22>;
.reg .f64 %fd<5>;
.reg .b64 %rd<24>;


ld.param.u32 %r9, [_ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi_param_0];
ld.param.u64 %rd9, [_ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi_param_1];
ld.param.u64 %rd10, [_ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi_param_2];
ld.param.u32 %r10, [_ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi_param_3];
ld.param.u64 %rd11, [_ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi_param_4];
ld.param.u64 %rd12, [_ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi_param_5];
cvta.to.global.u64 %rd1, %rd12;
cvta.to.global.u64 %rd2, %rd11;
cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r20, %r1, %r11, %r12;
setp.ge.s32	%p1, %r20, %r9;
@%p1 bra BB2_10;

setp.eq.s32	%p2, %r10, 0;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r3, %r13, %r1;
@%p2 bra BB2_6;

mov.u32 %r21, %r20;

BB2_3:
mov.u32 %r5, %r21;
cvt.s64.s32	%rd5, %r5;
mul.wide.s32 %rd13, %r5, 8;
add.s64 %rd14, %rd4, %rd13;
add.s64 %rd15, %rd3, %rd13;
ld.global.f64 %fd1, [%rd15];
ld.global.f64 %fd4, [%rd14];
setp.gt.f64	%p3, %fd4, %fd1;
@%p3 bra BB2_5;

shl.b64 %rd16, %rd5, 3;
add.s64 %rd17, %rd2, %rd16;
st.global.f64 [%rd17], %fd1;
shl.b64 %rd18, %rd5, 2;
add.s64 %rd19, %rd1, %rd18;
add.s32 %r17, %r10, 1;
st.global.u32 [%rd19], %r17;

BB2_5:
cvt.u32.u64	%r14, %rd5;
add.s32 %r21, %r3, %r14;
setp.lt.s32	%p4, %r21, %r9;
@%p4 bra BB2_3;
bra.uni BB2_10;

BB2_6:
mov.u32 %r7, %r20;
cvt.s64.s32	%rd6, %r7;
mul.wide.s32 %rd20, %r7, 8;
add.s64 %rd21, %rd4, %rd20;
add.s64 %rd22, %rd3, %rd20;
ld.global.f64 %fd2, [%rd22];
ld.global.f64 %fd3, [%rd21];
setp.gt.f64	%p5, %fd3, %fd2;
add.s64 %rd7, %rd2, %rd20;
mul.wide.s32 %rd23, %r7, 4;
add.s64 %rd8, %rd1, %rd23;
@%p5 bra BB2_8;
bra.uni BB2_7;

BB2_8:
st.global.f64 [%rd7], %fd3;
mov.u32 %r15, 0;
st.global.u32 [%rd8], %r15;
bra.uni BB2_9;

BB2_7:
st.global.f64 [%rd7], %fd2;
add.s32 %r18, %r10, 1;
st.global.u32 [%rd8], %r18;

BB2_9:
cvt.u32.u64	%r16, %rd6;
add.s32 %r20, %r3, %r16;
setp.lt.s32	%p6, %r20, %r9;
@%p6 bra BB2_6;

BB2_10:
ret;
}


.visible .entry _ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1_(
.param .u32 _ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1__param_0,
.param .u64 _ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1__param_1,
.param .u32 _ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1__param_2,
.param .u64 _ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1__param_3,
.param .u64 _ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1__param_4
)
{
.reg .pred %p<4>;
.reg .b32 %r<14>;
.reg .f64 %fd<6>;
.reg .b64 %rd<14>;


ld.param.u32 %r6, [_ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1__param_0];
ld.param.u64 %rd5, [_ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1__param_1];
ld.param.u32 %r7, [_ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1__param_2];
ld.param.u64 %rd6, [_ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1__param_3];
ld.param.u64 %rd7, [_ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %ctaid.x;
mov.u32 %r9, %tid.x;
mad.lo.s32 %r13, %r1, %r8, %r9;
setp.ge.s32	%p1, %r13, %r6;
@%p1 bra BB3_5;

cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r3, %r10, %r1;

BB3_2:
mov.u32 %r4, %r13;
cvt.s64.s32	%rd4, %r4;
mul.wide.s32 %rd8, %r4, 4;
add.s64 %rd9, %rd3, %rd8;
ld.global.u32 %r11, [%rd9];
mov.f64 %fd5, 0d0000000000000000;
setp.ne.s32	%p2, %r11, %r7;
@%p2 bra BB3_4;

shl.b64 %rd10, %rd4, 3;
add.s64 %rd11, %rd2, %rd10;
ld.global.f64 %fd4, [%rd11];
add.f64 %fd5, %fd4, 0d0000000000000000;

BB3_4:
shl.b64 %rd12, %rd4, 3;
add.s64 %rd13, %rd1, %rd12;
st.global.f64 [%rd13], %fd5;
cvt.u32.u64	%r12, %rd4;
add.s32 %r13, %r3, %r12;
setp.lt.s32	%p3, %r13, %r6;
@%p3 bra BB3_2;

BB3_5:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



.visible .entry _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4_(
.param .u32 _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4__param_0,
.param .u64 _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4__param_1,
.param .u64 _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4__param_2,
.param .u64 _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4__param_3,
.param .u8 _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4__param_4,
.param .u32 _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4__param_5,
.param .u64 _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4__param_6
)
{
.reg .pred %p<12>;
.reg .b16 %rs<3>;
.reg .f32 %f<64>;
.reg .b32 %r<19>;
.reg .b64 %rd<17>;


ld.param.u32 %r6, [_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4__param_0];
ld.param.u64 %rd6, [_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4__param_1];
ld.param.u64 %rd7, [_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4__param_2];
ld.param.u64 %rd8, [_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4__param_3];
ld.param.u32 %r7, [_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4__param_5];
ld.param.u64 %rd9, [_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4__param_6];
ld.param.s8 %rs1, [_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %ctaid.x;
mov.u32 %r9, %tid.x;
mad.lo.s32 %r18, %r1, %r8, %r9;
setp.ge.s32	%p1, %r18, %r6;
@%p1 bra BB0_7;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd9;
cvta.to.global.u64 %rd3, %rd8;
cvta.to.global.u64 %rd4, %rd7;
mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r3, %r10, %r1;
and.b16 %rs2, %rs1, 255;

BB0_2:
mov.u32 %r4, %r18;
cvt.s64.s32	%rd5, %r4;
mul.wide.s32 %rd10, %r4, 4;
add.s64 %rd11, %rd4, %rd10;
ld.global.f32 %f1, [%rd11];
cvt.rzi.s32.f32	%r11, %f1;
setp.eq.s32	%p2, %r11, %r7;
setp.ne.s16	%p3, %rs2, 0;
and.pred %p4, %p2, %p3;
mov.f32 %f63, 0f00000000;
mov.f32 %f62, %f63;
@%p4 bra BB0_6;

shl.b64 %rd12, %rd5, 2;
add.s64 %rd13, %rd1, %rd12;
ld.global.f32 %f14, [%rd13];
setp.ge.f32	%p5, %f14, 0f00000000;
selp.u32	%r12, 1, 0, %p5;
cvt.rn.f32.s32	%f15, %r12;
sub.f32 %f16, %f1, %f15;
mul.f32 %f2, %f14, %f16;
add.f32 %f17, %f14, %f14;
selp.f32	%f18, %f17, 0f00000000, %p5;
sub.f32 %f19, %f14, %f18;
mul.f32 %f20, %f19, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f21, %f20;
mov.f32 %f22, 0fBF317200;
fma.rn.f32 %f23, %f21, %f22, %f19;
mov.f32 %f24, 0fB5BFBE8E;
fma.rn.f32 %f25, %f21, %f24, %f23;
mul.f32 %f13, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f12,%f13;

	add.f32 %f26, %f21, 0f00000000;
ex2.approx.f32 %f27, %f26;
setp.lt.f32	%p6, %f19, 0fC2D20000;
setp.gt.f32	%p7, %f19, 0f42D20000;
fma.rn.f32 %f28, %f12, %f27, 0f3F800000;
selp.f32	%f29, 0f3F800000, %f28, %p6;
selp.f32	%f30, 0f7F800000, %f29, %p7;
setp.lt.f32	%p8, %f30, 0f00800000;
mul.f32 %f31, %f30, 0f4B000000;
selp.f32	%f3, %f31, %f30, %p8;
selp.f32	%f32, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r13, %f3;
add.s32 %r14, %r13, -1059760811;
and.b32 %r15, %r14, -8388608;
sub.s32 %r16, %r13, %r15;
mov.b32 %f33, %r16;
cvt.rn.f32.s32	%f34, %r15;
mov.f32 %f35, 0f34000000;
fma.rn.f32 %f36, %f34, %f35, %f32;
add.f32 %f37, %f33, 0fBF800000;
mov.f32 %f38, 0f3E1039F6;
mov.f32 %f39, 0fBE055027;
fma.rn.f32 %f40, %f39, %f37, %f38;
mov.f32 %f41, 0fBDF8CDCC;
fma.rn.f32 %f42, %f40, %f37, %f41;
mov.f32 %f43, 0f3E0F2955;
fma.rn.f32 %f44, %f42, %f37, %f43;
mov.f32 %f45, 0fBE2AD8B9;
fma.rn.f32 %f46, %f44, %f37, %f45;
mov.f32 %f47, 0f3E4CED0B;
fma.rn.f32 %f48, %f46, %f37, %f47;
mov.f32 %f49, 0fBE7FFF22;
fma.rn.f32 %f50, %f48, %f37, %f49;
mov.f32 %f51, 0f3EAAAA78;
fma.rn.f32 %f52, %f50, %f37, %f51;
mov.f32 %f53, 0fBF000000;
fma.rn.f32 %f54, %f52, %f37, %f53;
mul.f32 %f55, %f54, %f37;
fma.rn.f32 %f56, %f55, %f37, %f37;
mov.f32 %f57, 0f3F317218;
fma.rn.f32 %f61, %f36, %f57, %f56;
setp.lt.u32	%p9, %r13, 2139095040;
@%p9 bra BB0_5;

mov.f32 %f58, 0f7F800000;
fma.rn.f32 %f61, %f3, %f58, %f58;

BB0_5:
setp.eq.f32	%p10, %f3, 0f00000000;
selp.f32	%f60, 0fFF800000, %f61, %p10;
sub.f32 %f62, %f2, %f60;
mov.f32 %f63, 0f3F800000;

BB0_6:
shl.b64 %rd14, %rd5, 2;
add.s64 %rd15, %rd3, %rd14;
add.s64 %rd16, %rd2, %rd14;
st.global.f32 [%rd15], %f62;
st.global.f32 [%rd16], %f63;
cvt.u32.u64	%r17, %rd5;
add.s32 %r18, %r3, %r17;
setp.lt.s32	%p11, %r18, %r6;
@%p11 bra BB0_2;

BB0_7:
ret;
}


.visible .entry _ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1_(
.param .u32 _ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1__param_0,
.param .u32 _ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1__param_1,
.param .u64 _ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1__param_2,
.param .u64 _ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1__param_3
)
{
.reg .pred %p<4>;
.reg .f32 %f<2>;
.reg .b32 %r<15>;
.reg .b64 %rd<10>;


ld.param.u32 %r6, [_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1__param_0];
ld.param.u32 %r7, [_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1__param_1];
ld.param.u64 %rd4, [_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1__param_2];
ld.param.u64 %rd5, [_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %ctaid.x;
mov.u32 %r9, %tid.x;
mad.lo.s32 %r14, %r1, %r8, %r9;
setp.ge.s32	%p1, %r14, %r6;
@%p1 bra BB1_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r3, %r10, %r1;

BB1_2:
mov.u32 %r4, %r14;
cvt.s64.s32	%rd3, %r4;
mul.wide.s32 %rd6, %r4, 4;
add.s64 %rd7, %rd2, %rd6;
ld.global.f32 %f1, [%rd7];
cvt.rzi.s32.f32	%r11, %f1;
setp.ne.s32	%p2, %r11, %r7;
@%p2 bra BB1_4;

shl.b64 %rd8, %rd3, 2;
add.s64 %rd9, %rd1, %rd8;
mov.u32 %r12, 0;
st.global.u32 [%rd9], %r12;

BB1_4:
cvt.u32.u64	%r13, %rd3;
add.s32 %r14, %r3, %r13;
setp.lt.s32	%p3, %r14, %r6;
@%p3 bra BB1_2;

BB1_5:
ret;
}


.visible .entry _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4_(
.param .u32 _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4__param_0,
.param .u64 _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4__param_1,
.param .u64 _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4__param_2,
.param .u64 _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4__param_3,
.param .u8 _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4__param_4,
.param .u32 _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4__param_5,
.param .u64 _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4__param_6
)
{
.reg .pred %p<14>;
.reg .b16 %rs<5>;
.reg .f32 %f<4>;
.reg .b32 %r<58>;
.reg .f64 %fd<115>;
.reg .b64 %rd<17>;


ld.param.u32 %r19, [_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4__param_0];
ld.param.u64 %rd2, [_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4__param_1];
ld.param.u64 %rd3, [_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4__param_2];
ld.param.u64 %rd4, [_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4__param_3];
ld.param.u64 %rd5, [_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4__param_6];
mov.u32 %r21, %ctaid.x;
mov.u32 %r1, %ntid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r53, %r1, %r21, %r22;
setp.ge.s32	%p1, %r53, %r19;
@%p1 bra BB2_15;

mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r3, %r23, %r1;
cvta.to.global.u64 %rd6, %rd3;
cvta.to.global.u64 %rd12, %rd4;
cvta.to.global.u64 %rd15, %rd5;
cvta.to.global.u64 %rd9, %rd2;

BB2_2:
mov.u32 %r4, %r53;
ld.param.s8 %rs4, [_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4__param_4];
and.b16 %rs3, %rs4, 255;
ld.param.u32 %r52, [_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4__param_5];
cvt.s64.s32	%rd1, %r4;
mul.wide.s32 %rd7, %r4, 8;
add.s64 %rd8, %rd6, %rd7;
ld.global.f64 %fd1, [%rd8];
cvt.rzi.s32.f64	%r24, %fd1;
setp.eq.s32	%p2, %r24, %r52;
setp.ne.s16	%p3, %rs3, 0;
and.pred %p4, %p2, %p3;
mov.f64 %fd114, 0d0000000000000000;
mov.f64 %fd113, %fd114;
@%p4 bra BB2_14;

shl.b64 %rd10, %rd1, 3;
add.s64 %rd11, %rd9, %rd10;
ld.global.f64 %fd22, [%rd11];
setp.ge.f64	%p5, %fd22, 0d0000000000000000;
selp.u32	%r25, 1, 0, %p5;
cvt.rn.f64.s32	%fd23, %r25;
sub.f64 %fd24, %fd1, %fd23;
mul.f64 %fd2, %fd22, %fd24;
add.f64 %fd25, %fd22, %fd22;
selp.f64	%fd26, %fd25, 0d0000000000000000, %p5;
sub.f64 %fd3, %fd22, %fd26;
mov.f64 %fd27, 0d4338000000000000;
mov.f64 %fd28, 0d3FF71547652B82FE;
fma.rn.f64 %fd29, %fd3, %fd28, %fd27;
{
.reg .b32 %temp; 
mov.b64 {%r5, %temp}, %fd29;
}
mov.f64 %fd30, 0dC338000000000000;
add.rn.f64 %fd31, %fd29, %fd30;
mov.f64 %fd32, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd33, %fd31, %fd32, %fd3;
mov.f64 %fd34, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd35, %fd31, %fd34, %fd33;
mov.f64 %fd36, 0d3E928AF3FCA213EA;
mov.f64 %fd37, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EC71DEE62401315;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3EFA01997C89EB71;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F2A01A014761F65;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F81111111122322;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FA55555555502A1;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
mov.f64 %fd51, 0d3FC5555555555511;
fma.rn.f64 %fd52, %fd50, %fd35, %fd51;
mov.f64 %fd53, 0d3FE000000000000B;
fma.rn.f64 %fd54, %fd52, %fd35, %fd53;
mov.f64 %fd55, 0d3FF0000000000000;
fma.rn.f64 %fd56, %fd54, %fd35, %fd55;
fma.rn.f64 %fd57, %fd56, %fd35, %fd55;
{
.reg .b32 %temp; 
mov.b64 {%r6, %temp}, %fd57;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r7}, %fd57;
}
shl.b32 %r26, %r5, 20;
add.s32 %r27, %r7, %r26;
mov.b64 %fd109, {%r6, %r27};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r28}, %fd3;
}
mov.b32 %f2, %r28;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB2_6;

setp.lt.f64	%p7, %fd3, 0d0000000000000000;
add.f64 %fd58, %fd3, 0d7FF0000000000000;
selp.f64	%fd109, 0d0000000000000000, %fd58, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB2_6;

shr.u32 %r29, %r5, 31;
add.s32 %r30, %r5, %r29;
shr.s32 %r31, %r30, 1;
shl.b32 %r32, %r31, 20;
add.s32 %r33, %r32, %r7;
mov.b64 %fd59, {%r6, %r33};
sub.s32 %r34, %r5, %r31;
shl.b32 %r35, %r34, 20;
add.s32 %r36, %r35, 1072693248;
mov.u32 %r37, 0;
mov.b64 %fd60, {%r37, %r36};
mul.f64 %fd109, %fd59, %fd60;

BB2_6:
add.f64 %fd110, %fd109, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r54}, %fd110;
}
{
.reg .b32 %temp; 
mov.b64 {%r55, %temp}, %fd110;
}
mov.u32 %r56, -1023;
setp.gt.s32	%p9, %r54, 1048575;
@%p9 bra BB2_8;

mul.f64 %fd110, %fd110, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r54}, %fd110;
}
{
.reg .b32 %temp; 
mov.b64 {%r55, %temp}, %fd110;
}
mov.u32 %r56, -1077;

BB2_8:
add.s32 %r40, %r54, -1;
setp.lt.u32	%p10, %r40, 2146435071;
@%p10 bra BB2_10;
bra.uni BB2_9;

BB2_10:
shr.u32 %r42, %r54, 20;
add.s32 %r57, %r56, %r42;
and.b32 %r43, %r54, -2146435073;
or.b32 %r44, %r43, 1072693248;
mov.b64 %fd111, {%r55, %r44};
setp.lt.s32	%p12, %r44, 1073127583;
@%p12 bra BB2_12;

{
.reg .b32 %temp; 
mov.b64 {%r45, %temp}, %fd111;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r46}, %fd111;
}
add.s32 %r47, %r46, -1048576;
mov.b64 %fd111, {%r45, %r47};
add.s32 %r57, %r57, 1;

BB2_12:
add.f64 %fd64, %fd111, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd63,%fd64;

	neg.f64 %fd65, %fd64;
mov.f64 %fd66, 0d3FF0000000000000;
fma.rn.f64 %fd67, %fd65, %fd63, %fd66;
fma.rn.f64 %fd68, %fd67, %fd67, %fd67;
fma.rn.f64 %fd69, %fd68, %fd63, %fd63;
add.f64 %fd70, %fd111, 0dBFF0000000000000;
mul.f64 %fd71, %fd70, %fd69;
fma.rn.f64 %fd72, %fd70, %fd69, %fd71;
mul.f64 %fd73, %fd72, %fd72;
mov.f64 %fd74, 0d3ED0EE258B7A8B04;
mov.f64 %fd75, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd76, %fd75, %fd73, %fd74;
mov.f64 %fd77, 0d3EF3B2669F02676F;
fma.rn.f64 %fd78, %fd76, %fd73, %fd77;
mov.f64 %fd79, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd80, %fd78, %fd73, %fd79;
mov.f64 %fd81, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd82, %fd80, %fd73, %fd81;
mov.f64 %fd83, 0d3F624924923BE72D;
fma.rn.f64 %fd84, %fd82, %fd73, %fd83;
mov.f64 %fd85, 0d3F8999999999A3C4;
fma.rn.f64 %fd86, %fd84, %fd73, %fd85;
mov.f64 %fd87, 0d3FB5555555555554;
fma.rn.f64 %fd88, %fd86, %fd73, %fd87;
sub.f64 %fd89, %fd70, %fd72;
add.f64 %fd90, %fd89, %fd89;
neg.f64 %fd91, %fd72;
fma.rn.f64 %fd92, %fd91, %fd70, %fd90;
mul.f64 %fd93, %fd69, %fd92;
mul.f64 %fd94, %fd73, %fd88;
fma.rn.f64 %fd95, %fd94, %fd72, %fd93;
xor.b32 %r48, %r57, -2147483648;
mov.u32 %r49, 1127219200;
mov.b64 %fd96, {%r48, %r49};
mov.u32 %r50, -2147483648;
mov.b64 %fd97, {%r50, %r49};
sub.f64 %fd98, %fd96, %fd97;
mov.f64 %fd99, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd100, %fd98, %fd99, %fd72;
neg.f64 %fd101, %fd98;
fma.rn.f64 %fd102, %fd101, %fd99, %fd100;
sub.f64 %fd103, %fd102, %fd72;
sub.f64 %fd104, %fd95, %fd103;
mov.f64 %fd105, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd106, %fd98, %fd105, %fd104;
add.f64 %fd112, %fd100, %fd106;
bra.uni BB2_13;

BB2_9:
mov.f64 %fd61, 0d7FF0000000000000;
fma.rn.f64 %fd62, %fd110, %fd61, %fd61;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r41}, %fd110;
}
mov.b32 %f3, %r41;
setp.eq.f32	%p11, %f3, 0f00000000;
selp.f64	%fd112, 0dFFF0000000000000, %fd62, %p11;

BB2_13:
mov.f64 %fd114, 0d3FF0000000000000;
sub.f64 %fd113, %fd2, %fd112;

BB2_14:
shl.b64 %rd13, %rd1, 3;
add.s64 %rd14, %rd12, %rd13;
add.s64 %rd16, %rd15, %rd13;
st.global.f64 [%rd14], %fd113;
st.global.f64 [%rd16], %fd114;
cvt.u32.u64	%r51, %rd1;
add.s32 %r53, %r3, %r51;
setp.lt.s32	%p13, %r53, %r19;
@%p13 bra BB2_2;

BB2_15:
ret;
}


.visible .entry _ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1_(
.param .u32 _ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1__param_0,
.param .u32 _ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1__param_1,
.param .u64 _ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1__param_2,
.param .u64 _ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1__param_3
)
{
.reg .pred %p<4>;
.reg .b32 %r<14>;
.reg .f64 %fd<2>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1__param_0];
ld.param.u32 %r7, [_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1__param_1];
ld.param.u64 %rd4, [_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1__param_2];
ld.param.u64 %rd5, [_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %ctaid.x;
mov.u32 %r9, %tid.x;
mad.lo.s32 %r13, %r1, %r8, %r9;
setp.ge.s32	%p1, %r13, %r6;
@%p1 bra BB3_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r3, %r10, %r1;

BB3_2:
mov.u32 %r4, %r13;
cvt.s64.s32	%rd3, %r4;
mul.wide.s32 %rd6, %r4, 8;
add.s64 %rd7, %rd2, %rd6;
ld.global.f64 %fd1, [%rd7];
cvt.rzi.s32.f64	%r11, %fd1;
setp.ne.s32	%p2, %r11, %r7;
@%p2 bra BB3_4;

shl.b64 %rd8, %rd3, 3;
add.s64 %rd9, %rd1, %rd8;
mov.u64 %rd10, 0;
st.global.u64 [%rd9], %rd10;

BB3_4:
cvt.u32.u64	%r12, %rd3;
add.s32 %r13, %r3, %r12;
setp.lt.s32	%p3, %r13, %r6;
@%p3 bra BB3_2;

BB3_5:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64




Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64




Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



.visible .entry _ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4_(
.param .u32 _ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_0,
.param .u64 _ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_1,
.param .u64 _ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_2,
.param .u64 _ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_3,
.param .u32 _ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_4,
.param .u32 _ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_5,
.param .u32 _ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_6,
.param .u8 _ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_7,
.param .u32 _ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_8,
.param .u64 _ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_9
)
{
.reg .pred %p<12>;
.reg .b16 %rs<3>;
.reg .f32 %f<86>;
.reg .b32 %r<37>;
.reg .b64 %rd<24>;


ld.param.u32 %r11, [_ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_0];
ld.param.u64 %rd5, [_ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_1];
ld.param.u64 %rd6, [_ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_2];
ld.param.u64 %rd7, [_ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_3];
ld.param.u32 %r12, [_ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_5];
ld.param.u32 %r13, [_ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_6];
ld.param.u32 %r14, [_ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_8];
ld.param.u64 %rd8, [_ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_9];
ld.param.s8 %rs1, [_ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_7];
cvta.to.global.u64 %rd1, %rd8;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r1, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r36, %r1, %r15, %r16;
setp.ge.s32	%p1, %r36, %r11;
@%p1 bra BB0_10;

cvta.to.global.u64 %rd4, %rd5;
and.b16 %rs2, %rs1, 255;
setp.eq.s16	%p2, %rs2, 0;
mov.u32 %r17, %nctaid.x;
mul.lo.s32 %r3, %r17, %r1;
@%p2 bra BB0_7;

BB0_2:
div.s32 %r5, %r36, %r13;
rem.s32 %r6, %r36, %r13;
mad.lo.s32 %r18, %r5, %r13, %r6;
mul.wide.s32 %rd9, %r18, 4;
add.s64 %rd10, %rd3, %rd9;
ld.global.f32 %f14, [%rd10];
cvt.rzi.s32.f32	%r7, %f14;
setp.eq.s32	%p3, %r7, %r14;
mov.f32 %f84, 0f00000000;
mov.f32 %f83, %f84;
@%p3 bra BB0_6;

mad.lo.s32 %r19, %r5, %r12, %r6;
mad.lo.s32 %r20, %r7, %r13, %r19;
mul.wide.s32 %rd12, %r20, 4;
add.s64 %rd13, %rd4, %rd12;
ld.global.f32 %f15, [%rd13];
mov.f32 %f16, 0f00800000;
max.f32 %f17, %f15, %f16;
setp.lt.f32	%p4, %f17, 0f00800000;
mul.f32 %f18, %f17, 0f4B000000;
selp.f32	%f1, %f18, %f17, %p4;
selp.f32	%f19, 0fC1B80000, 0f00000000, %p4;
mov.b32 %r21, %f1;
add.s32 %r22, %r21, -1059760811;
and.b32 %r23, %r22, -8388608;
sub.s32 %r24, %r21, %r23;
mov.b32 %f20, %r24;
cvt.rn.f32.s32	%f21, %r23;
mov.f32 %f22, 0f34000000;
fma.rn.f32 %f23, %f21, %f22, %f19;
add.f32 %f24, %f20, 0fBF800000;
mov.f32 %f25, 0f3E1039F6;
mov.f32 %f26, 0fBE055027;
fma.rn.f32 %f27, %f26, %f24, %f25;
mov.f32 %f28, 0fBDF8CDCC;
fma.rn.f32 %f29, %f27, %f24, %f28;
mov.f32 %f30, 0f3E0F2955;
fma.rn.f32 %f31, %f29, %f24, %f30;
mov.f32 %f32, 0fBE2AD8B9;
fma.rn.f32 %f33, %f31, %f24, %f32;
mov.f32 %f34, 0f3E4CED0B;
fma.rn.f32 %f35, %f33, %f24, %f34;
mov.f32 %f36, 0fBE7FFF22;
fma.rn.f32 %f37, %f35, %f24, %f36;
mov.f32 %f38, 0f3EAAAA78;
fma.rn.f32 %f39, %f37, %f24, %f38;
mov.f32 %f40, 0fBF000000;
fma.rn.f32 %f41, %f39, %f24, %f40;
mul.f32 %f42, %f24, %f41;
fma.rn.f32 %f43, %f42, %f24, %f24;
mov.f32 %f44, 0f3F317218;
fma.rn.f32 %f82, %f23, %f44, %f43;
setp.lt.u32	%p5, %r21, 2139095040;
@%p5 bra BB0_5;

mov.f32 %f45, 0f7F800000;
fma.rn.f32 %f82, %f1, %f45, %f45;

BB0_5:
neg.f32 %f47, %f82;
setp.eq.f32	%p6, %f1, 0f00000000;
selp.f32	%f83, 0f7F800000, %f47, %p6;
mov.f32 %f84, 0f3F800000;

BB0_6:
mul.wide.s32 %rd14, %r36, 4;
add.s64 %rd15, %rd2, %rd14;
add.s64 %rd16, %rd1, %rd14;
st.global.f32 [%rd15], %f83;
st.global.f32 [%rd16], %f84;
add.s32 %r36, %r3, %r36;
setp.lt.s32	%p7, %r36, %r11;
@%p7 bra BB0_2;
bra.uni BB0_10;

BB0_7:
div.s32 %r25, %r36, %r13;
rem.s32 %r26, %r36, %r13;
mad.lo.s32 %r27, %r25, %r13, %r26;
mul.wide.s32 %rd17, %r27, 4;
add.s64 %rd18, %rd3, %rd17;
ld.global.f32 %f48, [%rd18];
cvt.rzi.s32.f32	%r28, %f48;
mad.lo.s32 %r29, %r25, %r12, %r26;
mad.lo.s32 %r30, %r28, %r13, %r29;
mul.wide.s32 %rd19, %r30, 4;
add.s64 %rd20, %rd4, %rd19;
ld.global.f32 %f49, [%rd20];
mov.f32 %f50, 0f00800000;
max.f32 %f51, %f49, %f50;
setp.lt.f32	%p8, %f51, 0f00800000;
mul.f32 %f52, %f51, 0f4B000000;
selp.f32	%f8, %f52, %f51, %p8;
selp.f32	%f53, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r31, %f8;
add.s32 %r32, %r31, -1059760811;
and.b32 %r33, %r32, -8388608;
sub.s32 %r34, %r31, %r33;
mov.b32 %f54, %r34;
cvt.rn.f32.s32	%f55, %r33;
mov.f32 %f56, 0f34000000;
fma.rn.f32 %f57, %f55, %f56, %f53;
add.f32 %f58, %f54, 0fBF800000;
mov.f32 %f59, 0f3E1039F6;
mov.f32 %f60, 0fBE055027;
fma.rn.f32 %f61, %f60, %f58, %f59;
mov.f32 %f62, 0fBDF8CDCC;
fma.rn.f32 %f63, %f61, %f58, %f62;
mov.f32 %f64, 0f3E0F2955;
fma.rn.f32 %f65, %f63, %f58, %f64;
mov.f32 %f66, 0fBE2AD8B9;
fma.rn.f32 %f67, %f65, %f58, %f66;
mov.f32 %f68, 0f3E4CED0B;
fma.rn.f32 %f69, %f67, %f58, %f68;
mov.f32 %f70, 0fBE7FFF22;
fma.rn.f32 %f71, %f69, %f58, %f70;
mov.f32 %f72, 0f3EAAAA78;
fma.rn.f32 %f73, %f71, %f58, %f72;
mov.f32 %f74, 0fBF000000;
fma.rn.f32 %f75, %f73, %f58, %f74;
mul.f32 %f76, %f58, %f75;
fma.rn.f32 %f77, %f76, %f58, %f58;
mov.f32 %f78, 0f3F317218;
fma.rn.f32 %f85, %f57, %f78, %f77;
setp.lt.u32	%p9, %r31, 2139095040;
@%p9 bra BB0_9;

mov.f32 %f79, 0f7F800000;
fma.rn.f32 %f85, %f8, %f79, %f79;

BB0_9:
mul.wide.s32 %rd21, %r36, 4;
add.s64 %rd22, %rd2, %rd21;
add.s64 %rd23, %rd1, %rd21;
neg.f32 %f80, %f85;
setp.eq.f32	%p10, %f8, 0f00000000;
selp.f32	%f81, 0f7F800000, %f80, %p10;
st.global.f32 [%rd22], %f81;
mov.u32 %r35, 1065353216;
st.global.u32 [%rd23], %r35;
add.s32 %r36, %r3, %r36;
setp.lt.s32	%p11, %r36, %r11;
@%p11 bra BB0_7;

BB0_10:
ret;
}


.visible .entry _ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4_(
.param .u32 _ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_0,
.param .u64 _ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_1,
.param .u64 _ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_2,
.param .u64 _ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_3,
.param .u32 _ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_4,
.param .u32 _ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_5,
.param .u32 _ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_6,
.param .u8 _ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_7,
.param .u32 _ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_8,
.param .u64 _ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_9
)
{
.reg .pred %p<8>;
.reg .b16 %rs<3>;
.reg .f32 %f<7>;
.reg .b32 %r<39>;
.reg .b64 %rd<21>;


ld.param.u32 %r15, [_ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_0];
ld.param.u64 %rd5, [_ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_2];
ld.param.u64 %rd6, [_ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_3];
ld.param.u32 %r16, [_ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_5];
ld.param.u32 %r17, [_ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_6];
ld.param.u32 %r18, [_ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_8];
ld.param.u64 %rd7, [_ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_9];
ld.param.s8 %rs1, [_ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4__param_7];
cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;
div.s32 %r1, %r16, %r17;
mov.u32 %r2, %ntid.x;
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %tid.x;
mad.lo.s32 %r38, %r2, %r19, %r20;
setp.ge.s32	%p1, %r38, %r15;
@%p1 bra BB1_10;

and.b16 %rs2, %rs1, 255;
setp.eq.s16	%p2, %rs2, 0;
mov.u32 %r21, %nctaid.x;
mul.lo.s32 %r4, %r21, %r2;
@%p2 bra BB1_9;

BB1_2:
div.s32 %r6, %r38, %r17;
rem.s32 %r7, %r38, %r17;
mad.lo.s32 %r22, %r6, %r17, %r7;
mul.wide.s32 %rd8, %r22, 4;
add.s64 %rd9, %rd3, %rd8;
ld.global.f32 %f1, [%rd9];
cvt.rzi.s32.f32	%r8, %f1;
setp.eq.s32	%p3, %r8, %r18;
mul.wide.s32 %rd10, %r38, 4;
add.s64 %rd4, %rd1, %rd10;
@%p3 bra BB1_4;
bra.uni BB1_3;

BB1_4:
setp.lt.s32	%p4, %r1, 1;
@%p4 bra BB1_7;

mad.lo.s32 %r9, %r6, %r16, %r7;
mov.u32 %r26, 0;
mov.u32 %r37, %r26;

BB1_6:
mov.u32 %r10, %r37;
mad.lo.s32 %r27, %r10, %r17, %r9;
mul.wide.s32 %rd13, %r27, 4;
add.s64 %rd14, %rd2, %rd13;
st.global.u32 [%rd14], %r26;
add.s32 %r11, %r10, 1;
setp.lt.s32	%p5, %r11, %r1;
mov.u32 %r37, %r11;
@%p5 bra BB1_6;

BB1_7:
mov.u32 %r29, 0;
st.global.u32 [%rd4], %r29;
bra.uni BB1_8;

BB1_3:
mad.lo.s32 %r23, %r6, %r16, %r7;
mad.lo.s32 %r24, %r8, %r17, %r23;
mul.wide.s32 %rd11, %r24, 4;
add.s64 %rd12, %rd2, %rd11;
ld.global.f32 %f2, [%rd12];
add.f32 %f3, %f2, 0fBF800000;
st.global.f32 [%rd12], %f3;
mov.u32 %r25, 1065353216;
st.global.u32 [%rd4], %r25;

BB1_8:
add.s32 %r38, %r4, %r38;
setp.lt.s32	%p6, %r38, %r15;
@%p6 bra BB1_2;
bra.uni BB1_10;

BB1_9:
div.s32 %r30, %r38, %r17;
rem.s32 %r31, %r38, %r17;
mad.lo.s32 %r32, %r30, %r17, %r31;
mul.wide.s32 %rd15, %r32, 4;
add.s64 %rd16, %rd3, %rd15;
ld.global.f32 %f4, [%rd16];
cvt.rzi.s32.f32	%r33, %f4;
mad.lo.s32 %r34, %r30, %r16, %r31;
mad.lo.s32 %r35, %r33, %r17, %r34;
mul.wide.s32 %rd17, %r35, 4;
add.s64 %rd18, %rd2, %rd17;
ld.global.f32 %f5, [%rd18];
add.f32 %f6, %f5, 0fBF800000;
st.global.f32 [%rd18], %f6;
mul.wide.s32 %rd19, %r38, 4;
add.s64 %rd20, %rd1, %rd19;
mov.u32 %r36, 1065353216;
st.global.u32 [%rd20], %r36;
add.s32 %r38, %r4, %r38;
setp.lt.s32	%p7, %r38, %r15;
@%p7 bra BB1_9;

BB1_10:
ret;
}


.visible .entry _ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4_(
.param .u32 _ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_0,
.param .u64 _ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_1,
.param .u64 _ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_2,
.param .u64 _ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_3,
.param .u32 _ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_4,
.param .u32 _ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_5,
.param .u32 _ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_6,
.param .u8 _ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_7,
.param .u32 _ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_8,
.param .u64 _ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_9
)
{
.reg .pred %p<10>;
.reg .b16 %rs<3>;
.reg .f32 %f<2>;
.reg .b32 %r<47>;
.reg .f64 %fd<70>;
.reg .b64 %rd<16>;


ld.param.u32 %r19, [_ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_0];
ld.param.u64 %rd4, [_ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_1];
ld.param.u64 %rd5, [_ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_2];
ld.param.u64 %rd6, [_ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_3];
ld.param.u32 %r20, [_ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_5];
ld.param.u32 %r21, [_ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_6];
ld.param.u32 %r22, [_ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_8];
ld.param.u64 %rd7, [_ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_9];
ld.param.s8 %rs1, [_ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_7];
mov.u32 %r1, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r42, %r1, %r23, %r24;
setp.ge.s32	%p1, %r42, %r19;
@%p1 bra BB2_12;

cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r3, %r25, %r1;
and.b16 %rs2, %rs1, 255;
cvta.to.global.u64 %rd10, %rd4;

BB2_2:
div.s32 %r5, %r42, %r21;
rem.s32 %r6, %r42, %r21;
mad.lo.s32 %r26, %r5, %r21, %r6;
mul.wide.s32 %rd8, %r26, 8;
add.s64 %rd9, %rd3, %rd8;
ld.global.f64 %fd15, [%rd9];
cvt.rzi.s32.f64	%r7, %fd15;
setp.eq.s32	%p2, %r7, %r22;
setp.ne.s16	%p3, %rs2, 0;
and.pred %p4, %p2, %p3;
mov.f64 %fd69, 0d0000000000000000;
mov.f64 %fd68, %fd69;
@%p4 bra BB2_11;

mad.lo.s32 %r28, %r5, %r20, %r6;
mad.lo.s32 %r29, %r7, %r21, %r28;
mul.wide.s32 %rd11, %r29, 8;
add.s64 %rd12, %rd10, %rd11;
ld.global.f64 %fd16, [%rd12];
mov.f64 %fd17, 0d3810000000000000;
max.f64 %fd65, %fd16, %fd17;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r43}, %fd65;
}
{
.reg .b32 %temp; 
mov.b64 {%r44, %temp}, %fd65;
}
mov.u32 %r45, -1023;
setp.gt.s32	%p5, %r43, 1048575;
@%p5 bra BB2_5;

mul.f64 %fd65, %fd65, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r43}, %fd65;
}
{
.reg .b32 %temp; 
mov.b64 {%r44, %temp}, %fd65;
}
mov.u32 %r45, -1077;

BB2_5:
add.s32 %r31, %r43, -1;
setp.lt.u32	%p6, %r31, 2146435071;
@%p6 bra BB2_7;
bra.uni BB2_6;

BB2_7:
shr.u32 %r33, %r43, 20;
add.s32 %r46, %r45, %r33;
and.b32 %r34, %r43, -2146435073;
or.b32 %r35, %r34, 1072693248;
mov.b64 %fd66, {%r44, %r35};
setp.lt.s32	%p8, %r35, 1073127583;
@%p8 bra BB2_9;

{
.reg .b32 %temp; 
mov.b64 {%r36, %temp}, %fd66;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r37}, %fd66;
}
add.s32 %r38, %r37, -1048576;
mov.b64 %fd66, {%r36, %r38};
add.s32 %r46, %r46, 1;

BB2_9:
add.f64 %fd21, %fd66, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd20,%fd21;

	neg.f64 %fd22, %fd21;
mov.f64 %fd23, 0d3FF0000000000000;
fma.rn.f64 %fd24, %fd22, %fd20, %fd23;
fma.rn.f64 %fd25, %fd24, %fd24, %fd24;
fma.rn.f64 %fd26, %fd25, %fd20, %fd20;
add.f64 %fd27, %fd66, 0dBFF0000000000000;
mul.f64 %fd28, %fd27, %fd26;
fma.rn.f64 %fd29, %fd27, %fd26, %fd28;
mul.f64 %fd30, %fd29, %fd29;
mov.f64 %fd31, 0d3ED0EE258B7A8B04;
mov.f64 %fd32, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd33, %fd32, %fd30, %fd31;
mov.f64 %fd34, 0d3EF3B2669F02676F;
fma.rn.f64 %fd35, %fd33, %fd30, %fd34;
mov.f64 %fd36, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd37, %fd35, %fd30, %fd36;
mov.f64 %fd38, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd39, %fd37, %fd30, %fd38;
mov.f64 %fd40, 0d3F624924923BE72D;
fma.rn.f64 %fd41, %fd39, %fd30, %fd40;
mov.f64 %fd42, 0d3F8999999999A3C4;
fma.rn.f64 %fd43, %fd41, %fd30, %fd42;
mov.f64 %fd44, 0d3FB5555555555554;
fma.rn.f64 %fd45, %fd43, %fd30, %fd44;
sub.f64 %fd46, %fd27, %fd29;
add.f64 %fd47, %fd46, %fd46;
neg.f64 %fd48, %fd29;
fma.rn.f64 %fd49, %fd48, %fd27, %fd47;
mul.f64 %fd50, %fd26, %fd49;
mul.f64 %fd51, %fd30, %fd45;
fma.rn.f64 %fd52, %fd51, %fd29, %fd50;
xor.b32 %r39, %r46, -2147483648;
mov.u32 %r40, 1127219200;
mov.b64 %fd53, {%r39, %r40};
mov.u32 %r41, -2147483648;
mov.b64 %fd54, {%r41, %r40};
sub.f64 %fd55, %fd53, %fd54;
mov.f64 %fd56, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd57, %fd55, %fd56, %fd29;
neg.f64 %fd58, %fd55;
fma.rn.f64 %fd59, %fd58, %fd56, %fd57;
sub.f64 %fd60, %fd59, %fd29;
sub.f64 %fd61, %fd52, %fd60;
mov.f64 %fd62, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd63, %fd55, %fd62, %fd61;
add.f64 %fd67, %fd57, %fd63;
bra.uni BB2_10;

BB2_6:
mov.f64 %fd18, 0d7FF0000000000000;
fma.rn.f64 %fd19, %fd65, %fd18, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r32}, %fd65;
}
mov.b32 %f1, %r32;
setp.eq.f32	%p7, %f1, 0f00000000;
selp.f64	%fd67, 0dFFF0000000000000, %fd19, %p7;

BB2_10:
neg.f64 %fd68, %fd67;
mov.f64 %fd69, 0d3FF0000000000000;

BB2_11:
mul.wide.s32 %rd13, %r42, 8;
add.s64 %rd14, %rd2, %rd13;
add.s64 %rd15, %rd1, %rd13;
st.global.f64 [%rd14], %fd68;
st.global.f64 [%rd15], %fd69;
add.s32 %r42, %r3, %r42;
setp.lt.s32	%p9, %r42, %r19;
@%p9 bra BB2_2;

BB2_12:
ret;
}


.visible .entry _ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4_(
.param .u32 _ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_0,
.param .u64 _ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_1,
.param .u64 _ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_2,
.param .u64 _ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_3,
.param .u32 _ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_4,
.param .u32 _ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_5,
.param .u32 _ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_6,
.param .u8 _ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_7,
.param .u32 _ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_8,
.param .u64 _ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_9
)
{
.reg .pred %p<8>;
.reg .b16 %rs<3>;
.reg .b32 %r<27>;
.reg .f64 %fd<4>;
.reg .b64 %rd<18>;


ld.param.u32 %r13, [_ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_0];
ld.param.u64 %rd5, [_ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_2];
ld.param.u64 %rd7, [_ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_3];
ld.param.u32 %r14, [_ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_5];
ld.param.u32 %r15, [_ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_6];
ld.param.u32 %r16, [_ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_8];
ld.param.u64 %rd6, [_ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_9];
ld.param.s8 %rs1, [_ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4__param_7];
cvta.to.global.u64 %rd1, %rd7;
div.s32 %r1, %r14, %r15;
mov.u32 %r2, %ntid.x;
mov.u32 %r17, %ctaid.x;
mov.u32 %r18, %tid.x;
mad.lo.s32 %r25, %r2, %r17, %r18;
setp.ge.s32	%p1, %r25, %r13;
@%p1 bra BB3_9;

cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;
mov.u32 %r19, %nctaid.x;
mul.lo.s32 %r4, %r19, %r2;
and.b16 %rs2, %rs1, 255;

BB3_2:
div.s32 %r6, %r25, %r15;
rem.s32 %r7, %r25, %r15;
mad.lo.s32 %r20, %r6, %r15, %r7;
mul.wide.s32 %rd8, %r20, 8;
add.s64 %rd9, %rd3, %rd8;
ld.global.f64 %fd1, [%rd9];
cvt.rzi.s32.f64	%r8, %fd1;
setp.eq.s32	%p2, %r8, %r16;
setp.ne.s16	%p3, %rs2, 0;
and.pred %p4, %p2, %p3;
mul.wide.s32 %rd10, %r25, 8;
add.s64 %rd4, %rd2, %rd10;
@%p4 bra BB3_4;
bra.uni BB3_3;

BB3_4:
setp.lt.s32	%p5, %r1, 1;
@%p5 bra BB3_7;

mad.lo.s32 %r9, %r6, %r14, %r7;
mov.u32 %r26, 0;

BB3_6:
mad.lo.s32 %r24, %r26, %r15, %r9;
mul.wide.s32 %rd14, %r24, 8;
add.s64 %rd15, %rd1, %rd14;
mov.u64 %rd16, 0;
st.global.u64 [%rd15], %rd16;
add.s32 %r26, %r26, 1;
setp.lt.s32	%p6, %r26, %r1;
@%p6 bra BB3_6;

BB3_7:
mov.u64 %rd17, 0;
st.global.u64 [%rd4], %rd17;
bra.uni BB3_8;

BB3_3:
mad.lo.s32 %r21, %r6, %r14, %r7;
mad.lo.s32 %r22, %r8, %r15, %r21;
mul.wide.s32 %rd11, %r22, 8;
add.s64 %rd12, %rd1, %rd11;
ld.global.f64 %fd2, [%rd12];
add.f64 %fd3, %fd2, 0dBFF0000000000000;
st.global.f64 [%rd12], %fd3;
mov.u64 %rd13, 4607182418800017408;
st.global.u64 [%rd4], %rd13;

BB3_8:
add.s32 %r25, %r4, %r25;
setp.lt.s32	%p7, %r25, %r13;
@%p7 bra BB3_2;

BB3_9:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];

.visible .entry _ZN5caffe5SliceIfEEviPKT_biiiiiPS1_(
.param .u32 _ZN5caffe5SliceIfEEviPKT_biiiiiPS1__param_0,
.param .u64 _ZN5caffe5SliceIfEEviPKT_biiiiiPS1__param_1,
.param .u8 _ZN5caffe5SliceIfEEviPKT_biiiiiPS1__param_2,
.param .u32 _ZN5caffe5SliceIfEEviPKT_biiiiiPS1__param_3,
.param .u32 _ZN5caffe5SliceIfEEviPKT_biiiiiPS1__param_4,
.param .u32 _ZN5caffe5SliceIfEEviPKT_biiiiiPS1__param_5,
.param .u32 _ZN5caffe5SliceIfEEviPKT_biiiiiPS1__param_6,
.param .u32 _ZN5caffe5SliceIfEEviPKT_biiiiiPS1__param_7,
.param .u64 _ZN5caffe5SliceIfEEviPKT_biiiiiPS1__param_8
)
{
.reg .pred %p<5>;
.reg .b16 %rs<3>;
.reg .f32 %f<3>;
.reg .b32 %r<26>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_ZN5caffe5SliceIfEEviPKT_biiiiiPS1__param_0];
ld.param.u64 %rd3, [_ZN5caffe5SliceIfEEviPKT_biiiiiPS1__param_1];
ld.param.u32 %r10, [_ZN5caffe5SliceIfEEviPKT_biiiiiPS1__param_4];
ld.param.u32 %r11, [_ZN5caffe5SliceIfEEviPKT_biiiiiPS1__param_5];
ld.param.u32 %r12, [_ZN5caffe5SliceIfEEviPKT_biiiiiPS1__param_6];
ld.param.u32 %r13, [_ZN5caffe5SliceIfEEviPKT_biiiiiPS1__param_7];
ld.param.u64 %rd4, [_ZN5caffe5SliceIfEEviPKT_biiiiiPS1__param_8];
ld.param.s8 %rs1, [_ZN5caffe5SliceIfEEviPKT_biiiiiPS1__param_2];
cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r1, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r25, %r1, %r14, %r15;
setp.ge.s32	%p1, %r25, %r9;
@%p1 bra BB0_4;

mul.lo.s32 %r3, %r12, %r10;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r4, %r16, %r1;
and.b16 %rs2, %rs1, 255;
setp.eq.s16	%p2, %rs2, 0;
@%p2 bra BB0_3;

BB0_2:
div.s32 %r17, %r25, %r3;
mad.lo.s32 %r18, %r17, %r11, %r13;
rem.s32 %r19, %r25, %r3;
mad.lo.s32 %r20, %r18, %r10, %r19;
mul.wide.s32 %rd5, %r20, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.f32 %f1, [%rd6];
mul.wide.s32 %rd7, %r25, 4;
add.s64 %rd8, %rd1, %rd7;
st.global.f32 [%rd8], %f1;
add.s32 %r25, %r4, %r25;
setp.lt.s32	%p3, %r25, %r9;
@%p3 bra BB0_2;
bra.uni BB0_4;

BB0_3:
div.s32 %r21, %r25, %r3;
mad.lo.s32 %r22, %r21, %r11, %r13;
rem.s32 %r23, %r25, %r3;
mad.lo.s32 %r24, %r22, %r10, %r23;
mul.wide.s32 %rd9, %r25, 4;
add.s64 %rd10, %rd2, %rd9;
ld.global.f32 %f2, [%rd10];
mul.wide.s32 %rd11, %r24, 4;
add.s64 %rd12, %rd1, %rd11;
st.global.f32 [%rd12], %f2;
add.s32 %r25, %r4, %r25;
setp.lt.s32	%p4, %r25, %r9;
@%p4 bra BB0_3;

BB0_4:
ret;
}


.visible .entry _ZN5caffe5SliceIdEEviPKT_biiiiiPS1_(
.param .u32 _ZN5caffe5SliceIdEEviPKT_biiiiiPS1__param_0,
.param .u64 _ZN5caffe5SliceIdEEviPKT_biiiiiPS1__param_1,
.param .u8 _ZN5caffe5SliceIdEEviPKT_biiiiiPS1__param_2,
.param .u32 _ZN5caffe5SliceIdEEviPKT_biiiiiPS1__param_3,
.param .u32 _ZN5caffe5SliceIdEEviPKT_biiiiiPS1__param_4,
.param .u32 _ZN5caffe5SliceIdEEviPKT_biiiiiPS1__param_5,
.param .u32 _ZN5caffe5SliceIdEEviPKT_biiiiiPS1__param_6,
.param .u32 _ZN5caffe5SliceIdEEviPKT_biiiiiPS1__param_7,
.param .u64 _ZN5caffe5SliceIdEEviPKT_biiiiiPS1__param_8
)
{
.reg .pred %p<5>;
.reg .b16 %rs<3>;
.reg .b32 %r<26>;
.reg .f64 %fd<3>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_ZN5caffe5SliceIdEEviPKT_biiiiiPS1__param_0];
ld.param.u64 %rd3, [_ZN5caffe5SliceIdEEviPKT_biiiiiPS1__param_1];
ld.param.u32 %r10, [_ZN5caffe5SliceIdEEviPKT_biiiiiPS1__param_4];
ld.param.u32 %r11, [_ZN5caffe5SliceIdEEviPKT_biiiiiPS1__param_5];
ld.param.u32 %r12, [_ZN5caffe5SliceIdEEviPKT_biiiiiPS1__param_6];
ld.param.u32 %r13, [_ZN5caffe5SliceIdEEviPKT_biiiiiPS1__param_7];
ld.param.u64 %rd4, [_ZN5caffe5SliceIdEEviPKT_biiiiiPS1__param_8];
ld.param.s8 %rs1, [_ZN5caffe5SliceIdEEviPKT_biiiiiPS1__param_2];
cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r1, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r25, %r1, %r14, %r15;
setp.ge.s32	%p1, %r25, %r9;
@%p1 bra BB1_4;

mul.lo.s32 %r3, %r12, %r10;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r4, %r16, %r1;
and.b16 %rs2, %rs1, 255;
setp.eq.s16	%p2, %rs2, 0;
@%p2 bra BB1_3;

BB1_2:
div.s32 %r17, %r25, %r3;
mad.lo.s32 %r18, %r17, %r11, %r13;
rem.s32 %r19, %r25, %r3;
mad.lo.s32 %r20, %r18, %r10, %r19;
mul.wide.s32 %rd5, %r20, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd1, [%rd6];
mul.wide.s32 %rd7, %r25, 8;
add.s64 %rd8, %rd1, %rd7;
st.global.f64 [%rd8], %fd1;
add.s32 %r25, %r4, %r25;
setp.lt.s32	%p3, %r25, %r9;
@%p3 bra BB1_2;
bra.uni BB1_4;

BB1_3:
div.s32 %r21, %r25, %r3;
mad.lo.s32 %r22, %r21, %r11, %r13;
rem.s32 %r23, %r25, %r3;
mad.lo.s32 %r24, %r22, %r10, %r23;
mul.wide.s32 %rd9, %r25, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd2, [%rd10];
mul.wide.s32 %rd11, %r24, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd2;
add.s32 %r25, %r4, %r25;
setp.lt.s32	%p4, %r25, %r9;
@%p4 bra BB1_3;

BB1_4:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64

.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];

.visible .entry _ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i(
.param .u32 _ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i_param_0,
.param .u32 _ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i_param_1,
.param .u32 _ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i_param_2,
.param .u64 _ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i_param_3,
.param .u64 _ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i_param_4,
.param .u64 _ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i_param_5,
.param .u32 _ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i_param_6
)
{
.reg .pred %p<4>;
.reg .f32 %f<6>;
.reg .b32 %r<18>;
.reg .b64 %rd<14>;


ld.param.u32 %r6, [_ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i_param_0];
ld.param.u32 %r7, [_ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i_param_1];
ld.param.u32 %r8, [_ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i_param_2];
ld.param.u64 %rd5, [_ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i_param_3];
ld.param.u64 %rd6, [_ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i_param_4];
ld.param.u64 %rd7, [_ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i_param_5];
ld.param.u32 %r9, [_ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i_param_6];
mov.u32 %r1, %ntid.x;
mov.u32 %r10, %ctaid.x;
mov.u32 %r11, %tid.x;
mad.lo.s32 %r17, %r1, %r10, %r11;
setp.ge.s32	%p1, %r17, %r6;
@%p1 bra BB0_5;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd5;
mov.u32 %r12, %nctaid.x;
mul.lo.s32 %r3, %r12, %r1;

BB0_2:
cvt.s64.s32	%rd4, %r17;
mul.wide.s32 %rd8, %r17, 4;
add.s64 %rd9, %rd3, %rd8;
ld.global.f32 %f5, [%rd9];
setp.gt.f32	%p2, %f5, 0f00000000;
@%p2 bra BB0_4;

div.s32 %r13, %r17, %r8;
rem.s32 %r14, %r13, %r7;
div.s32 %r15, %r14, %r9;
mul.wide.s32 %rd10, %r15, 4;
add.s64 %rd11, %rd2, %rd10;
ld.global.f32 %f4, [%rd11];
mul.f32 %f5, %f5, %f4;

BB0_4:
shl.b64 %rd12, %rd4, 2;
add.s64 %rd13, %rd1, %rd12;
st.global.f32 [%rd13], %f5;
cvt.u32.u64	%r16, %rd4;
add.s32 %r17, %r3, %r16;
setp.lt.s32	%p3, %r17, %r6;
@%p3 bra BB0_2;

BB0_5:
ret;
}


.visible .entry _ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1_(
.param .u32 _ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1__param_0,
.param .u32 _ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1__param_1,
.param .u32 _ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1__param_3,
.param .u64 _ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1__param_4,
.param .u64 _ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1__param_5
)
{
.reg .pred %p<7>;
.reg .f32 %f<12>;
.reg .b32 %r<18>;
.reg .b64 %rd<14>;


ld.param.u32 %r8, [_ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1__param_0];
ld.param.u32 %r9, [_ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1__param_1];
ld.param.u32 %r10, [_ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1__param_2];
ld.param.u64 %rd6, [_ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1__param_3];
ld.param.u64 %rd7, [_ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1__param_4];
ld.param.u64 %rd5, [_ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1__param_5];
cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r16, %r1, %r11, %r12;
setp.ge.s32	%p1, %r16, %r8;
@%p1 bra BB1_5;

cvta.to.global.u64 %rd3, %rd5;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r3, %r13, %r1;

BB1_2:
mul.wide.s32 %rd8, %r16, 4;
add.s64 %rd9, %rd2, %rd8;
add.s64 %rd10, %rd1, %rd8;
ld.global.f32 %f4, [%rd10];
ld.global.f32 %f5, [%rd9];
mul.f32 %f6, %f5, %f4;
setp.le.f32	%p2, %f4, 0f00000000;
selp.f32	%f11, %f6, 0f00000000, %p2;
add.s64 %rd4, %rd3, %rd8;
st.global.f32 [%rd4], %f11;
mov.u32 %r17, 1;
setp.lt.s32	%p3, %r9, 2;
@%p3 bra BB1_4;

BB1_3:
mad.lo.s32 %r15, %r17, %r10, %r16;
mul.wide.s32 %rd11, %r15, 4;
add.s64 %rd12, %rd2, %rd11;
add.s64 %rd13, %rd1, %rd11;
ld.global.f32 %f7, [%rd13];
ld.global.f32 %f8, [%rd12];
mul.f32 %f9, %f8, %f7;
setp.le.f32	%p4, %f7, 0f00000000;
selp.f32	%f10, %f9, 0f00000000, %p4;
add.f32 %f11, %f11, %f10;
st.global.f32 [%rd4], %f11;
add.s32 %r17, %r17, 1;
setp.lt.s32	%p5, %r17, %r9;
@%p5 bra BB1_3;

BB1_4:
add.s32 %r16, %r3, %r16;
setp.lt.s32	%p6, %r16, %r8;
@%p6 bra BB1_2;

BB1_5:
ret;
}


.visible .entry _ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i(
.param .u32 _ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i_param_0,
.param .u32 _ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i_param_1,
.param .u32 _ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i_param_2,
.param .u64 _ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i_param_3,
.param .u64 _ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i_param_4,
.param .u64 _ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i_param_5,
.param .u64 _ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i_param_6,
.param .u32 _ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i_param_7
)
{
.reg .pred %p<5>;
.reg .f32 %f<8>;
.reg .b32 %r<18>;
.reg .b64 %rd<15>;


ld.param.u32 %r6, [_ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i_param_0];
ld.param.u32 %r7, [_ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i_param_1];
ld.param.u32 %r8, [_ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i_param_2];
ld.param.u64 %rd5, [_ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i_param_3];
ld.param.u64 %rd6, [_ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i_param_4];
ld.param.u64 %rd7, [_ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i_param_5];
ld.param.u64 %rd8, [_ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i_param_6];
ld.param.u32 %r9, [_ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i_param_7];
mov.u32 %r1, %ntid.x;
mov.u32 %r10, %ctaid.x;
mov.u32 %r11, %tid.x;
mad.lo.s32 %r17, %r1, %r10, %r11;
setp.ge.s32	%p1, %r17, %r6;
@%p1 bra BB2_3;

cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd8;
cvta.to.global.u64 %rd3, %rd6;
cvta.to.global.u64 %rd4, %rd5;
mov.u32 %r12, %nctaid.x;
mul.lo.s32 %r3, %r12, %r1;

BB2_2:
div.s32 %r13, %r17, %r8;
rem.s32 %r14, %r13, %r7;
div.s32 %r15, %r14, %r9;
mul.wide.s32 %rd9, %r17, 4;
add.s64 %rd10, %rd4, %rd9;
add.s64 %rd11, %rd3, %rd9;
ld.global.f32 %f1, [%rd11];
setp.gt.f32	%p2, %f1, 0f00000000;
selp.u32	%r16, 1, 0, %p2;
cvt.rn.f32.s32	%f2, %r16;
setp.le.f32	%p3, %f1, 0f00000000;
mul.wide.s32 %rd12, %r15, 4;
add.s64 %rd13, %rd2, %rd12;
ld.global.f32 %f3, [%rd13];
selp.f32	%f4, %f3, 0f00000000, %p3;
add.f32 %f5, %f4, %f2;
ld.global.f32 %f6, [%rd10];
mul.f32 %f7, %f6, %f5;
add.s64 %rd14, %rd1, %rd9;
st.global.f32 [%rd14], %f7;
add.s32 %r17, %r3, %r17;
setp.lt.s32	%p4, %r17, %r6;
@%p4 bra BB2_2;

BB2_3:
ret;
}


.visible .entry _ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i(
.param .u32 _ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i_param_0,
.param .u32 _ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i_param_1,
.param .u32 _ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i_param_2,
.param .u64 _ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i_param_3,
.param .u64 _ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i_param_4,
.param .u64 _ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i_param_5,
.param .u32 _ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i_param_6
)
{
.reg .pred %p<4>;
.reg .b32 %r<18>;
.reg .f64 %fd<6>;
.reg .b64 %rd<14>;


ld.param.u32 %r6, [_ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i_param_0];
ld.param.u32 %r7, [_ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i_param_1];
ld.param.u32 %r8, [_ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i_param_2];
ld.param.u64 %rd5, [_ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i_param_3];
ld.param.u64 %rd6, [_ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i_param_4];
ld.param.u64 %rd7, [_ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i_param_5];
ld.param.u32 %r9, [_ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i_param_6];
mov.u32 %r1, %ntid.x;
mov.u32 %r10, %ctaid.x;
mov.u32 %r11, %tid.x;
mad.lo.s32 %r17, %r1, %r10, %r11;
setp.ge.s32	%p1, %r17, %r6;
@%p1 bra BB3_5;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd5;
mov.u32 %r12, %nctaid.x;
mul.lo.s32 %r3, %r12, %r1;

BB3_2:
cvt.s64.s32	%rd4, %r17;
mul.wide.s32 %rd8, %r17, 8;
add.s64 %rd9, %rd3, %rd8;
ld.global.f64 %fd5, [%rd9];
setp.gt.f64	%p2, %fd5, 0d0000000000000000;
@%p2 bra BB3_4;

div.s32 %r13, %r17, %r8;
rem.s32 %r14, %r13, %r7;
div.s32 %r15, %r14, %r9;
mul.wide.s32 %rd10, %r15, 8;
add.s64 %rd11, %rd2, %rd10;
ld.global.f64 %fd4, [%rd11];
mul.f64 %fd5, %fd5, %fd4;

BB3_4:
shl.b64 %rd12, %rd4, 3;
add.s64 %rd13, %rd1, %rd12;
st.global.f64 [%rd13], %fd5;
cvt.u32.u64	%r16, %rd4;
add.s32 %r17, %r3, %r16;
setp.lt.s32	%p3, %r17, %r6;
@%p3 bra BB3_2;

BB3_5:
ret;
}


.visible .entry _ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1_(
.param .u32 _ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1__param_0,
.param .u32 _ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1__param_1,
.param .u32 _ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1__param_3,
.param .u64 _ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1__param_4,
.param .u64 _ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1__param_5
)
{
.reg .pred %p<7>;
.reg .b32 %r<18>;
.reg .f64 %fd<12>;
.reg .b64 %rd<14>;


ld.param.u32 %r8, [_ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1__param_0];
ld.param.u32 %r9, [_ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1__param_1];
ld.param.u32 %r10, [_ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1__param_2];
ld.param.u64 %rd6, [_ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1__param_3];
ld.param.u64 %rd7, [_ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1__param_4];
ld.param.u64 %rd5, [_ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1__param_5];
cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r16, %r1, %r11, %r12;
setp.ge.s32	%p1, %r16, %r8;
@%p1 bra BB4_5;

cvta.to.global.u64 %rd3, %rd5;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r3, %r13, %r1;

BB4_2:
mul.wide.s32 %rd8, %r16, 8;
add.s64 %rd9, %rd2, %rd8;
add.s64 %rd10, %rd1, %rd8;
ld.global.f64 %fd4, [%rd10];
ld.global.f64 %fd5, [%rd9];
mul.f64 %fd6, %fd5, %fd4;
setp.le.f64	%p2, %fd4, 0d0000000000000000;
selp.f64	%fd11, %fd6, 0d0000000000000000, %p2;
add.s64 %rd4, %rd3, %rd8;
st.global.f64 [%rd4], %fd11;
mov.u32 %r17, 1;
setp.lt.s32	%p3, %r9, 2;
@%p3 bra BB4_4;

BB4_3:
mad.lo.s32 %r15, %r17, %r10, %r16;
mul.wide.s32 %rd11, %r15, 8;
add.s64 %rd12, %rd2, %rd11;
add.s64 %rd13, %rd1, %rd11;
ld.global.f64 %fd7, [%rd13];
ld.global.f64 %fd8, [%rd12];
mul.f64 %fd9, %fd8, %fd7;
setp.le.f64	%p4, %fd7, 0d0000000000000000;
selp.f64	%fd10, %fd9, 0d0000000000000000, %p4;
add.f64 %fd11, %fd11, %fd10;
st.global.f64 [%rd4], %fd11;
add.s32 %r17, %r17, 1;
setp.lt.s32	%p5, %r17, %r9;
@%p5 bra BB4_3;

BB4_4:
add.s32 %r16, %r3, %r16;
setp.lt.s32	%p6, %r16, %r8;
@%p6 bra BB4_2;

BB4_5:
ret;
}


.visible .entry _ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i(
.param .u32 _ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i_param_0,
.param .u32 _ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i_param_1,
.param .u32 _ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i_param_2,
.param .u64 _ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i_param_3,
.param .u64 _ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i_param_4,
.param .u64 _ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i_param_5,
.param .u64 _ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i_param_6,
.param .u32 _ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i_param_7
)
{
.reg .pred %p<5>;
.reg .b32 %r<18>;
.reg .f64 %fd<8>;
.reg .b64 %rd<15>;


ld.param.u32 %r6, [_ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i_param_0];
ld.param.u32 %r7, [_ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i_param_1];
ld.param.u32 %r8, [_ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i_param_2];
ld.param.u64 %rd5, [_ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i_param_3];
ld.param.u64 %rd6, [_ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i_param_4];
ld.param.u64 %rd7, [_ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i_param_5];
ld.param.u64 %rd8, [_ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i_param_6];
ld.param.u32 %r9, [_ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i_param_7];
mov.u32 %r1, %ntid.x;
mov.u32 %r10, %ctaid.x;
mov.u32 %r11, %tid.x;
mad.lo.s32 %r17, %r1, %r10, %r11;
setp.ge.s32	%p1, %r17, %r6;
@%p1 bra BB5_3;

cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd8;
cvta.to.global.u64 %rd3, %rd6;
cvta.to.global.u64 %rd4, %rd5;
mov.u32 %r12, %nctaid.x;
mul.lo.s32 %r3, %r12, %r1;

BB5_2:
div.s32 %r13, %r17, %r8;
rem.s32 %r14, %r13, %r7;
div.s32 %r15, %r14, %r9;
mul.wide.s32 %rd9, %r17, 8;
add.s64 %rd10, %rd4, %rd9;
add.s64 %rd11, %rd3, %rd9;
ld.global.f64 %fd1, [%rd11];
setp.gt.f64	%p2, %fd1, 0d0000000000000000;
selp.u32	%r16, 1, 0, %p2;
cvt.rn.f64.s32	%fd2, %r16;
setp.le.f64	%p3, %fd1, 0d0000000000000000;
mul.wide.s32 %rd12, %r15, 8;
add.s64 %rd13, %rd2, %rd12;
ld.global.f64 %fd3, [%rd13];
selp.f64	%fd4, %fd3, 0d0000000000000000, %p3;
add.f64 %fd5, %fd4, %fd2;
ld.global.f64 %fd6, [%rd10];
mul.f64 %fd7, %fd6, %fd5;
add.s64 %rd14, %rd1, %rd9;
st.global.f64 [%rd14], %fd7;
add.s32 %r17, %r3, %r17;
setp.lt.s32	%p4, %r17, %r6;
@%p4 bra BB5_2;

BB5_3:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



.visible .entry _ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3_(
.param .u32 _ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3__param_0,
.param .u32 _ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3__param_1,
.param .u64 _ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3__param_2,
.param .u64 _ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3__param_3,
.param .u64 _ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3__param_4,
.param .u64 _ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3__param_5,
.param .u64 _ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3__param_6
)
{
.reg .pred %p<5>;
.reg .f32 %f<2>;
.reg .b32 %r<30>;
.reg .b64 %rd<28>;


ld.param.u32 %r12, [_ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3__param_0];
ld.param.u32 %r13, [_ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3__param_1];
ld.param.u64 %rd14, [_ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3__param_2];
ld.param.u64 %rd15, [_ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3__param_3];
ld.param.u64 %rd16, [_ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3__param_4];
ld.param.u64 %rd17, [_ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3__param_5];
ld.param.u64 %rd18, [_ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3__param_6];
mov.u32 %r1, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r29, %r1, %r14, %r15;
setp.ge.s32	%p1, %r29, %r12;
@%p1 bra BB0_6;

cvta.to.global.u64 %rd1, %rd18;
cvta.to.global.u64 %rd2, %rd17;
cvta.to.global.u64 %rd3, %rd16;
cvta.to.global.u64 %rd4, %rd14;
cvta.to.global.u64 %rd5, %rd15;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r3, %r16, %r1;

BB0_2:
mov.u32 %r27, %r29;
mov.u32 %r4, %r27;
mov.u64 %rd27, 0;
mov.u32 %r26, 0;
mov.u32 %r25, %r26;
setp.lt.s32	%p2, %r13, 1;
mov.u64 %rd24, %rd5;
mov.u64 %rd25, %rd4;
mov.u64 %rd26, %rd3;
mov.u32 %r28, %r4;
@%p2 bra BB0_5;

BB0_3:
mov.u32 %r7, %r28;
mov.u64 %rd8, %rd26;
mov.u64 %rd7, %rd25;
mov.u64 %rd6, %rd24;
ld.global.u32 %r19, [%rd6];
div.s32 %r20, %r7, %r19;
mul.lo.s32 %r21, %r20, %r19;
sub.s32 %r8, %r7, %r21;
ld.global.u32 %r22, [%rd8];
add.s32 %r23, %r22, %r20;
ld.global.u32 %r24, [%rd7];
mad.lo.s32 %r26, %r23, %r24, %r26;
add.s64 %rd9, %rd8, 4;
add.s64 %rd10, %rd7, 4;
add.s64 %rd11, %rd6, 4;
add.s32 %r25, %r25, 1;
setp.lt.s32	%p3, %r25, %r13;
mov.u64 %rd24, %rd11;
mov.u64 %rd25, %rd10;
mov.u64 %rd26, %rd9;
mov.u32 %r28, %r8;
@%p3 bra BB0_3;

cvt.s64.s32	%rd27, %r26;

BB0_5:
shl.b64 %rd20, %rd27, 2;
add.s64 %rd21, %rd2, %rd20;
ld.global.f32 %f1, [%rd21];
mul.wide.s32 %rd22, %r4, 4;
add.s64 %rd23, %rd1, %rd22;
st.global.f32 [%rd23], %f1;
add.s32 %r29, %r3, %r4;
setp.lt.s32	%p4, %r29, %r12;
@%p4 bra BB0_2;

BB0_6:
ret;
}


.visible .entry _ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3_(
.param .u32 _ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3__param_0,
.param .u32 _ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3__param_1,
.param .u64 _ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3__param_2,
.param .u64 _ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3__param_3,
.param .u64 _ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3__param_4,
.param .u64 _ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3__param_5,
.param .u64 _ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3__param_6
)
{
.reg .pred %p<5>;
.reg .f32 %f<2>;
.reg .b32 %r<30>;
.reg .b64 %rd<28>;


ld.param.u32 %r12, [_ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3__param_0];
ld.param.u32 %r13, [_ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3__param_1];
ld.param.u64 %rd14, [_ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3__param_2];
ld.param.u64 %rd15, [_ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3__param_3];
ld.param.u64 %rd16, [_ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3__param_4];
ld.param.u64 %rd17, [_ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3__param_5];
ld.param.u64 %rd18, [_ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3__param_6];
mov.u32 %r1, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r29, %r1, %r14, %r15;
setp.ge.s32	%p1, %r29, %r12;
@%p1 bra BB1_6;

cvta.to.global.u64 %rd1, %rd17;
cvta.to.global.u64 %rd2, %rd18;
cvta.to.global.u64 %rd3, %rd16;
cvta.to.global.u64 %rd4, %rd14;
cvta.to.global.u64 %rd5, %rd15;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r3, %r16, %r1;

BB1_2:
mov.u32 %r27, %r29;
mov.u32 %r4, %r27;
mov.u64 %rd27, 0;
mov.u32 %r26, 0;
mov.u32 %r25, %r26;
setp.lt.s32	%p2, %r13, 1;
mov.u64 %rd24, %rd5;
mov.u64 %rd25, %rd4;
mov.u64 %rd26, %rd3;
mov.u32 %r28, %r4;
@%p2 bra BB1_5;

BB1_3:
mov.u32 %r7, %r28;
mov.u64 %rd8, %rd26;
mov.u64 %rd7, %rd25;
mov.u64 %rd6, %rd24;
ld.global.u32 %r19, [%rd6];
div.s32 %r20, %r7, %r19;
mul.lo.s32 %r21, %r20, %r19;
sub.s32 %r8, %r7, %r21;
ld.global.u32 %r22, [%rd8];
add.s32 %r23, %r22, %r20;
ld.global.u32 %r24, [%rd7];
mad.lo.s32 %r26, %r23, %r24, %r26;
add.s64 %rd9, %rd8, 4;
add.s64 %rd10, %rd7, 4;
add.s64 %rd11, %rd6, 4;
add.s32 %r25, %r25, 1;
setp.lt.s32	%p3, %r25, %r13;
mov.u64 %rd24, %rd11;
mov.u64 %rd25, %rd10;
mov.u64 %rd26, %rd9;
mov.u32 %r28, %r8;
@%p3 bra BB1_3;

cvt.s64.s32	%rd27, %r26;

BB1_5:
mul.wide.s32 %rd20, %r4, 4;
add.s64 %rd21, %rd2, %rd20;
ld.global.f32 %f1, [%rd21];
shl.b64 %rd22, %rd27, 2;
add.s64 %rd23, %rd1, %rd22;
st.global.f32 [%rd23], %f1;
add.s32 %r29, %r3, %r4;
setp.lt.s32	%p4, %r29, %r12;
@%p4 bra BB1_2;

BB1_6:
ret;
}


.visible .entry _ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3_(
.param .u32 _ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3__param_0,
.param .u32 _ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3__param_1,
.param .u64 _ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3__param_2,
.param .u64 _ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3__param_3,
.param .u64 _ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3__param_4,
.param .u64 _ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3__param_5,
.param .u64 _ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3__param_6
)
{
.reg .pred %p<5>;
.reg .b32 %r<30>;
.reg .f64 %fd<2>;
.reg .b64 %rd<28>;


ld.param.u32 %r12, [_ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3__param_0];
ld.param.u32 %r13, [_ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3__param_1];
ld.param.u64 %rd14, [_ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3__param_2];
ld.param.u64 %rd15, [_ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3__param_3];
ld.param.u64 %rd16, [_ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3__param_4];
ld.param.u64 %rd17, [_ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3__param_5];
ld.param.u64 %rd18, [_ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3__param_6];
mov.u32 %r1, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r29, %r1, %r14, %r15;
setp.ge.s32	%p1, %r29, %r12;
@%p1 bra BB2_6;

cvta.to.global.u64 %rd1, %rd18;
cvta.to.global.u64 %rd2, %rd17;
cvta.to.global.u64 %rd3, %rd16;
cvta.to.global.u64 %rd4, %rd14;
cvta.to.global.u64 %rd5, %rd15;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r3, %r16, %r1;

BB2_2:
mov.u32 %r27, %r29;
mov.u32 %r4, %r27;
mov.u64 %rd27, 0;
mov.u32 %r26, 0;
mov.u32 %r25, %r26;
setp.lt.s32	%p2, %r13, 1;
mov.u64 %rd24, %rd5;
mov.u64 %rd25, %rd4;
mov.u64 %rd26, %rd3;
mov.u32 %r28, %r4;
@%p2 bra BB2_5;

BB2_3:
mov.u32 %r7, %r28;
mov.u64 %rd8, %rd26;
mov.u64 %rd7, %rd25;
mov.u64 %rd6, %rd24;
ld.global.u32 %r19, [%rd6];
div.s32 %r20, %r7, %r19;
mul.lo.s32 %r21, %r20, %r19;
sub.s32 %r8, %r7, %r21;
ld.global.u32 %r22, [%rd8];
add.s32 %r23, %r22, %r20;
ld.global.u32 %r24, [%rd7];
mad.lo.s32 %r26, %r23, %r24, %r26;
add.s64 %rd9, %rd8, 4;
add.s64 %rd10, %rd7, 4;
add.s64 %rd11, %rd6, 4;
add.s32 %r25, %r25, 1;
setp.lt.s32	%p3, %r25, %r13;
mov.u64 %rd24, %rd11;
mov.u64 %rd25, %rd10;
mov.u64 %rd26, %rd9;
mov.u32 %r28, %r8;
@%p3 bra BB2_3;

cvt.s64.s32	%rd27, %r26;

BB2_5:
shl.b64 %rd20, %rd27, 3;
add.s64 %rd21, %rd2, %rd20;
ld.global.f64 %fd1, [%rd21];
mul.wide.s32 %rd22, %r4, 8;
add.s64 %rd23, %rd1, %rd22;
st.global.f64 [%rd23], %fd1;
add.s32 %r29, %r3, %r4;
setp.lt.s32	%p4, %r29, %r12;
@%p4 bra BB2_2;

BB2_6:
ret;
}


.visible .entry _ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3_(
.param .u32 _ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3__param_0,
.param .u32 _ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3__param_1,
.param .u64 _ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3__param_2,
.param .u64 _ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3__param_3,
.param .u64 _ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3__param_4,
.param .u64 _ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3__param_5,
.param .u64 _ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3__param_6
)
{
.reg .pred %p<5>;
.reg .b32 %r<30>;
.reg .f64 %fd<2>;
.reg .b64 %rd<28>;


ld.param.u32 %r12, [_ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3__param_0];
ld.param.u32 %r13, [_ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3__param_1];
ld.param.u64 %rd14, [_ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3__param_2];
ld.param.u64 %rd15, [_ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3__param_3];
ld.param.u64 %rd16, [_ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3__param_4];
ld.param.u64 %rd17, [_ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3__param_5];
ld.param.u64 %rd18, [_ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3__param_6];
mov.u32 %r1, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r29, %r1, %r14, %r15;
setp.ge.s32	%p1, %r29, %r12;
@%p1 bra BB3_6;

cvta.to.global.u64 %rd1, %rd17;
cvta.to.global.u64 %rd2, %rd18;
cvta.to.global.u64 %rd3, %rd16;
cvta.to.global.u64 %rd4, %rd14;
cvta.to.global.u64 %rd5, %rd15;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r3, %r16, %r1;

BB3_2:
mov.u32 %r27, %r29;
mov.u32 %r4, %r27;
mov.u64 %rd27, 0;
mov.u32 %r26, 0;
mov.u32 %r25, %r26;
setp.lt.s32	%p2, %r13, 1;
mov.u64 %rd24, %rd5;
mov.u64 %rd25, %rd4;
mov.u64 %rd26, %rd3;
mov.u32 %r28, %r4;
@%p2 bra BB3_5;

BB3_3:
mov.u32 %r7, %r28;
mov.u64 %rd8, %rd26;
mov.u64 %rd7, %rd25;
mov.u64 %rd6, %rd24;
ld.global.u32 %r19, [%rd6];
div.s32 %r20, %r7, %r19;
mul.lo.s32 %r21, %r20, %r19;
sub.s32 %r8, %r7, %r21;
ld.global.u32 %r22, [%rd8];
add.s32 %r23, %r22, %r20;
ld.global.u32 %r24, [%rd7];
mad.lo.s32 %r26, %r23, %r24, %r26;
add.s64 %rd9, %rd8, 4;
add.s64 %rd10, %rd7, 4;
add.s64 %rd11, %rd6, 4;
add.s32 %r25, %r25, 1;
setp.lt.s32	%p3, %r25, %r13;
mov.u64 %rd24, %rd11;
mov.u64 %rd25, %rd10;
mov.u64 %rd26, %rd9;
mov.u32 %r28, %r8;
@%p3 bra BB3_3;

cvt.s64.s32	%rd27, %r26;

BB3_5:
mul.wide.s32 %rd20, %r4, 8;
add.s64 %rd21, %rd2, %rd20;
ld.global.f64 %fd1, [%rd21];
shl.b64 %rd22, %rd27, 3;
add.s64 %rd23, %rd1, %rd22;
st.global.f64 [%rd23], %fd1;
add.s32 %r29, %r3, %r4;
setp.lt.s32	%p4, %r29, %r12;
@%p4 bra BB3_2;

BB3_6:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



.visible .entry _ZN5caffe11BNLLForwardIfEEviPKT_PS1_(
.param .u32 _ZN5caffe11BNLLForwardIfEEviPKT_PS1__param_0,
.param .u64 _ZN5caffe11BNLLForwardIfEEviPKT_PS1__param_1,
.param .u64 _ZN5caffe11BNLLForwardIfEEviPKT_PS1__param_2
)
{
.reg .pred %p<16>;
.reg .f32 %f<28>;
.reg .b32 %r<66>;
.reg .f64 %fd<125>;
.reg .b64 %rd<10>;


ld.param.u32 %r26, [_ZN5caffe11BNLLForwardIfEEviPKT_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe11BNLLForwardIfEEviPKT_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe11BNLLForwardIfEEviPKT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r57, %r1, %r27, %r28;
setp.ge.s32	%p1, %r57, %r26;
@%p1 bra BB0_19;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r29, %nctaid.x;
mul.lo.s32 %r3, %r29, %r1;

BB0_2:
mov.u32 %r4, %r57;
cvt.s64.s32	%rd3, %r4;
mul.wide.s32 %rd6, %r4, 4;
add.s64 %rd7, %rd2, %rd6;
ld.global.f32 %f1, [%rd7];
setp.gt.f32	%p2, %f1, 0f00000000;
@%p2 bra BB0_10;
bra.uni BB0_3;

BB0_10:
setp.lt.f32	%p9, %f1, 0fC2D20000;
mul.f32 %f16, %f1, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f17, %f16;
neg.f32 %f18, %f1;
mov.f32 %f19, 0fBF317200;
fma.rn.f32 %f20, %f17, %f19, %f18;
mov.f32 %f21, 0fB5BFBE8E;
fma.rn.f32 %f22, %f17, %f21, %f20;
mul.f32 %f15, %f22, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f14,%f15;

	add.f32 %f23, %f17, 0f00000000;
ex2.approx.f32 %f24, %f23;
mul.f32 %f25, %f14, %f24;
cvt.f64.f32	%fd69, %f25;
add.f64 %fd70, %fd69, 0d3FF0000000000000;
setp.gt.f32	%p10, %f1, 0f42D20000;
selp.f64	%fd71, 0d3FF0000000000000, %fd70, %p10;
selp.f64	%fd121, 0d7FF0000000000000, %fd71, %p9;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r62}, %fd121;
}
{
.reg .b32 %temp; 
mov.b64 {%r63, %temp}, %fd121;
}
mov.u32 %r64, -1023;
setp.gt.s32	%p11, %r62, 1048575;
@%p11 bra BB0_12;

mul.f64 %fd121, %fd121, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r62}, %fd121;
}
{
.reg .b32 %temp; 
mov.b64 {%r63, %temp}, %fd121;
}
mov.u32 %r64, -1077;

BB0_12:
add.s32 %r45, %r62, -1;
setp.lt.u32	%p12, %r45, 2146435071;
@%p12 bra BB0_14;
bra.uni BB0_13;

BB0_14:
shr.u32 %r47, %r62, 20;
add.s32 %r65, %r64, %r47;
and.b32 %r48, %r62, -2146435073;
or.b32 %r49, %r48, 1072693248;
mov.b64 %fd122, {%r63, %r49};
setp.lt.s32	%p14, %r49, 1073127583;
@%p14 bra BB0_16;

{
.reg .b32 %temp; 
mov.b64 {%r50, %temp}, %fd122;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r51}, %fd122;
}
add.s32 %r52, %r51, -1048576;
mov.b64 %fd122, {%r50, %r52};
add.s32 %r65, %r65, 1;

BB0_16:
add.f64 %fd75, %fd122, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd74,%fd75;

	neg.f64 %fd76, %fd75;
mov.f64 %fd77, 0d3FF0000000000000;
fma.rn.f64 %fd78, %fd76, %fd74, %fd77;
fma.rn.f64 %fd79, %fd78, %fd78, %fd78;
fma.rn.f64 %fd80, %fd79, %fd74, %fd74;
add.f64 %fd81, %fd122, 0dBFF0000000000000;
mul.f64 %fd82, %fd81, %fd80;
fma.rn.f64 %fd83, %fd81, %fd80, %fd82;
mul.f64 %fd84, %fd83, %fd83;
mov.f64 %fd85, 0d3ED0EE258B7A8B04;
mov.f64 %fd86, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd87, %fd86, %fd84, %fd85;
mov.f64 %fd88, 0d3EF3B2669F02676F;
fma.rn.f64 %fd89, %fd87, %fd84, %fd88;
mov.f64 %fd90, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd91, %fd89, %fd84, %fd90;
mov.f64 %fd92, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd93, %fd91, %fd84, %fd92;
mov.f64 %fd94, 0d3F624924923BE72D;
fma.rn.f64 %fd95, %fd93, %fd84, %fd94;
mov.f64 %fd96, 0d3F8999999999A3C4;
fma.rn.f64 %fd97, %fd95, %fd84, %fd96;
mov.f64 %fd98, 0d3FB5555555555554;
fma.rn.f64 %fd99, %fd97, %fd84, %fd98;
sub.f64 %fd100, %fd81, %fd83;
add.f64 %fd101, %fd100, %fd100;
neg.f64 %fd102, %fd83;
fma.rn.f64 %fd103, %fd102, %fd81, %fd101;
mul.f64 %fd104, %fd80, %fd103;
mul.f64 %fd105, %fd84, %fd99;
fma.rn.f64 %fd106, %fd105, %fd83, %fd104;
xor.b32 %r53, %r65, -2147483648;
mov.u32 %r54, 1127219200;
mov.b64 %fd107, {%r53, %r54};
mov.u32 %r55, -2147483648;
mov.b64 %fd108, {%r55, %r54};
sub.f64 %fd109, %fd107, %fd108;
mov.f64 %fd110, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd111, %fd109, %fd110, %fd83;
neg.f64 %fd112, %fd109;
fma.rn.f64 %fd113, %fd112, %fd110, %fd111;
sub.f64 %fd114, %fd113, %fd83;
sub.f64 %fd115, %fd106, %fd114;
mov.f64 %fd116, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd117, %fd109, %fd116, %fd115;
add.f64 %fd123, %fd111, %fd117;
bra.uni BB0_17;

BB0_3:
setp.lt.f32	%p3, %f1, 0fC2D20000;
mul.f32 %f4, %f1, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f5, %f4;
mov.f32 %f6, 0fBF317200;
fma.rn.f32 %f7, %f5, %f6, %f1;
mov.f32 %f8, 0fB5BFBE8E;
fma.rn.f32 %f9, %f5, %f8, %f7;
mul.f32 %f3, %f9, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f2,%f3;

	add.f32 %f10, %f5, 0f00000000;
ex2.approx.f32 %f11, %f10;
mul.f32 %f12, %f2, %f11;
cvt.f64.f32	%fd20, %f12;
add.f64 %fd21, %fd20, 0d3FF0000000000000;
selp.f64	%fd22, 0d3FF0000000000000, %fd21, %p3;
setp.gt.f32	%p4, %f1, 0f42D20000;
selp.f64	%fd119, 0d7FF0000000000000, %fd22, %p4;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r58}, %fd119;
}
{
.reg .b32 %temp; 
mov.b64 {%r59, %temp}, %fd119;
}
mov.u32 %r60, -1023;
setp.gt.s32	%p5, %r58, 1048575;
@%p5 bra BB0_5;

mul.f64 %fd119, %fd119, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r58}, %fd119;
}
{
.reg .b32 %temp; 
mov.b64 {%r59, %temp}, %fd119;
}
mov.u32 %r60, -1077;

BB0_5:
add.s32 %r32, %r58, -1;
setp.lt.u32	%p6, %r32, 2146435071;
@%p6 bra BB0_7;
bra.uni BB0_6;

BB0_7:
shr.u32 %r34, %r58, 20;
add.s32 %r61, %r60, %r34;
and.b32 %r35, %r58, -2146435073;
or.b32 %r36, %r35, 1072693248;
mov.b64 %fd120, {%r59, %r36};
setp.lt.s32	%p8, %r36, 1073127583;
@%p8 bra BB0_9;

{
.reg .b32 %temp; 
mov.b64 {%r37, %temp}, %fd120;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r38}, %fd120;
}
add.s32 %r39, %r38, -1048576;
mov.b64 %fd120, {%r37, %r39};
add.s32 %r61, %r61, 1;

BB0_9:
add.f64 %fd26, %fd120, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd25,%fd26;

	neg.f64 %fd27, %fd26;
mov.f64 %fd28, 0d3FF0000000000000;
fma.rn.f64 %fd29, %fd27, %fd25, %fd28;
fma.rn.f64 %fd30, %fd29, %fd29, %fd29;
fma.rn.f64 %fd31, %fd30, %fd25, %fd25;
add.f64 %fd32, %fd120, 0dBFF0000000000000;
mul.f64 %fd33, %fd32, %fd31;
fma.rn.f64 %fd34, %fd32, %fd31, %fd33;
mul.f64 %fd35, %fd34, %fd34;
mov.f64 %fd36, 0d3ED0EE258B7A8B04;
mov.f64 %fd37, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd38, %fd37, %fd35, %fd36;
mov.f64 %fd39, 0d3EF3B2669F02676F;
fma.rn.f64 %fd40, %fd38, %fd35, %fd39;
mov.f64 %fd41, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd42, %fd40, %fd35, %fd41;
mov.f64 %fd43, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd44, %fd42, %fd35, %fd43;
mov.f64 %fd45, 0d3F624924923BE72D;
fma.rn.f64 %fd46, %fd44, %fd35, %fd45;
mov.f64 %fd47, 0d3F8999999999A3C4;
fma.rn.f64 %fd48, %fd46, %fd35, %fd47;
mov.f64 %fd49, 0d3FB5555555555554;
fma.rn.f64 %fd50, %fd48, %fd35, %fd49;
sub.f64 %fd51, %fd32, %fd34;
add.f64 %fd52, %fd51, %fd51;
neg.f64 %fd53, %fd34;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
mul.f64 %fd55, %fd31, %fd54;
mul.f64 %fd56, %fd35, %fd50;
fma.rn.f64 %fd57, %fd56, %fd34, %fd55;
xor.b32 %r40, %r61, -2147483648;
mov.u32 %r41, 1127219200;
mov.b64 %fd58, {%r40, %r41};
mov.u32 %r42, -2147483648;
mov.b64 %fd59, {%r42, %r41};
sub.f64 %fd60, %fd58, %fd59;
mov.f64 %fd61, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd62, %fd60, %fd61, %fd34;
neg.f64 %fd63, %fd60;
fma.rn.f64 %fd64, %fd63, %fd61, %fd62;
sub.f64 %fd65, %fd64, %fd34;
sub.f64 %fd66, %fd57, %fd65;
mov.f64 %fd67, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd68, %fd60, %fd67, %fd66;
add.f64 %fd124, %fd62, %fd68;
bra.uni BB0_18;

BB0_13:
mov.f64 %fd72, 0d7FF0000000000000;
fma.rn.f64 %fd73, %fd121, %fd72, %fd72;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r46}, %fd121;
}
mov.b32 %f26, %r46;
setp.eq.f32	%p13, %f26, 0f00000000;
selp.f64	%fd123, 0dFFF0000000000000, %fd73, %p13;

BB0_17:
cvt.f64.f32	%fd118, %f1;
add.f64 %fd124, %fd118, %fd123;
bra.uni BB0_18;

BB0_6:
mov.f64 %fd23, 0d7FF0000000000000;
fma.rn.f64 %fd24, %fd119, %fd23, %fd23;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r33}, %fd119;
}
mov.b32 %f13, %r33;
setp.eq.f32	%p7, %f13, 0f00000000;
selp.f64	%fd124, 0dFFF0000000000000, %fd24, %p7;

BB0_18:
shl.b64 %rd8, %rd3, 2;
add.s64 %rd9, %rd1, %rd8;
cvt.rn.f32.f64	%f27, %fd124;
st.global.f32 [%rd9], %f27;
cvt.u32.u64	%r56, %rd3;
add.s32 %r57, %r3, %r56;
setp.lt.s32	%p15, %r57, %r26;
@%p15 bra BB0_2;

BB0_19:
ret;
}


.visible .entry _ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1_(
.param .u32 _ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1__param_0,
.param .u64 _ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1__param_1,
.param .u64 _ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1__param_3
)
{
.reg .pred %p<5>;
.reg .f32 %f<20>;
.reg .b32 %r<11>;
.reg .f64 %fd<5>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1__param_2];
ld.param.u64 %rd6, [_ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB1_2:
mul.wide.s32 %rd7, %r10, 4;
add.s64 %rd8, %rd3, %rd7;
ld.global.f32 %f3, [%rd8];
mov.f32 %f4, 0f42480000;
min.f32 %f5, %f3, %f4;
mul.f32 %f6, %f5, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f7, %f6;
mov.f32 %f8, 0fBF317200;
fma.rn.f32 %f9, %f7, %f8, %f5;
mov.f32 %f10, 0fB5BFBE8E;
fma.rn.f32 %f11, %f7, %f10, %f9;
mul.f32 %f2, %f11, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f12, %f7, 0f00000000;
ex2.approx.f32 %f13, %f12;
mul.f32 %f14, %f1, %f13;
setp.lt.f32	%p2, %f5, 0fC2D20000;
selp.f32	%f15, 0f00000000, %f14, %p2;
setp.gt.f32	%p3, %f5, 0f42D20000;
selp.f32	%f16, 0f7F800000, %f15, %p3;
add.s64 %rd9, %rd2, %rd7;
ld.global.f32 %f17, [%rd9];
mul.f32 %f18, %f17, %f16;
cvt.f64.f32	%fd1, %f18;
cvt.f64.f32	%fd2, %f16;
add.f64 %fd3, %fd2, 0d3FF0000000000000;
div.rn.f64 %fd4, %fd1, %fd3;
cvt.rn.f32.f64	%f19, %fd4;
add.s64 %rd10, %rd1, %rd7;
st.global.f32 [%rd10], %f19;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p4, %r10, %r6;
@%p4 bra BB1_2;

BB1_3:
ret;
}


.visible .entry _ZN5caffe11BNLLForwardIdEEviPKT_PS1_(
.param .u32 _ZN5caffe11BNLLForwardIdEEviPKT_PS1__param_0,
.param .u64 _ZN5caffe11BNLLForwardIdEEviPKT_PS1__param_1,
.param .u64 _ZN5caffe11BNLLForwardIdEEviPKT_PS1__param_2
)
{
.reg .pred %p<18>;
.reg .f32 %f<7>;
.reg .b32 %r<96>;
.reg .f64 %fd<199>;
.reg .b64 %rd<10>;


ld.param.u32 %r32, [_ZN5caffe11BNLLForwardIdEEviPKT_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe11BNLLForwardIdEEviPKT_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe11BNLLForwardIdEEviPKT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r87, %r1, %r33, %r34;
setp.ge.s32	%p1, %r87, %r32;
@%p1 bra BB2_25;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r35, %nctaid.x;
mul.lo.s32 %r3, %r35, %r1;

BB2_2:
mov.u32 %r4, %r87;
cvt.s64.s32	%rd3, %r4;
mul.wide.s32 %rd6, %r4, 8;
add.s64 %rd7, %rd2, %rd6;
ld.global.f64 %fd1, [%rd7];
setp.gt.f64	%p2, %fd1, 0d0000000000000000;
@%p2 bra BB2_13;
bra.uni BB2_3;

BB2_13:
neg.f64 %fd109, %fd1;
mov.f64 %fd110, 0d4338000000000000;
mov.f64 %fd111, 0d3FF71547652B82FE;
fma.rn.f64 %fd112, %fd109, %fd111, %fd110;
{
.reg .b32 %temp; 
mov.b64 {%r18, %temp}, %fd112;
}
mov.f64 %fd113, 0dC338000000000000;
add.rn.f64 %fd114, %fd112, %fd113;
mov.f64 %fd115, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd116, %fd114, %fd115, %fd109;
mov.f64 %fd117, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd118, %fd114, %fd117, %fd116;
mov.f64 %fd119, 0d3E928AF3FCA213EA;
mov.f64 %fd120, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd121, %fd120, %fd118, %fd119;
mov.f64 %fd122, 0d3EC71DEE62401315;
fma.rn.f64 %fd123, %fd121, %fd118, %fd122;
mov.f64 %fd124, 0d3EFA01997C89EB71;
fma.rn.f64 %fd125, %fd123, %fd118, %fd124;
mov.f64 %fd126, 0d3F2A01A014761F65;
fma.rn.f64 %fd127, %fd125, %fd118, %fd126;
mov.f64 %fd128, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd129, %fd127, %fd118, %fd128;
mov.f64 %fd130, 0d3F81111111122322;
fma.rn.f64 %fd131, %fd129, %fd118, %fd130;
mov.f64 %fd132, 0d3FA55555555502A1;
fma.rn.f64 %fd133, %fd131, %fd118, %fd132;
mov.f64 %fd134, 0d3FC5555555555511;
fma.rn.f64 %fd135, %fd133, %fd118, %fd134;
mov.f64 %fd136, 0d3FE000000000000B;
fma.rn.f64 %fd137, %fd135, %fd118, %fd136;
mov.f64 %fd138, 0d3FF0000000000000;
fma.rn.f64 %fd139, %fd137, %fd118, %fd138;
fma.rn.f64 %fd140, %fd139, %fd118, %fd138;
{
.reg .b32 %temp; 
mov.b64 {%r19, %temp}, %fd140;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r20}, %fd140;
}
shl.b32 %r61, %r18, 20;
add.s32 %r62, %r20, %r61;
mov.b64 %fd194, {%r19, %r62};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r63}, %fd109;
}
mov.b32 %f5, %r63;
abs.f32 %f2, %f5;
setp.lt.f32	%p10, %f2, 0f4086232B;
@%p10 bra BB2_16;

setp.gt.f64	%p11, %fd1, 0d8000000000000000;
mov.f64 %fd141, 0d7FF0000000000000;
sub.f64 %fd142, %fd141, %fd1;
selp.f64	%fd194, 0d0000000000000000, %fd142, %p11;
setp.geu.f32	%p12, %f2, 0f40874800;
@%p12 bra BB2_16;

shr.u32 %r64, %r18, 31;
add.s32 %r65, %r18, %r64;
shr.s32 %r66, %r65, 1;
shl.b32 %r67, %r66, 20;
add.s32 %r68, %r67, %r20;
mov.b64 %fd143, {%r19, %r68};
sub.s32 %r69, %r18, %r66;
shl.b32 %r70, %r69, 20;
add.s32 %r71, %r70, 1072693248;
mov.u32 %r72, 0;
mov.b64 %fd144, {%r72, %r71};
mul.f64 %fd194, %fd143, %fd144;

BB2_16:
add.f64 %fd195, %fd194, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r92}, %fd195;
}
{
.reg .b32 %temp; 
mov.b64 {%r93, %temp}, %fd195;
}
mov.u32 %r94, -1023;
setp.gt.s32	%p13, %r92, 1048575;
@%p13 bra BB2_18;

mul.f64 %fd195, %fd195, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r92}, %fd195;
}
{
.reg .b32 %temp; 
mov.b64 {%r93, %temp}, %fd195;
}
mov.u32 %r94, -1077;

BB2_18:
add.s32 %r75, %r92, -1;
setp.lt.u32	%p14, %r75, 2146435071;
@%p14 bra BB2_20;
bra.uni BB2_19;

BB2_20:
shr.u32 %r77, %r92, 20;
add.s32 %r95, %r94, %r77;
and.b32 %r78, %r92, -2146435073;
or.b32 %r79, %r78, 1072693248;
mov.b64 %fd196, {%r93, %r79};
setp.lt.s32	%p16, %r79, 1073127583;
@%p16 bra BB2_22;

{
.reg .b32 %temp; 
mov.b64 {%r80, %temp}, %fd196;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r81}, %fd196;
}
add.s32 %r82, %r81, -1048576;
mov.b64 %fd196, {%r80, %r82};
add.s32 %r95, %r95, 1;

BB2_22:
add.f64 %fd148, %fd196, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd147,%fd148;

	neg.f64 %fd149, %fd148;
fma.rn.f64 %fd151, %fd149, %fd147, %fd138;
fma.rn.f64 %fd152, %fd151, %fd151, %fd151;
fma.rn.f64 %fd153, %fd152, %fd147, %fd147;
add.f64 %fd154, %fd196, 0dBFF0000000000000;
mul.f64 %fd155, %fd154, %fd153;
fma.rn.f64 %fd156, %fd154, %fd153, %fd155;
mul.f64 %fd157, %fd156, %fd156;
mov.f64 %fd158, 0d3ED0EE258B7A8B04;
mov.f64 %fd159, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd160, %fd159, %fd157, %fd158;
mov.f64 %fd161, 0d3EF3B2669F02676F;
fma.rn.f64 %fd162, %fd160, %fd157, %fd161;
mov.f64 %fd163, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd164, %fd162, %fd157, %fd163;
mov.f64 %fd165, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd166, %fd164, %fd157, %fd165;
mov.f64 %fd167, 0d3F624924923BE72D;
fma.rn.f64 %fd168, %fd166, %fd157, %fd167;
mov.f64 %fd169, 0d3F8999999999A3C4;
fma.rn.f64 %fd170, %fd168, %fd157, %fd169;
mov.f64 %fd171, 0d3FB5555555555554;
fma.rn.f64 %fd172, %fd170, %fd157, %fd171;
sub.f64 %fd173, %fd154, %fd156;
add.f64 %fd174, %fd173, %fd173;
neg.f64 %fd175, %fd156;
fma.rn.f64 %fd176, %fd175, %fd154, %fd174;
mul.f64 %fd177, %fd153, %fd176;
mul.f64 %fd178, %fd157, %fd172;
fma.rn.f64 %fd179, %fd178, %fd156, %fd177;
xor.b32 %r83, %r95, -2147483648;
mov.u32 %r84, 1127219200;
mov.b64 %fd180, {%r83, %r84};
mov.u32 %r85, -2147483648;
mov.b64 %fd181, {%r85, %r84};
sub.f64 %fd182, %fd180, %fd181;
mov.f64 %fd183, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd184, %fd182, %fd183, %fd156;
neg.f64 %fd185, %fd182;
fma.rn.f64 %fd186, %fd185, %fd183, %fd184;
sub.f64 %fd187, %fd186, %fd156;
sub.f64 %fd188, %fd179, %fd187;
mov.f64 %fd189, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd190, %fd182, %fd189, %fd188;
add.f64 %fd197, %fd184, %fd190;
bra.uni BB2_23;

BB2_3:
mov.f64 %fd29, 0d4338000000000000;
mov.f64 %fd30, 0d3FF71547652B82FE;
fma.rn.f64 %fd31, %fd1, %fd30, %fd29;
{
.reg .b32 %temp; 
mov.b64 {%r5, %temp}, %fd31;
}
mov.f64 %fd32, 0dC338000000000000;
add.rn.f64 %fd33, %fd31, %fd32;
mov.f64 %fd34, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd35, %fd33, %fd34, %fd1;
mov.f64 %fd36, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd37, %fd33, %fd36, %fd35;
mov.f64 %fd38, 0d3E928AF3FCA213EA;
mov.f64 %fd39, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd40, %fd39, %fd37, %fd38;
mov.f64 %fd41, 0d3EC71DEE62401315;
fma.rn.f64 %fd42, %fd40, %fd37, %fd41;
mov.f64 %fd43, 0d3EFA01997C89EB71;
fma.rn.f64 %fd44, %fd42, %fd37, %fd43;
mov.f64 %fd45, 0d3F2A01A014761F65;
fma.rn.f64 %fd46, %fd44, %fd37, %fd45;
mov.f64 %fd47, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd48, %fd46, %fd37, %fd47;
mov.f64 %fd49, 0d3F81111111122322;
fma.rn.f64 %fd50, %fd48, %fd37, %fd49;
mov.f64 %fd51, 0d3FA55555555502A1;
fma.rn.f64 %fd52, %fd50, %fd37, %fd51;
mov.f64 %fd53, 0d3FC5555555555511;
fma.rn.f64 %fd54, %fd52, %fd37, %fd53;
mov.f64 %fd55, 0d3FE000000000000B;
fma.rn.f64 %fd56, %fd54, %fd37, %fd55;
mov.f64 %fd57, 0d3FF0000000000000;
fma.rn.f64 %fd58, %fd56, %fd37, %fd57;
fma.rn.f64 %fd59, %fd58, %fd37, %fd57;
{
.reg .b32 %temp; 
mov.b64 {%r6, %temp}, %fd59;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r7}, %fd59;
}
shl.b32 %r36, %r5, 20;
add.s32 %r37, %r7, %r36;
mov.b64 %fd191, {%r6, %r37};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r38}, %fd1;
}
mov.b32 %f3, %r38;
abs.f32 %f1, %f3;
setp.lt.f32	%p3, %f1, 0f4086232B;
@%p3 bra BB2_6;

setp.lt.f64	%p4, %fd1, 0d0000000000000000;
add.f64 %fd60, %fd1, 0d7FF0000000000000;
selp.f64	%fd191, 0d0000000000000000, %fd60, %p4;
setp.geu.f32	%p5, %f1, 0f40874800;
@%p5 bra BB2_6;

shr.u32 %r39, %r5, 31;
add.s32 %r40, %r5, %r39;
shr.s32 %r41, %r40, 1;
shl.b32 %r42, %r41, 20;
add.s32 %r43, %r42, %r7;
mov.b64 %fd61, {%r6, %r43};
sub.s32 %r44, %r5, %r41;
shl.b32 %r45, %r44, 20;
add.s32 %r46, %r45, 1072693248;
mov.u32 %r47, 0;
mov.b64 %fd62, {%r47, %r46};
mul.f64 %fd191, %fd61, %fd62;

BB2_6:
add.f64 %fd192, %fd191, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r88}, %fd192;
}
{
.reg .b32 %temp; 
mov.b64 {%r89, %temp}, %fd192;
}
mov.u32 %r90, -1023;
setp.gt.s32	%p6, %r88, 1048575;
@%p6 bra BB2_8;

mul.f64 %fd192, %fd192, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r88}, %fd192;
}
{
.reg .b32 %temp; 
mov.b64 {%r89, %temp}, %fd192;
}
mov.u32 %r90, -1077;

BB2_8:
add.s32 %r50, %r88, -1;
setp.lt.u32	%p7, %r50, 2146435071;
@%p7 bra BB2_10;
bra.uni BB2_9;

BB2_10:
shr.u32 %r52, %r88, 20;
add.s32 %r91, %r90, %r52;
and.b32 %r53, %r88, -2146435073;
or.b32 %r54, %r53, 1072693248;
mov.b64 %fd193, {%r89, %r54};
setp.lt.s32	%p9, %r54, 1073127583;
@%p9 bra BB2_12;

{
.reg .b32 %temp; 
mov.b64 {%r55, %temp}, %fd193;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r56}, %fd193;
}
add.s32 %r57, %r56, -1048576;
mov.b64 %fd193, {%r55, %r57};
add.s32 %r91, %r91, 1;

BB2_12:
add.f64 %fd66, %fd193, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd65,%fd66;

	neg.f64 %fd67, %fd66;
fma.rn.f64 %fd69, %fd67, %fd65, %fd57;
fma.rn.f64 %fd70, %fd69, %fd69, %fd69;
fma.rn.f64 %fd71, %fd70, %fd65, %fd65;
add.f64 %fd72, %fd193, 0dBFF0000000000000;
mul.f64 %fd73, %fd72, %fd71;
fma.rn.f64 %fd74, %fd72, %fd71, %fd73;
mul.f64 %fd75, %fd74, %fd74;
mov.f64 %fd76, 0d3ED0EE258B7A8B04;
mov.f64 %fd77, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd78, %fd77, %fd75, %fd76;
mov.f64 %fd79, 0d3EF3B2669F02676F;
fma.rn.f64 %fd80, %fd78, %fd75, %fd79;
mov.f64 %fd81, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd82, %fd80, %fd75, %fd81;
mov.f64 %fd83, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd84, %fd82, %fd75, %fd83;
mov.f64 %fd85, 0d3F624924923BE72D;
fma.rn.f64 %fd86, %fd84, %fd75, %fd85;
mov.f64 %fd87, 0d3F8999999999A3C4;
fma.rn.f64 %fd88, %fd86, %fd75, %fd87;
mov.f64 %fd89, 0d3FB5555555555554;
fma.rn.f64 %fd90, %fd88, %fd75, %fd89;
sub.f64 %fd91, %fd72, %fd74;
add.f64 %fd92, %fd91, %fd91;
neg.f64 %fd93, %fd74;
fma.rn.f64 %fd94, %fd93, %fd72, %fd92;
mul.f64 %fd95, %fd71, %fd94;
mul.f64 %fd96, %fd75, %fd90;
fma.rn.f64 %fd97, %fd96, %fd74, %fd95;
xor.b32 %r58, %r91, -2147483648;
mov.u32 %r59, 1127219200;
mov.b64 %fd98, {%r58, %r59};
mov.u32 %r60, -2147483648;
mov.b64 %fd99, {%r60, %r59};
sub.f64 %fd100, %fd98, %fd99;
mov.f64 %fd101, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd102, %fd100, %fd101, %fd74;
neg.f64 %fd103, %fd100;
fma.rn.f64 %fd104, %fd103, %fd101, %fd102;
sub.f64 %fd105, %fd104, %fd74;
sub.f64 %fd106, %fd97, %fd105;
mov.f64 %fd107, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd108, %fd100, %fd107, %fd106;
add.f64 %fd198, %fd102, %fd108;
bra.uni BB2_24;

BB2_19:
mov.f64 %fd145, 0d7FF0000000000000;
fma.rn.f64 %fd146, %fd195, %fd145, %fd145;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r76}, %fd195;
}
mov.b32 %f6, %r76;
setp.eq.f32	%p15, %f6, 0f00000000;
selp.f64	%fd197, 0dFFF0000000000000, %fd146, %p15;

BB2_23:
add.f64 %fd198, %fd1, %fd197;
bra.uni BB2_24;

BB2_9:
mov.f64 %fd63, 0d7FF0000000000000;
fma.rn.f64 %fd64, %fd192, %fd63, %fd63;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r51}, %fd192;
}
mov.b32 %f4, %r51;
setp.eq.f32	%p8, %f4, 0f00000000;
selp.f64	%fd198, 0dFFF0000000000000, %fd64, %p8;

BB2_24:
shl.b64 %rd8, %rd3, 3;
add.s64 %rd9, %rd1, %rd8;
st.global.f64 [%rd9], %fd198;
cvt.u32.u64	%r86, %rd3;
add.s32 %r87, %r3, %r86;
setp.lt.s32	%p17, %r87, %r32;
@%p17 bra BB2_2;

BB2_25:
ret;
}


.visible .entry _ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1_(
.param .u32 _ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1__param_0,
.param .u64 _ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1__param_1,
.param .u64 _ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1__param_3
)
{
.reg .pred %p<6>;
.reg .f32 %f<3>;
.reg .b32 %r<27>;
.reg .f64 %fd<47>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1__param_0];
ld.param.u64 %rd5, [_ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1__param_1];
ld.param.u64 %rd6, [_ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1__param_2];
ld.param.u64 %rd7, [_ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r10, %ctaid.x;
mov.u32 %r11, %tid.x;
mad.lo.s32 %r26, %r1, %r10, %r11;
setp.ge.s32	%p1, %r26, %r9;
@%p1 bra BB3_6;

cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r12, %nctaid.x;
mul.lo.s32 %r3, %r12, %r1;

BB3_2:
mov.u32 %r4, %r26;
cvt.s64.s32	%rd4, %r4;
mul.wide.s32 %rd8, %r4, 8;
add.s64 %rd9, %rd3, %rd8;
ld.global.f64 %fd6, [%rd9];
mov.f64 %fd7, 0d4049000000000000;
min.f64 %fd1, %fd6, %fd7;
mov.f64 %fd8, 0d4338000000000000;
mov.f64 %fd9, 0d3FF71547652B82FE;
fma.rn.f64 %fd10, %fd1, %fd9, %fd8;
{
.reg .b32 %temp; 
mov.b64 {%r5, %temp}, %fd10;
}
mov.f64 %fd11, 0dC338000000000000;
add.rn.f64 %fd12, %fd10, %fd11;
mov.f64 %fd13, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd14, %fd12, %fd13, %fd1;
mov.f64 %fd15, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd16, %fd12, %fd15, %fd14;
mov.f64 %fd17, 0d3E928AF3FCA213EA;
mov.f64 %fd18, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd19, %fd18, %fd16, %fd17;
mov.f64 %fd20, 0d3EC71DEE62401315;
fma.rn.f64 %fd21, %fd19, %fd16, %fd20;
mov.f64 %fd22, 0d3EFA01997C89EB71;
fma.rn.f64 %fd23, %fd21, %fd16, %fd22;
mov.f64 %fd24, 0d3F2A01A014761F65;
fma.rn.f64 %fd25, %fd23, %fd16, %fd24;
mov.f64 %fd26, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd27, %fd25, %fd16, %fd26;
mov.f64 %fd28, 0d3F81111111122322;
fma.rn.f64 %fd29, %fd27, %fd16, %fd28;
mov.f64 %fd30, 0d3FA55555555502A1;
fma.rn.f64 %fd31, %fd29, %fd16, %fd30;
mov.f64 %fd32, 0d3FC5555555555511;
fma.rn.f64 %fd33, %fd31, %fd16, %fd32;
mov.f64 %fd34, 0d3FE000000000000B;
fma.rn.f64 %fd35, %fd33, %fd16, %fd34;
mov.f64 %fd36, 0d3FF0000000000000;
fma.rn.f64 %fd37, %fd35, %fd16, %fd36;
fma.rn.f64 %fd38, %fd37, %fd16, %fd36;
{
.reg .b32 %temp; 
mov.b64 {%r6, %temp}, %fd38;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r7}, %fd38;
}
shl.b32 %r13, %r5, 20;
add.s32 %r14, %r7, %r13;
mov.b64 %fd46, {%r6, %r14};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r15}, %fd1;
}
mov.b32 %f2, %r15;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB3_5;

setp.lt.f64	%p3, %fd1, 0d0000000000000000;
add.f64 %fd39, %fd1, 0d7FF0000000000000;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB3_5;

shr.u32 %r16, %r5, 31;
add.s32 %r17, %r5, %r16;
shr.s32 %r18, %r17, 1;
shl.b32 %r19, %r18, 20;
add.s32 %r20, %r19, %r7;
mov.b64 %fd40, {%r6, %r20};
sub.s32 %r21, %r5, %r18;
shl.b32 %r22, %r21, 20;
add.s32 %r23, %r22, 1072693248;
mov.u32 %r24, 0;
mov.b64 %fd41, {%r24, %r23};
mul.f64 %fd46, %fd40, %fd41;

BB3_5:
shl.b64 %rd10, %rd4, 3;
add.s64 %rd11, %rd2, %rd10;
ld.global.f64 %fd42, [%rd11];
mul.f64 %fd43, %fd46, %fd42;
add.f64 %fd44, %fd46, 0d3FF0000000000000;
div.rn.f64 %fd45, %fd43, %fd44;
add.s64 %rd12, %rd1, %rd10;
st.global.f64 [%rd12], %fd45;
cvt.u32.u64	%r25, %rd4;
add.s32 %r26, %r3, %r25;
setp.lt.s32	%p5, %r26, %r9;
@%p5 bra BB3_2;

BB3_6:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64




Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64




Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64




Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64




Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64




Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



.visible .entry _ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1_(
.param .u32 _ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1__param_0,
.param .u64 _ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1__param_1,
.param .u64 _ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1__param_2,
.param .u32 _ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1__param_3,
.param .f32 _ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1__param_4,
.param .u64 _ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1__param_5
)
{
.reg .pred %p<4>;
.reg .f32 %f<5>;
.reg .b32 %r<13>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1__param_2];
ld.param.u32 %r7, [_ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1__param_3];
ld.param.f32 %f1, [_ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1__param_4];
ld.param.u64 %rd6, [_ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %ctaid.x;
mov.u32 %r9, %tid.x;
mad.lo.s32 %r12, %r1, %r8, %r9;
setp.ge.s32	%p1, %r12, %r6;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r3, %r10, %r1;

BB0_2:
mul.wide.s32 %rd7, %r12, 4;
add.s64 %rd8, %rd3, %rd7;
add.s64 %rd9, %rd2, %rd7;
ld.global.u32 %r11, [%rd9];
setp.gt.u32	%p2, %r11, %r7;
ld.global.f32 %f2, [%rd8];
selp.f32	%f3, %f2, 0f00000000, %p2;
mul.f32 %f4, %f3, %f1;
add.s64 %rd10, %rd1, %rd7;
st.global.f32 [%rd10], %f4;
add.s32 %r12, %r3, %r12;
setp.lt.s32	%p3, %r12, %r6;
@%p3 bra BB0_2;

BB0_3:
ret;
}


.visible .entry _ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1_(
.param .u32 _ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1__param_0,
.param .u64 _ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1__param_1,
.param .u64 _ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1__param_2,
.param .u32 _ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1__param_3,
.param .f32 _ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1__param_4,
.param .u64 _ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1__param_5
)
{
.reg .pred %p<4>;
.reg .f32 %f<5>;
.reg .b32 %r<13>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1__param_2];
ld.param.u32 %r7, [_ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1__param_3];
ld.param.f32 %f1, [_ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1__param_4];
ld.param.u64 %rd6, [_ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %ctaid.x;
mov.u32 %r9, %tid.x;
mad.lo.s32 %r12, %r1, %r8, %r9;
setp.ge.s32	%p1, %r12, %r6;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r3, %r10, %r1;

BB1_2:
mul.wide.s32 %rd7, %r12, 4;
add.s64 %rd8, %rd3, %rd7;
ld.global.f32 %f2, [%rd8];
mul.f32 %f3, %f2, %f1;
add.s64 %rd9, %rd2, %rd7;
ld.global.u32 %r11, [%rd9];
setp.gt.u32	%p2, %r11, %r7;
selp.f32	%f4, %f3, 0f00000000, %p2;
add.s64 %rd10, %rd1, %rd7;
st.global.f32 [%rd10], %f4;
add.s32 %r12, %r3, %r12;
setp.lt.s32	%p3, %r12, %r6;
@%p3 bra BB1_2;

BB1_3:
ret;
}


.visible .entry _ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1_(
.param .u32 _ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1__param_0,
.param .u64 _ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1__param_1,
.param .u64 _ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1__param_2,
.param .u32 _ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1__param_3,
.param .f32 _ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1__param_4,
.param .u64 _ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1__param_5
)
{
.reg .pred %p<4>;
.reg .f32 %f<2>;
.reg .b32 %r<13>;
.reg .f64 %fd<5>;
.reg .b64 %rd<12>;


ld.param.u32 %r6, [_ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1__param_2];
ld.param.u32 %r7, [_ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1__param_3];
ld.param.f32 %f1, [_ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1__param_4];
ld.param.u64 %rd6, [_ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %ctaid.x;
mov.u32 %r9, %tid.x;
mad.lo.s32 %r12, %r1, %r8, %r9;
setp.ge.s32	%p1, %r12, %r6;
@%p1 bra BB2_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
cvt.f64.f32	%fd1, %f1;
mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r3, %r10, %r1;

BB2_2:
mul.wide.s32 %rd7, %r12, 8;
add.s64 %rd8, %rd3, %rd7;
mul.wide.s32 %rd9, %r12, 4;
add.s64 %rd10, %rd2, %rd9;
ld.global.u32 %r11, [%rd10];
setp.gt.u32	%p2, %r11, %r7;
ld.global.f64 %fd2, [%rd8];
selp.f64	%fd3, %fd2, 0d0000000000000000, %p2;
mul.f64 %fd4, %fd1, %fd3;
add.s64 %rd11, %rd1, %rd7;
st.global.f64 [%rd11], %fd4;
add.s32 %r12, %r3, %r12;
setp.lt.s32	%p3, %r12, %r6;
@%p3 bra BB2_2;

BB2_3:
ret;
}


.visible .entry _ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1_(
.param .u32 _ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1__param_0,
.param .u64 _ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1__param_1,
.param .u64 _ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1__param_2,
.param .u32 _ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1__param_3,
.param .f32 _ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1__param_4,
.param .u64 _ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1__param_5
)
{
.reg .pred %p<4>;
.reg .f32 %f<2>;
.reg .b32 %r<13>;
.reg .f64 %fd<5>;
.reg .b64 %rd<12>;


ld.param.u32 %r6, [_ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1__param_2];
ld.param.u32 %r7, [_ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1__param_3];
ld.param.f32 %f1, [_ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1__param_4];
ld.param.u64 %rd6, [_ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %ctaid.x;
mov.u32 %r9, %tid.x;
mad.lo.s32 %r12, %r1, %r8, %r9;
setp.ge.s32	%p1, %r12, %r6;
@%p1 bra BB3_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
cvt.f64.f32	%fd1, %f1;
mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r3, %r10, %r1;

BB3_2:
mul.wide.s32 %rd7, %r12, 8;
add.s64 %rd8, %rd3, %rd7;
ld.global.f64 %fd2, [%rd8];
mul.f64 %fd3, %fd1, %fd2;
mul.wide.s32 %rd9, %r12, 4;
add.s64 %rd10, %rd2, %rd9;
ld.global.u32 %r11, [%rd10];
setp.gt.u32	%p2, %r11, %r7;
selp.f64	%fd4, %fd3, 0d0000000000000000, %p2;
add.s64 %rd11, %rd1, %rd7;
st.global.f64 [%rd11], %fd4;
add.s32 %r12, %r3, %r12;
setp.lt.s32	%p3, %r12, %r6;
@%p3 bra BB3_2;

BB3_3:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64

.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



.visible .entry _ZN5caffe10ELUForwardIfEEviPKT_PS1_S1_(
.param .u32 _ZN5caffe10ELUForwardIfEEviPKT_PS1_S1__param_0,
.param .u64 _ZN5caffe10ELUForwardIfEEviPKT_PS1_S1__param_1,
.param .u64 _ZN5caffe10ELUForwardIfEEviPKT_PS1_S1__param_2,
.param .f32 _ZN5caffe10ELUForwardIfEEviPKT_PS1_S1__param_3
)
{
.reg .pred %p<6>;
.reg .f32 %f<19>;
.reg .b32 %r<12>;
.reg .b64 %rd<10>;


ld.param.u32 %r6, [_ZN5caffe10ELUForwardIfEEviPKT_PS1_S1__param_0];
ld.param.u64 %rd4, [_ZN5caffe10ELUForwardIfEEviPKT_PS1_S1__param_1];
ld.param.u64 %rd5, [_ZN5caffe10ELUForwardIfEEviPKT_PS1_S1__param_2];
ld.param.f32 %f4, [_ZN5caffe10ELUForwardIfEEviPKT_PS1_S1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r11, %r1, %r7, %r8;
setp.ge.s32	%p1, %r11, %r6;
@%p1 bra BB0_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB0_2:
mov.u32 %r4, %r11;
cvt.s64.s32	%rd3, %r4;
mul.wide.s32 %rd6, %r4, 4;
add.s64 %rd7, %rd2, %rd6;
ld.global.f32 %f18, [%rd7];
setp.gt.f32	%p2, %f18, 0f00000000;
@%p2 bra BB0_4;

mul.f32 %f7, %f18, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f18;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f6, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
fma.rn.f32 %f15, %f5, %f14, 0fBF800000;
setp.lt.f32	%p3, %f18, 0fC2D20000;
selp.f32	%f16, 0fBF800000, %f15, %p3;
setp.gt.f32	%p4, %f18, 0f42D20000;
selp.f32	%f17, 0f7F800000, %f16, %p4;
mul.f32 %f18, %f17, %f4;

BB0_4:
shl.b64 %rd8, %rd3, 2;
add.s64 %rd9, %rd1, %rd8;
st.global.f32 [%rd9], %f18;
cvt.u32.u64	%r10, %rd3;
add.s32 %r11, %r3, %r10;
setp.lt.s32	%p5, %r11, %r6;
@%p5 bra BB0_2;

BB0_5:
ret;
}


.visible .entry _ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1_(
.param .u32 _ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1__param_0,
.param .u64 _ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1__param_1,
.param .u64 _ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1__param_2,
.param .u64 _ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1__param_3,
.param .u64 _ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1__param_4,
.param .f32 _ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1__param_5
)
{
.reg .pred %p<4>;
.reg .f32 %f<9>;
.reg .b32 %r<12>;
.reg .b64 %rd<17>;


ld.param.u32 %r6, [_ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1__param_0];
ld.param.u64 %rd6, [_ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1__param_1];
ld.param.u64 %rd7, [_ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1__param_2];
ld.param.u64 %rd8, [_ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1__param_3];
ld.param.u64 %rd9, [_ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1__param_4];
ld.param.f32 %f4, [_ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r11, %r1, %r7, %r8;
setp.ge.s32	%p1, %r11, %r6;
@%p1 bra BB1_5;

cvta.to.global.u64 %rd1, %rd9;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd6;
cvta.to.global.u64 %rd4, %rd8;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB1_2:
mov.u32 %r4, %r11;
cvt.s64.s32	%rd5, %r4;
mul.wide.s32 %rd10, %r4, 4;
add.s64 %rd11, %rd4, %rd10;
ld.global.f32 %f5, [%rd11];
setp.gt.f32	%p2, %f5, 0f00000000;
add.s64 %rd12, %rd3, %rd10;
ld.global.f32 %f8, [%rd12];
@%p2 bra BB1_4;

shl.b64 %rd13, %rd5, 2;
add.s64 %rd14, %rd2, %rd13;
ld.global.f32 %f6, [%rd14];
add.f32 %f7, %f6, %f4;
mul.f32 %f8, %f8, %f7;

BB1_4:
shl.b64 %rd15, %rd5, 2;
add.s64 %rd16, %rd1, %rd15;
st.global.f32 [%rd16], %f8;
cvt.u32.u64	%r10, %rd5;
add.s32 %r11, %r3, %r10;
setp.lt.s32	%p3, %r11, %r6;
@%p3 bra BB1_2;

BB1_5:
ret;
}


.visible .entry _ZN5caffe10ELUForwardIdEEviPKT_PS1_S1_(
.param .u32 _ZN5caffe10ELUForwardIdEEviPKT_PS1_S1__param_0,
.param .u64 _ZN5caffe10ELUForwardIdEEviPKT_PS1_S1__param_1,
.param .u64 _ZN5caffe10ELUForwardIdEEviPKT_PS1_S1__param_2,
.param .f64 _ZN5caffe10ELUForwardIdEEviPKT_PS1_S1__param_3
)
{
.reg .pred %p<7>;
.reg .f32 %f<3>;
.reg .b32 %r<27>;
.reg .f64 %fd<46>;
.reg .b64 %rd<10>;


ld.param.u32 %r9, [_ZN5caffe10ELUForwardIdEEviPKT_PS1_S1__param_0];
ld.param.u64 %rd4, [_ZN5caffe10ELUForwardIdEEviPKT_PS1_S1__param_1];
ld.param.u64 %rd5, [_ZN5caffe10ELUForwardIdEEviPKT_PS1_S1__param_2];
ld.param.f64 %fd8, [_ZN5caffe10ELUForwardIdEEviPKT_PS1_S1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r10, %ctaid.x;
mov.u32 %r11, %tid.x;
mad.lo.s32 %r26, %r1, %r10, %r11;
setp.ge.s32	%p1, %r26, %r9;
@%p1 bra BB2_8;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r12, %nctaid.x;
mul.lo.s32 %r3, %r12, %r1;

BB2_2:
mov.u32 %r4, %r26;
cvt.s64.s32	%rd3, %r4;
mul.wide.s32 %rd6, %r4, 8;
add.s64 %rd7, %rd2, %rd6;
ld.global.f64 %fd45, [%rd7];
setp.gt.f64	%p2, %fd45, 0d0000000000000000;
@%p2 bra BB2_7;

mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd45, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r5, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd45;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r6, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r7}, %fd39;
}
shl.b32 %r13, %r5, 20;
add.s32 %r14, %r7, %r13;
mov.b64 %fd44, {%r6, %r14};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r15}, %fd45;
}
mov.b32 %f2, %r15;
abs.f32 %f1, %f2;
setp.lt.f32	%p3, %f1, 0f4086232B;
@%p3 bra BB2_6;

setp.lt.f64	%p4, %fd45, 0d0000000000000000;
add.f64 %fd40, %fd45, 0d7FF0000000000000;
selp.f64	%fd44, 0d0000000000000000, %fd40, %p4;
setp.geu.f32	%p5, %f1, 0f40874800;
@%p5 bra BB2_6;

shr.u32 %r16, %r5, 31;
add.s32 %r17, %r5, %r16;
shr.s32 %r18, %r17, 1;
shl.b32 %r19, %r18, 20;
add.s32 %r20, %r19, %r7;
mov.b64 %fd41, {%r6, %r20};
sub.s32 %r21, %r5, %r18;
shl.b32 %r22, %r21, 20;
add.s32 %r23, %r22, 1072693248;
mov.u32 %r24, 0;
mov.b64 %fd42, {%r24, %r23};
mul.f64 %fd44, %fd41, %fd42;

BB2_6:
add.f64 %fd43, %fd44, 0dBFF0000000000000;
mul.f64 %fd45, %fd43, %fd8;

BB2_7:
shl.b64 %rd8, %rd3, 3;
add.s64 %rd9, %rd1, %rd8;
st.global.f64 [%rd9], %fd45;
cvt.u32.u64	%r25, %rd3;
add.s32 %r26, %r3, %r25;
setp.lt.s32	%p6, %r26, %r9;
@%p6 bra BB2_2;

BB2_8:
ret;
}


.visible .entry _ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1_(
.param .u32 _ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1__param_0,
.param .u64 _ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1__param_1,
.param .u64 _ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1__param_2,
.param .u64 _ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1__param_3,
.param .u64 _ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1__param_4,
.param .f64 _ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1__param_5
)
{
.reg .pred %p<4>;
.reg .b32 %r<12>;
.reg .f64 %fd<9>;
.reg .b64 %rd<17>;


ld.param.u32 %r6, [_ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1__param_0];
ld.param.u64 %rd6, [_ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1__param_1];
ld.param.u64 %rd7, [_ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1__param_2];
ld.param.u64 %rd8, [_ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1__param_3];
ld.param.u64 %rd9, [_ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1__param_4];
ld.param.f64 %fd4, [_ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r11, %r1, %r7, %r8;
setp.ge.s32	%p1, %r11, %r6;
@%p1 bra BB3_5;

cvta.to.global.u64 %rd1, %rd9;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd6;
cvta.to.global.u64 %rd4, %rd8;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB3_2:
mov.u32 %r4, %r11;
cvt.s64.s32	%rd5, %r4;
mul.wide.s32 %rd10, %r4, 8;
add.s64 %rd11, %rd4, %rd10;
ld.global.f64 %fd5, [%rd11];
setp.gt.f64	%p2, %fd5, 0d0000000000000000;
add.s64 %rd12, %rd3, %rd10;
ld.global.f64 %fd8, [%rd12];
@%p2 bra BB3_4;

shl.b64 %rd13, %rd5, 3;
add.s64 %rd14, %rd2, %rd13;
ld.global.f64 %fd6, [%rd14];
add.f64 %fd7, %fd6, %fd4;
mul.f64 %fd8, %fd8, %fd7;

BB3_4:
shl.b64 %rd15, %rd5, 3;
add.s64 %rd16, %rd1, %rd15;
st.global.f64 [%rd16], %fd8;
cvt.u32.u64	%r10, %rd5;
add.s32 %r11, %r3, %r10;
setp.lt.s32	%p3, %r11, %r6;
@%p3 bra BB3_2;

BB3_5:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64




Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64


.func (.param .b64 func_retval0) __internal_accurate_pow
(
.param .b64 __internal_accurate_pow_param_0,
.param .b64 __internal_accurate_pow_param_1
)
;

.visible .entry _ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1_(
.param .u32 _ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1__param_0,
.param .u64 _ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1__param_1,
.param .u32 _ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1__param_2,
.param .u32 _ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1__param_3,
.param .u32 _ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1__param_4,
.param .u32 _ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1__param_5,
.param .u32 _ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1__param_6,
.param .f32 _ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1__param_7,
.param .f32 _ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1__param_8,
.param .u64 _ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1__param_9
)
{
.reg .pred %p<15>;
.reg .f32 %f<39>;
.reg .b32 %r<66>;
.reg .b64 %rd<34>;


ld.param.u32 %r15, [_ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1__param_0];
ld.param.u64 %rd2, [_ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1__param_1];
ld.param.u32 %r16, [_ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1__param_3];
ld.param.u32 %r17, [_ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1__param_4];
ld.param.u32 %r18, [_ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1__param_5];
ld.param.u32 %r19, [_ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1__param_6];
ld.param.f32 %f12, [_ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1__param_7];
ld.param.f32 %f13, [_ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1__param_8];
ld.param.u64 %rd3, [_ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1__param_9];
mov.u32 %r20, %ctaid.x;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r55, %r21, %r20, %r22;
setp.ge.s32	%p1, %r55, %r15;
@%p1 bra BB0_13;

add.s32 %r23, %r19, -1;
shr.u32 %r24, %r23, 31;
add.s32 %r25, %r23, %r24;
shr.s32 %r26, %r25, 1;
sub.s32 %r27, %r19, %r26;
add.s32 %r2, %r27, -1;

BB0_2:
div.s32 %r30, %r55, %r18;
rem.s32 %r31, %r30, %r17;
div.s32 %r32, %r30, %r17;
mul.lo.s32 %r33, %r17, %r16;
mad.lo.s32 %r34, %r33, %r32, %r31;
rem.s32 %r35, %r55, %r18;
mad.lo.s32 %r36, %r34, %r18, %r35;
cvt.s64.s32	%rd1, %r36;
setp.gt.s32	%p2, %r16, 0;
setp.gt.s32	%p3, %r2, 0;
and.pred %p4, %p3, %p2;
mov.u32 %r64, 0;
mov.f32 %f37, 0f00000000;
mov.u32 %r65, %r64;
mov.f32 %f38, %f37;
@!%p4 bra BB0_4;
bra.uni BB0_3;

BB0_3:
mul.lo.s32 %r37, %r18, %r17;
mul.lo.s32 %r38, %r65, %r37;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd5, %rd4, %rd1;
cvta.to.global.u64 %rd6, %rd2;
shl.b64 %rd7, %rd5, 2;
add.s64 %rd8, %rd6, %rd7;
ld.global.f32 %f16, [%rd8];
fma.rn.f32 %f38, %f16, %f16, %f38;
add.s32 %r65, %r65, 1;
setp.lt.s32	%p5, %r65, %r2;
setp.lt.s32	%p6, %r65, %r16;
and.pred %p7, %p5, %p6;
mov.f32 %f37, %f38;
mov.u32 %r64, %r65;
@%p7 bra BB0_3;

BB0_4:
mov.u32 %r63, %r64;
mov.f32 %f35, %f37;
setp.ge.s32	%p8, %r63, %r16;
mov.f32 %f34, %f35;
mov.u32 %r62, %r63;
@%p8 bra BB0_8;

BB0_5:
mov.f32 %f4, %f35;
mul.lo.s32 %r39, %r18, %r17;
mul.lo.s32 %r40, %r63, %r39;
cvt.s64.s32	%rd9, %r40;
add.s64 %rd10, %rd9, %rd1;
cvta.to.global.u64 %rd11, %rd2;
shl.b64 %rd12, %rd10, 2;
add.s64 %rd13, %rd11, %rd12;
ld.global.f32 %f17, [%rd13];
fma.rn.f32 %f36, %f17, %f17, %f4;
sub.s32 %r8, %r63, %r19;
setp.lt.s32	%p9, %r8, 0;
@%p9 bra BB0_7;

mul.lo.s32 %r42, %r8, %r39;
cvt.s64.s32	%rd14, %r42;
add.s64 %rd15, %rd14, %rd1;
shl.b64 %rd17, %rd15, 2;
add.s64 %rd18, %rd11, %rd17;
ld.global.f32 %f18, [%rd18];
mul.f32 %f19, %f18, %f18;
sub.f32 %f36, %f36, %f19;

BB0_7:
mov.f32 %f35, %f36;
fma.rn.f32 %f20, %f35, %f12, %f13;
sub.s32 %r44, %r63, %r2;
mul.lo.s32 %r45, %r44, %r39;
cvt.s64.s32	%rd19, %r45;
add.s64 %rd20, %rd19, %rd1;
cvta.to.global.u64 %rd21, %rd3;
shl.b64 %rd22, %rd20, 2;
add.s64 %rd23, %rd21, %rd22;
st.global.f32 [%rd23], %f20;
add.s32 %r63, %r63, 1;
setp.lt.s32	%p10, %r63, %r16;
mov.f32 %f34, %f35;
mov.u32 %r62, %r63;
@%p10 bra BB0_5;

BB0_8:
mov.u32 %r61, %r62;
mov.f32 %f32, %f34;
add.s32 %r46, %r2, %r16;
setp.ge.s32	%p11, %r61, %r46;
@%p11 bra BB0_12;

BB0_9:
mov.f32 %f30, %f32;
mov.f32 %f33, %f30;
sub.s32 %r12, %r61, %r19;
setp.lt.s32	%p12, %r12, 0;
@%p12 bra BB0_11;

mul.lo.s32 %r47, %r18, %r17;
mul.lo.s32 %r48, %r12, %r47;
cvt.s64.s32	%rd24, %r48;
add.s64 %rd25, %rd24, %rd1;
cvta.to.global.u64 %rd26, %rd2;
shl.b64 %rd27, %rd25, 2;
add.s64 %rd28, %rd26, %rd27;
ld.global.f32 %f21, [%rd28];
mul.f32 %f22, %f21, %f21;
sub.f32 %f33, %f33, %f22;

BB0_11:
mov.f32 %f32, %f33;
fma.rn.f32 %f23, %f32, %f12, %f13;
mul.lo.s32 %r49, %r18, %r17;
sub.s32 %r50, %r61, %r2;
mul.lo.s32 %r51, %r50, %r49;
cvt.s64.s32	%rd29, %r51;
add.s64 %rd30, %rd29, %rd1;
cvta.to.global.u64 %rd31, %rd3;
shl.b64 %rd32, %rd30, 2;
add.s64 %rd33, %rd31, %rd32;
st.global.f32 [%rd33], %f23;
add.s32 %r61, %r61, 1;
setp.lt.s32	%p13, %r61, %r46;
@%p13 bra BB0_9;

BB0_12:
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r55, %r53, %r21, %r55;
setp.lt.s32	%p14, %r55, %r15;
@%p14 bra BB0_2;

BB0_13:
ret;
}


.visible .entry _ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1_(
.param .u32 _ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1__param_0,
.param .u64 _ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1__param_1,
.param .u64 _ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1__param_2,
.param .f32 _ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1__param_3,
.param .u64 _ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1__param_4
)
{
.reg .pred %p<31>;
.reg .f32 %f<105>;
.reg .b32 %r<33>;
.reg .b64 %rd<13>;


ld.param.u32 %r4, [_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1__param_0];
ld.param.u64 %rd2, [_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1__param_1];
ld.param.u64 %rd3, [_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1__param_2];
ld.param.f32 %f19, [_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1__param_3];
ld.param.u64 %rd4, [_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1__param_4];
mov.u32 %r5, %ctaid.x;
mov.u32 %r6, %ntid.x;
mov.u32 %r7, %tid.x;
mad.lo.s32 %r32, %r6, %r5, %r7;
setp.ge.s32	%p2, %r32, %r4;
@%p2 bra BB1_16;

mul.f32 %f20, %f19, 0f3F000000;
cvt.rzi.f32.f32	%f21, %f20;
fma.rn.f32 %f22, %f21, 0fC0000000, %f19;
abs.f32 %f1, %f22;
abs.f32 %f2, %f19;
setp.gt.f32	%p3, %f2, 0f77F684DF;
mul.f32 %f23, %f19, 0f39000000;
selp.f32	%f3, %f23, %f19, %p3;
cvta.to.global.u64 %rd5, %rd2;
cvta.to.global.u64 %rd8, %rd3;
cvta.to.global.u64 %rd10, %rd4;

BB1_2:
mov.u32 %r2, %r32;
cvt.s64.s32	%rd1, %r2;
mul.wide.s32 %rd6, %r2, 4;
add.s64 %rd7, %rd5, %rd6;
ld.global.f32 %f4, [%rd7];
add.s64 %rd9, %rd8, %rd6;
ld.global.f32 %f5, [%rd9];
abs.f32 %f6, %f5;
setp.lt.f32	%p4, %f6, 0f00800000;
mul.f32 %f28, %f6, 0f4B800000;
selp.f32	%f29, 0fC3170000, 0fC2FE0000, %p4;
selp.f32	%f30, %f28, %f6, %p4;
mov.b32 %r8, %f30;
and.b32 %r9, %r8, 8388607;
or.b32 %r10, %r9, 1065353216;
mov.b32 %f31, %r10;
shr.u32 %r11, %r8, 23;
cvt.rn.f32.u32	%f32, %r11;
add.f32 %f33, %f29, %f32;
setp.gt.f32	%p5, %f31, 0f3FB504F3;
mul.f32 %f34, %f31, 0f3F000000;
add.f32 %f35, %f33, 0f3F800000;
selp.f32	%f36, %f34, %f31, %p5;
selp.f32	%f37, %f35, %f33, %p5;
add.f32 %f38, %f36, 0fBF800000;
add.f32 %f25, %f36, 0f3F800000;

	rcp.approx.ftz.f32 %f24,%f25;

	add.f32 %f39, %f38, %f38;
mul.f32 %f40, %f24, %f39;
mul.f32 %f41, %f40, %f40;
mov.f32 %f42, 0f3C4CAF63;
mov.f32 %f43, 0f3B18F0FE;
fma.rn.f32 %f44, %f43, %f41, %f42;
mov.f32 %f45, 0f3DAAAABD;
fma.rn.f32 %f46, %f44, %f41, %f45;
mul.rn.f32 %f47, %f46, %f41;
mul.rn.f32 %f48, %f47, %f40;
sub.f32 %f49, %f38, %f40;
neg.f32 %f50, %f40;
add.f32 %f51, %f49, %f49;
fma.rn.f32 %f52, %f50, %f38, %f51;
mul.rn.f32 %f53, %f24, %f52;
add.f32 %f54, %f48, %f40;
sub.f32 %f55, %f40, %f54;
add.f32 %f56, %f48, %f55;
add.f32 %f57, %f53, %f56;
add.f32 %f58, %f54, %f57;
sub.f32 %f59, %f54, %f58;
add.f32 %f60, %f57, %f59;
mov.f32 %f61, 0f3F317200;
mul.rn.f32 %f62, %f37, %f61;
mov.f32 %f63, 0f35BFBE8E;
mul.rn.f32 %f64, %f37, %f63;
add.f32 %f65, %f62, %f58;
sub.f32 %f66, %f62, %f65;
add.f32 %f67, %f58, %f66;
add.f32 %f68, %f60, %f67;
add.f32 %f69, %f64, %f68;
add.f32 %f70, %f65, %f69;
sub.f32 %f71, %f65, %f70;
add.f32 %f72, %f69, %f71;
mul.rn.f32 %f73, %f3, %f70;
neg.f32 %f74, %f73;
fma.rn.f32 %f75, %f3, %f70, %f74;
fma.rn.f32 %f76, %f3, %f72, %f75;
mov.f32 %f77, 0f00000000;
fma.rn.f32 %f78, %f77, %f70, %f76;
add.rn.f32 %f79, %f73, %f78;
neg.f32 %f80, %f79;
add.rn.f32 %f81, %f73, %f80;
add.rn.f32 %f82, %f81, %f78;
mov.b32 %r12, %f79;
setp.eq.s32	%p6, %r12, 1118925336;
add.s32 %r13, %r12, -1;
mov.b32 %f83, %r13;
add.f32 %f84, %f82, 0f37000000;
selp.f32	%f85, %f83, %f79, %p6;
selp.f32	%f7, %f84, %f82, %p6;
mul.f32 %f86, %f85, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f87, %f86;
mov.f32 %f88, 0fBF317200;
fma.rn.f32 %f89, %f87, %f88, %f85;
mov.f32 %f90, 0fB5BFBE8E;
fma.rn.f32 %f91, %f87, %f90, %f89;
mul.f32 %f27, %f91, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f26,%f27;

	add.f32 %f92, %f87, 0f00000000;
ex2.approx.f32 %f93, %f92;
mul.f32 %f94, %f26, %f93;
setp.lt.f32	%p7, %f85, 0fC2D20000;
selp.f32	%f95, 0f00000000, %f94, %p7;
setp.gt.f32	%p8, %f85, 0f42D20000;
selp.f32	%f103, 0f7F800000, %f95, %p8;
setp.eq.f32	%p9, %f103, 0f7F800000;
@%p9 bra BB1_4;

fma.rn.f32 %f103, %f103, %f7, %f103;

BB1_4:
setp.lt.f32	%p10, %f5, 0f00000000;
setp.eq.f32	%p11, %f1, 0f3F800000;
and.pred %p1, %p10, %p11;
mov.b32 %r14, %f103;
xor.b32 %r15, %r14, -2147483648;
mov.b32 %f96, %r15;
selp.f32	%f104, %f96, %f103, %p1;
setp.eq.f32	%p12, %f5, 0f00000000;
@%p12 bra BB1_7;
bra.uni BB1_5;

BB1_7:
setp.lt.f32	%p15, %f19, 0f00000000;
add.f32 %f98, %f5, %f5;
mov.b32 %r16, %f98;
selp.b32	%r17, %r16, 0, %p11;
or.b32 %r18, %r17, 2139095040;
selp.b32	%r19, %r18, %r17, %p15;
mov.b32 %f104, %r19;
bra.uni BB1_8;

BB1_5:
setp.geu.f32	%p13, %f5, 0f00000000;
@%p13 bra BB1_8;

cvt.rzi.f32.f32	%f97, %f19;
setp.neu.f32	%p14, %f97, %f19;
selp.f32	%f104, 0f7FFFFFFF, %f104, %p14;

BB1_8:
add.f32 %f99, %f6, %f2;
mov.b32 %r20, %f99;
setp.lt.s32	%p17, %r20, 2139095040;
@%p17 bra BB1_15;

setp.gtu.f32	%p18, %f2, 0f7F800000;
setp.gtu.f32	%p19, %f6, 0f7F800000;
or.pred %p20, %p19, %p18;
@%p20 bra BB1_14;
bra.uni BB1_10;

BB1_14:
add.f32 %f104, %f5, %f19;
bra.uni BB1_15;

BB1_10:
setp.eq.f32	%p21, %f2, 0f7F800000;
@%p21 bra BB1_13;
bra.uni BB1_11;

BB1_13:
setp.lt.f32	%p24, %f19, 0f00000000;
setp.gt.f32	%p25, %f6, 0f3F800000;
selp.b32	%r24, 2139095040, 0, %p25;
xor.b32 %r25, %r24, 2139095040;
selp.b32	%r26, %r25, %r24, %p24;
mov.b32 %f100, %r26;
setp.eq.f32	%p26, %f5, 0fBF800000;
selp.f32	%f104, 0f3F800000, %f100, %p26;
bra.uni BB1_15;

BB1_11:
setp.neu.f32	%p22, %f6, 0f7F800000;
@%p22 bra BB1_15;

setp.ltu.f32	%p23, %f19, 0f00000000;
selp.b32	%r21, 0, 2139095040, %p23;
or.b32 %r22, %r21, -2147483648;
selp.b32	%r23, %r22, %r21, %p1;
mov.b32 %f104, %r23;

BB1_15:
ld.param.u32 %r31, [_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1__param_0];
mov.u32 %r30, %ntid.x;
setp.eq.f32	%p27, %f5, 0f3F800000;
setp.eq.f32	%p28, %f19, 0f00000000;
or.pred %p29, %p27, %p28;
selp.f32	%f101, 0f3F800000, %f104, %p29;
mul.f32 %f102, %f4, %f101;
shl.b64 %rd11, %rd1, 2;
add.s64 %rd12, %rd10, %rd11;
st.global.f32 [%rd12], %f102;
mov.u32 %r28, %nctaid.x;
cvt.u32.u64	%r29, %rd1;
mad.lo.s32 %r32, %r28, %r30, %r29;
setp.lt.s32	%p30, %r32, %r31;
@%p30 bra BB1_2;

BB1_16:
ret;
}


.visible .entry _ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_(
.param .u32 _ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_0,
.param .u64 _ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_1,
.param .u64 _ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_2,
.param .u64 _ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_3,
.param .u64 _ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_4,
.param .u32 _ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_5,
.param .u32 _ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_6,
.param .u32 _ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_7,
.param .u32 _ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_8,
.param .u32 _ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_9,
.param .f32 _ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_10,
.param .f32 _ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_11,
.param .u64 _ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_12
)
{
.reg .pred %p<71>;
.reg .f32 %f<269>;
.reg .b32 %r<106>;
.reg .b64 %rd<67>;


ld.param.u32 %r15, [_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_2];
ld.param.u64 %rd6, [_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_3];
ld.param.u64 %rd7, [_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_4];
ld.param.u32 %r16, [_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_6];
ld.param.u32 %r17, [_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_7];
ld.param.u32 %r18, [_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_8];
ld.param.u32 %r19, [_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_9];
ld.param.f32 %f50, [_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_10];
ld.param.f32 %f51, [_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_11];
ld.param.u64 %rd8, [_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_12];
mov.u32 %r20, %ctaid.x;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r95, %r21, %r20, %r22;
setp.ge.s32	%p3, %r95, %r15;
@%p3 bra BB2_41;

add.s32 %r23, %r19, 1;
shr.u32 %r24, %r23, 31;
add.s32 %r25, %r23, %r24;
shr.s32 %r26, %r25, 1;
add.s32 %r2, %r26, -1;
mul.f32 %f1, %f50, 0f3F000000;
mul.f32 %f2, %f50, 0f39000000;

BB2_2:
div.s32 %r29, %r95, %r18;
rem.s32 %r30, %r29, %r17;
div.s32 %r31, %r29, %r17;
mul.lo.s32 %r32, %r17, %r16;
mad.lo.s32 %r33, %r32, %r31, %r30;
rem.s32 %r34, %r95, %r18;
mad.lo.s32 %r35, %r33, %r18, %r34;
cvt.s64.s32	%rd1, %r35;
setp.gt.s32	%p4, %r16, 0;
setp.gt.s32	%p5, %r2, 0;
and.pred %p6, %p5, %p4;
mov.u32 %r104, 0;
mov.f32 %f265, 0f00000000;
mov.u32 %r105, %r104;
mov.f32 %f266, %f265;
@!%p6 bra BB2_4;
bra.uni BB2_3;

BB2_3:
mul.lo.s32 %r36, %r18, %r17;
mul.lo.s32 %r37, %r105, %r36;
cvt.s64.s32	%rd9, %r37;
add.s64 %rd10, %rd9, %rd1;
cvta.to.global.u64 %rd11, %rd7;
shl.b64 %rd12, %rd10, 2;
add.s64 %rd13, %rd11, %rd12;
cvta.to.global.u64 %rd14, %rd5;
add.s64 %rd15, %rd14, %rd12;
ld.global.f32 %f54, [%rd15];
ld.global.f32 %f55, [%rd13];
mul.f32 %f56, %f55, %f54;
cvta.to.global.u64 %rd16, %rd6;
add.s64 %rd17, %rd16, %rd12;
ld.global.f32 %f57, [%rd17];
div.rn.f32 %f58, %f56, %f57;
add.f32 %f266, %f266, %f58;
add.s32 %r105, %r105, 1;
setp.lt.s32	%p7, %r105, %r2;
setp.lt.s32	%p8, %r105, %r16;
and.pred %p9, %p7, %p8;
mov.f32 %f265, %f266;
mov.u32 %r104, %r105;
@%p9 bra BB2_3;

BB2_4:
mov.u32 %r102, %r104;
mov.f32 %f262, %f265;
setp.ge.s32	%p10, %r102, %r16;
@%p10 bra BB2_22;

cvt.rzi.f32.f32	%f59, %f1;
fma.rn.f32 %f60, %f59, 0fC0000000, %f50;
abs.f32 %f6, %f60;
abs.f32 %f7, %f50;
setp.gt.f32	%p11, %f7, 0f77F684DF;
selp.f32	%f8, %f2, %f50, %p11;
mov.f32 %f263, %f262;
mov.u32 %r103, %r102;

BB2_6:
mul.lo.s32 %r38, %r18, %r17;
mul.lo.s32 %r39, %r103, %r38;
cvt.s64.s32	%rd18, %r39;
add.s64 %rd19, %rd18, %rd1;
cvta.to.global.u64 %rd20, %rd7;
shl.b64 %rd21, %rd19, 2;
add.s64 %rd22, %rd20, %rd21;
cvta.to.global.u64 %rd23, %rd5;
add.s64 %rd24, %rd23, %rd21;
ld.global.f32 %f61, [%rd24];
ld.global.f32 %f62, [%rd22];
mul.f32 %f63, %f62, %f61;
cvta.to.global.u64 %rd25, %rd6;
add.s64 %rd26, %rd25, %rd21;
ld.global.f32 %f64, [%rd26];
div.rn.f32 %f65, %f63, %f64;
add.f32 %f264, %f263, %f65;
sub.s32 %r8, %r103, %r19;
setp.lt.s32	%p12, %r8, 0;
@%p12 bra BB2_8;

mul.lo.s32 %r41, %r8, %r38;
cvt.s64.s32	%rd27, %r41;
add.s64 %rd28, %rd27, %rd1;
shl.b64 %rd30, %rd28, 2;
add.s64 %rd31, %rd20, %rd30;
add.s64 %rd33, %rd23, %rd30;
ld.global.f32 %f66, [%rd33];
ld.global.f32 %f67, [%rd31];
mul.f32 %f68, %f67, %f66;
add.s64 %rd35, %rd25, %rd30;
ld.global.f32 %f69, [%rd35];
div.rn.f32 %f70, %f68, %f69;
sub.f32 %f264, %f264, %f70;

BB2_8:
mov.f32 %f263, %f264;
sub.s32 %r43, %r103, %r2;
mul.lo.s32 %r44, %r43, %r38;
cvt.s64.s32	%rd36, %r44;
add.s64 %rd2, %rd36, %rd1;
shl.b64 %rd38, %rd2, 2;
add.s64 %rd39, %rd20, %rd38;
ld.global.f32 %f13, [%rd39];
add.s64 %rd41, %rd25, %rd38;
ld.global.f32 %f14, [%rd41];
abs.f32 %f15, %f14;
setp.lt.f32	%p13, %f15, 0f00800000;
mul.f32 %f75, %f15, 0f4B800000;
selp.f32	%f76, 0fC3170000, 0fC2FE0000, %p13;
selp.f32	%f77, %f75, %f15, %p13;
mov.b32 %r45, %f77;
and.b32 %r46, %r45, 8388607;
or.b32 %r47, %r46, 1065353216;
mov.b32 %f78, %r47;
shr.u32 %r48, %r45, 23;
cvt.rn.f32.u32	%f79, %r48;
add.f32 %f80, %f76, %f79;
setp.gt.f32	%p14, %f78, 0f3FB504F3;
mul.f32 %f81, %f78, 0f3F000000;
add.f32 %f82, %f80, 0f3F800000;
selp.f32	%f83, %f81, %f78, %p14;
selp.f32	%f84, %f82, %f80, %p14;
add.f32 %f85, %f83, 0fBF800000;
add.f32 %f72, %f83, 0f3F800000;

	rcp.approx.ftz.f32 %f71,%f72;

	add.f32 %f86, %f85, %f85;
mul.f32 %f87, %f71, %f86;
mul.f32 %f88, %f87, %f87;
mov.f32 %f89, 0f3C4CAF63;
mov.f32 %f90, 0f3B18F0FE;
fma.rn.f32 %f91, %f90, %f88, %f89;
mov.f32 %f92, 0f3DAAAABD;
fma.rn.f32 %f93, %f91, %f88, %f92;
mul.rn.f32 %f94, %f93, %f88;
mul.rn.f32 %f95, %f94, %f87;
sub.f32 %f96, %f85, %f87;
neg.f32 %f97, %f87;
add.f32 %f98, %f96, %f96;
fma.rn.f32 %f99, %f97, %f85, %f98;
mul.rn.f32 %f100, %f71, %f99;
add.f32 %f101, %f95, %f87;
sub.f32 %f102, %f87, %f101;
add.f32 %f103, %f95, %f102;
add.f32 %f104, %f100, %f103;
add.f32 %f105, %f101, %f104;
sub.f32 %f106, %f101, %f105;
add.f32 %f107, %f104, %f106;
mov.f32 %f108, 0f3F317200;
mul.rn.f32 %f109, %f84, %f108;
mov.f32 %f110, 0f35BFBE8E;
mul.rn.f32 %f111, %f84, %f110;
add.f32 %f112, %f109, %f105;
sub.f32 %f113, %f109, %f112;
add.f32 %f114, %f105, %f113;
add.f32 %f115, %f107, %f114;
add.f32 %f116, %f111, %f115;
add.f32 %f117, %f112, %f116;
sub.f32 %f118, %f112, %f117;
add.f32 %f119, %f116, %f118;
mul.rn.f32 %f120, %f8, %f117;
neg.f32 %f121, %f120;
fma.rn.f32 %f122, %f8, %f117, %f121;
fma.rn.f32 %f123, %f8, %f119, %f122;
mov.f32 %f124, 0f00000000;
fma.rn.f32 %f125, %f124, %f117, %f123;
add.rn.f32 %f126, %f120, %f125;
neg.f32 %f127, %f126;
add.rn.f32 %f128, %f120, %f127;
add.rn.f32 %f129, %f128, %f125;
mov.b32 %r49, %f126;
setp.eq.s32	%p15, %r49, 1118925336;
add.s32 %r50, %r49, -1;
mov.b32 %f130, %r50;
add.f32 %f131, %f129, 0f37000000;
selp.f32	%f132, %f130, %f126, %p15;
selp.f32	%f16, %f131, %f129, %p15;
mul.f32 %f133, %f132, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f134, %f133;
mov.f32 %f135, 0fBF317200;
fma.rn.f32 %f136, %f134, %f135, %f132;
mov.f32 %f137, 0fB5BFBE8E;
fma.rn.f32 %f138, %f134, %f137, %f136;
mul.f32 %f74, %f138, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f73,%f74;

	add.f32 %f139, %f134, 0f00000000;
ex2.approx.f32 %f140, %f139;
mul.f32 %f141, %f73, %f140;
setp.lt.f32	%p16, %f132, 0fC2D20000;
selp.f32	%f142, 0f00000000, %f141, %p16;
setp.gt.f32	%p17, %f132, 0f42D20000;
selp.f32	%f250, 0f7F800000, %f142, %p17;
setp.eq.f32	%p18, %f250, 0f7F800000;
@%p18 bra BB2_10;

fma.rn.f32 %f250, %f250, %f16, %f250;

BB2_10:
setp.lt.f32	%p19, %f14, 0f00000000;
setp.eq.f32	%p20, %f6, 0f3F800000;
and.pred %p1, %p19, %p20;
mov.b32 %r51, %f250;
xor.b32 %r52, %r51, -2147483648;
mov.b32 %f143, %r52;
selp.f32	%f251, %f143, %f250, %p1;
setp.eq.f32	%p21, %f14, 0f00000000;
@%p21 bra BB2_13;
bra.uni BB2_11;

BB2_13:
add.f32 %f145, %f14, %f14;
mov.b32 %r53, %f145;
selp.b32	%r54, %r53, 0, %p20;
or.b32 %r55, %r54, 2139095040;
setp.lt.f32	%p25, %f50, 0f00000000;
selp.b32	%r56, %r55, %r54, %p25;
mov.b32 %f251, %r56;
bra.uni BB2_14;

BB2_11:
setp.geu.f32	%p22, %f14, 0f00000000;
@%p22 bra BB2_14;

cvt.rzi.f32.f32	%f144, %f50;
setp.neu.f32	%p23, %f144, %f50;
selp.f32	%f251, 0f7FFFFFFF, %f251, %p23;

BB2_14:
abs.f32 %f244, %f50;
add.f32 %f146, %f15, %f244;
mov.b32 %r57, %f146;
setp.lt.s32	%p26, %r57, 2139095040;
@%p26 bra BB2_21;

abs.f32 %f245, %f50;
setp.gtu.f32	%p27, %f245, 0f7F800000;
setp.gtu.f32	%p28, %f15, 0f7F800000;
or.pred %p29, %p28, %p27;
@%p29 bra BB2_20;
bra.uni BB2_16;

BB2_20:
add.f32 %f251, %f14, %f50;
bra.uni BB2_21;

BB2_16:
abs.f32 %f246, %f50;
setp.eq.f32	%p30, %f246, 0f7F800000;
@%p30 bra BB2_19;
bra.uni BB2_17;

BB2_19:
setp.lt.f32	%p33, %f50, 0f00000000;
setp.gt.f32	%p34, %f15, 0f3F800000;
selp.b32	%r61, 2139095040, 0, %p34;
xor.b32 %r62, %r61, 2139095040;
selp.b32	%r63, %r62, %r61, %p33;
mov.b32 %f147, %r63;
setp.eq.f32	%p35, %f14, 0fBF800000;
selp.f32	%f251, 0f3F800000, %f147, %p35;
bra.uni BB2_21;

BB2_17:
setp.neu.f32	%p31, %f15, 0f7F800000;
@%p31 bra BB2_21;

setp.ltu.f32	%p32, %f50, 0f00000000;
selp.b32	%r58, 0, 2139095040, %p32;
or.b32 %r59, %r58, -2147483648;
selp.b32	%r60, %r59, %r58, %p1;
mov.b32 %f251, %r60;

BB2_21:
setp.eq.f32	%p36, %f14, 0f3F800000;
setp.eq.f32	%p37, %f50, 0f00000000;
or.pred %p38, %p36, %p37;
selp.f32	%f148, 0f3F800000, %f251, %p38;
mul.f32 %f149, %f13, %f148;
cvta.to.global.u64 %rd42, %rd4;
add.s64 %rd44, %rd42, %rd38;
ld.global.f32 %f150, [%rd44];
mul.f32 %f151, %f150, %f51;
mul.f32 %f152, %f263, %f151;
sub.f32 %f153, %f149, %f152;
cvta.to.global.u64 %rd45, %rd8;
add.s64 %rd46, %rd45, %rd38;
st.global.f32 [%rd46], %f153;
add.s32 %r103, %r103, 1;
setp.lt.s32	%p39, %r103, %r16;
mov.f32 %f262, %f263;
mov.u32 %r102, %r103;
@%p39 bra BB2_6;

BB2_22:
mov.u32 %r101, %r102;
mov.f32 %f260, %f262;
add.s32 %r64, %r2, %r16;
setp.ge.s32	%p40, %r101, %r64;
@%p40 bra BB2_40;

cvt.rzi.f32.f32	%f154, %f1;
fma.rn.f32 %f155, %f154, 0fC0000000, %f50;
abs.f32 %f29, %f155;
abs.f32 %f30, %f50;
setp.gt.f32	%p41, %f30, 0f77F684DF;
selp.f32	%f31, %f2, %f50, %p41;

BB2_24:
mov.f32 %f261, %f260;
sub.s32 %r12, %r101, %r19;
setp.lt.s32	%p42, %r12, 0;
@%p42 bra BB2_26;

mul.lo.s32 %r65, %r18, %r17;
mul.lo.s32 %r66, %r12, %r65;
cvt.s64.s32	%rd47, %r66;
add.s64 %rd48, %rd47, %rd1;
cvta.to.global.u64 %rd49, %rd7;
shl.b64 %rd50, %rd48, 2;
add.s64 %rd51, %rd49, %rd50;
cvta.to.global.u64 %rd52, %rd5;
add.s64 %rd53, %rd52, %rd50;
ld.global.f32 %f156, [%rd53];
ld.global.f32 %f157, [%rd51];
mul.f32 %f158, %f157, %f156;
cvta.to.global.u64 %rd54, %rd6;
add.s64 %rd55, %rd54, %rd50;
ld.global.f32 %f159, [%rd55];
div.rn.f32 %f160, %f158, %f159;
sub.f32 %f261, %f261, %f160;

BB2_26:
mov.f32 %f260, %f261;
mul.lo.s32 %r67, %r18, %r17;
sub.s32 %r68, %r101, %r2;
mul.lo.s32 %r69, %r68, %r67;
cvt.s64.s32	%rd56, %r69;
add.s64 %rd3, %rd56, %rd1;
cvta.to.global.u64 %rd57, %rd7;
shl.b64 %rd58, %rd3, 2;
add.s64 %rd59, %rd57, %rd58;
ld.global.f32 %f35, [%rd59];
cvta.to.global.u64 %rd60, %rd6;
add.s64 %rd61, %rd60, %rd58;
ld.global.f32 %f36, [%rd61];
abs.f32 %f37, %f36;
setp.lt.f32	%p43, %f37, 0f00800000;
mul.f32 %f165, %f37, 0f4B800000;
selp.f32	%f166, 0fC3170000, 0fC2FE0000, %p43;
selp.f32	%f167, %f165, %f37, %p43;
mov.b32 %r70, %f167;
and.b32 %r71, %r70, 8388607;
or.b32 %r72, %r71, 1065353216;
mov.b32 %f168, %r72;
shr.u32 %r73, %r70, 23;
cvt.rn.f32.u32	%f169, %r73;
add.f32 %f170, %f166, %f169;
setp.gt.f32	%p44, %f168, 0f3FB504F3;
mul.f32 %f171, %f168, 0f3F000000;
add.f32 %f172, %f170, 0f3F800000;
selp.f32	%f173, %f171, %f168, %p44;
selp.f32	%f174, %f172, %f170, %p44;
add.f32 %f175, %f173, 0fBF800000;
add.f32 %f162, %f173, 0f3F800000;

	rcp.approx.ftz.f32 %f161,%f162;

	add.f32 %f176, %f175, %f175;
mul.f32 %f177, %f161, %f176;
mul.f32 %f178, %f177, %f177;
mov.f32 %f179, 0f3C4CAF63;
mov.f32 %f180, 0f3B18F0FE;
fma.rn.f32 %f181, %f180, %f178, %f179;
mov.f32 %f182, 0f3DAAAABD;
fma.rn.f32 %f183, %f181, %f178, %f182;
mul.rn.f32 %f184, %f183, %f178;
mul.rn.f32 %f185, %f184, %f177;
sub.f32 %f186, %f175, %f177;
neg.f32 %f187, %f177;
add.f32 %f188, %f186, %f186;
fma.rn.f32 %f189, %f187, %f175, %f188;
mul.rn.f32 %f190, %f161, %f189;
add.f32 %f191, %f185, %f177;
sub.f32 %f192, %f177, %f191;
add.f32 %f193, %f185, %f192;
add.f32 %f194, %f190, %f193;
add.f32 %f195, %f191, %f194;
sub.f32 %f196, %f191, %f195;
add.f32 %f197, %f194, %f196;
mov.f32 %f198, 0f3F317200;
mul.rn.f32 %f199, %f174, %f198;
mov.f32 %f200, 0f35BFBE8E;
mul.rn.f32 %f201, %f174, %f200;
add.f32 %f202, %f199, %f195;
sub.f32 %f203, %f199, %f202;
add.f32 %f204, %f195, %f203;
add.f32 %f205, %f197, %f204;
add.f32 %f206, %f201, %f205;
add.f32 %f207, %f202, %f206;
sub.f32 %f208, %f202, %f207;
add.f32 %f209, %f206, %f208;
mul.rn.f32 %f210, %f31, %f207;
neg.f32 %f211, %f210;
fma.rn.f32 %f212, %f31, %f207, %f211;
fma.rn.f32 %f213, %f31, %f209, %f212;
mov.f32 %f214, 0f00000000;
fma.rn.f32 %f215, %f214, %f207, %f213;
add.rn.f32 %f216, %f210, %f215;
neg.f32 %f217, %f216;
add.rn.f32 %f218, %f210, %f217;
add.rn.f32 %f219, %f218, %f215;
mov.b32 %r74, %f216;
setp.eq.s32	%p45, %r74, 1118925336;
add.s32 %r75, %r74, -1;
mov.b32 %f220, %r75;
add.f32 %f221, %f219, 0f37000000;
selp.f32	%f222, %f220, %f216, %p45;
selp.f32	%f38, %f221, %f219, %p45;
mul.f32 %f223, %f222, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f224, %f223;
mov.f32 %f225, 0fBF317200;
fma.rn.f32 %f226, %f224, %f225, %f222;
mov.f32 %f227, 0fB5BFBE8E;
fma.rn.f32 %f228, %f224, %f227, %f226;
mul.f32 %f164, %f228, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f163,%f164;

	add.f32 %f229, %f224, 0f00000000;
ex2.approx.f32 %f230, %f229;
mul.f32 %f231, %f163, %f230;
setp.lt.f32	%p46, %f222, 0fC2D20000;
selp.f32	%f232, 0f00000000, %f231, %p46;
setp.gt.f32	%p47, %f222, 0f42D20000;
selp.f32	%f267, 0f7F800000, %f232, %p47;
setp.eq.f32	%p48, %f267, 0f7F800000;
@%p48 bra BB2_28;

fma.rn.f32 %f267, %f267, %f38, %f267;

BB2_28:
setp.lt.f32	%p49, %f36, 0f00000000;
setp.eq.f32	%p50, %f29, 0f3F800000;
and.pred %p2, %p49, %p50;
mov.b32 %r76, %f267;
xor.b32 %r77, %r76, -2147483648;
mov.b32 %f233, %r77;
selp.f32	%f268, %f233, %f267, %p2;
setp.eq.f32	%p51, %f36, 0f00000000;
@%p51 bra BB2_31;
bra.uni BB2_29;

BB2_31:
add.f32 %f235, %f36, %f36;
mov.b32 %r78, %f235;
selp.b32	%r79, %r78, 0, %p50;
or.b32 %r80, %r79, 2139095040;
setp.lt.f32	%p55, %f50, 0f00000000;
selp.b32	%r81, %r80, %r79, %p55;
mov.b32 %f268, %r81;
bra.uni BB2_32;

BB2_29:
setp.geu.f32	%p52, %f36, 0f00000000;
@%p52 bra BB2_32;

cvt.rzi.f32.f32	%f234, %f50;
setp.neu.f32	%p53, %f234, %f50;
selp.f32	%f268, 0f7FFFFFFF, %f268, %p53;

BB2_32:
abs.f32 %f247, %f50;
add.f32 %f236, %f37, %f247;
mov.b32 %r82, %f236;
setp.lt.s32	%p56, %r82, 2139095040;
@%p56 bra BB2_39;

abs.f32 %f248, %f50;
setp.gtu.f32	%p57, %f248, 0f7F800000;
setp.gtu.f32	%p58, %f37, 0f7F800000;
or.pred %p59, %p58, %p57;
@%p59 bra BB2_38;
bra.uni BB2_34;

BB2_38:
add.f32 %f268, %f36, %f50;
bra.uni BB2_39;

BB2_34:
abs.f32 %f249, %f50;
setp.eq.f32	%p60, %f249, 0f7F800000;
@%p60 bra BB2_37;
bra.uni BB2_35;

BB2_37:
setp.lt.f32	%p63, %f50, 0f00000000;
setp.gt.f32	%p64, %f37, 0f3F800000;
selp.b32	%r86, 2139095040, 0, %p64;
xor.b32 %r87, %r86, 2139095040;
selp.b32	%r88, %r87, %r86, %p63;
mov.b32 %f237, %r88;
setp.eq.f32	%p65, %f36, 0fBF800000;
selp.f32	%f268, 0f3F800000, %f237, %p65;
bra.uni BB2_39;

BB2_35:
setp.neu.f32	%p61, %f37, 0f7F800000;
@%p61 bra BB2_39;

setp.ltu.f32	%p62, %f50, 0f00000000;
selp.b32	%r83, 0, 2139095040, %p62;
or.b32 %r84, %r83, -2147483648;
selp.b32	%r85, %r84, %r83, %p2;
mov.b32 %f268, %r85;

BB2_39:
add.s32 %r94, %r2, %r16;
setp.eq.f32	%p66, %f36, 0f3F800000;
setp.eq.f32	%p67, %f50, 0f00000000;
or.pred %p68, %p66, %p67;
selp.f32	%f238, 0f3F800000, %f268, %p68;
mul.f32 %f239, %f35, %f238;
cvta.to.global.u64 %rd62, %rd4;
add.s64 %rd64, %rd62, %rd58;
ld.global.f32 %f240, [%rd64];
mul.f32 %f241, %f240, %f51;
mul.f32 %f242, %f260, %f241;
sub.f32 %f243, %f239, %f242;
cvta.to.global.u64 %rd65, %rd8;
add.s64 %rd66, %rd65, %rd58;
st.global.f32 [%rd66], %f243;
add.s32 %r101, %r101, 1;
setp.lt.s32	%p69, %r101, %r94;
@%p69 bra BB2_24;

BB2_40:
ld.param.u32 %r93, [_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_0];
mov.u32 %r92, %ntid.x;
mov.u32 %r90, %nctaid.x;
mad.lo.s32 %r95, %r90, %r92, %r95;
setp.lt.s32	%p70, %r95, %r93;
@%p70 bra BB2_2;

BB2_41:
ret;
}


.visible .entry _ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1_(
.param .u32 _ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1__param_0,
.param .u64 _ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1__param_1,
.param .u32 _ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1__param_2,
.param .u32 _ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1__param_3,
.param .u32 _ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1__param_4,
.param .u32 _ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1__param_5,
.param .u32 _ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1__param_6,
.param .f64 _ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1__param_7,
.param .f64 _ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1__param_8,
.param .u64 _ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1__param_9
)
{
.reg .pred %p<15>;
.reg .b32 %r<66>;
.reg .f64 %fd<39>;
.reg .b64 %rd<34>;


ld.param.u32 %r15, [_ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1__param_0];
ld.param.u64 %rd2, [_ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1__param_1];
ld.param.u32 %r16, [_ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1__param_3];
ld.param.u32 %r17, [_ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1__param_4];
ld.param.u32 %r18, [_ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1__param_5];
ld.param.u32 %r19, [_ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1__param_6];
ld.param.f64 %fd12, [_ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1__param_7];
ld.param.f64 %fd13, [_ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1__param_8];
ld.param.u64 %rd3, [_ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1__param_9];
mov.u32 %r20, %ctaid.x;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r55, %r21, %r20, %r22;
setp.ge.s32	%p1, %r55, %r15;
@%p1 bra BB3_13;

add.s32 %r23, %r19, -1;
shr.u32 %r24, %r23, 31;
add.s32 %r25, %r23, %r24;
shr.s32 %r26, %r25, 1;
sub.s32 %r27, %r19, %r26;
add.s32 %r2, %r27, -1;

BB3_2:
div.s32 %r30, %r55, %r18;
rem.s32 %r31, %r30, %r17;
div.s32 %r32, %r30, %r17;
mul.lo.s32 %r33, %r17, %r16;
mad.lo.s32 %r34, %r33, %r32, %r31;
rem.s32 %r35, %r55, %r18;
mad.lo.s32 %r36, %r34, %r18, %r35;
cvt.s64.s32	%rd1, %r36;
setp.gt.s32	%p2, %r16, 0;
setp.gt.s32	%p3, %r2, 0;
and.pred %p4, %p3, %p2;
mov.u32 %r64, 0;
mov.f64 %fd37, 0d0000000000000000;
mov.u32 %r65, %r64;
mov.f64 %fd38, %fd37;
@!%p4 bra BB3_4;
bra.uni BB3_3;

BB3_3:
mul.lo.s32 %r37, %r18, %r17;
mul.lo.s32 %r38, %r65, %r37;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd5, %rd4, %rd1;
cvta.to.global.u64 %rd6, %rd2;
shl.b64 %rd7, %rd5, 3;
add.s64 %rd8, %rd6, %rd7;
ld.global.f64 %fd16, [%rd8];
fma.rn.f64 %fd38, %fd16, %fd16, %fd38;
add.s32 %r65, %r65, 1;
setp.lt.s32	%p5, %r65, %r2;
setp.lt.s32	%p6, %r65, %r16;
and.pred %p7, %p5, %p6;
mov.f64 %fd37, %fd38;
mov.u32 %r64, %r65;
@%p7 bra BB3_3;

BB3_4:
mov.u32 %r63, %r64;
mov.f64 %fd35, %fd37;
setp.ge.s32	%p8, %r63, %r16;
mov.f64 %fd34, %fd35;
mov.u32 %r62, %r63;
@%p8 bra BB3_8;

BB3_5:
mov.f64 %fd4, %fd35;
mul.lo.s32 %r39, %r18, %r17;
mul.lo.s32 %r40, %r63, %r39;
cvt.s64.s32	%rd9, %r40;
add.s64 %rd10, %rd9, %rd1;
cvta.to.global.u64 %rd11, %rd2;
shl.b64 %rd12, %rd10, 3;
add.s64 %rd13, %rd11, %rd12;
ld.global.f64 %fd17, [%rd13];
fma.rn.f64 %fd36, %fd17, %fd17, %fd4;
sub.s32 %r8, %r63, %r19;
setp.lt.s32	%p9, %r8, 0;
@%p9 bra BB3_7;

mul.lo.s32 %r42, %r8, %r39;
cvt.s64.s32	%rd14, %r42;
add.s64 %rd15, %rd14, %rd1;
shl.b64 %rd17, %rd15, 3;
add.s64 %rd18, %rd11, %rd17;
ld.global.f64 %fd18, [%rd18];
mul.f64 %fd19, %fd18, %fd18;
sub.f64 %fd36, %fd36, %fd19;

BB3_7:
mov.f64 %fd35, %fd36;
fma.rn.f64 %fd20, %fd35, %fd12, %fd13;
sub.s32 %r44, %r63, %r2;
mul.lo.s32 %r45, %r44, %r39;
cvt.s64.s32	%rd19, %r45;
add.s64 %rd20, %rd19, %rd1;
cvta.to.global.u64 %rd21, %rd3;
shl.b64 %rd22, %rd20, 3;
add.s64 %rd23, %rd21, %rd22;
st.global.f64 [%rd23], %fd20;
add.s32 %r63, %r63, 1;
setp.lt.s32	%p10, %r63, %r16;
mov.f64 %fd34, %fd35;
mov.u32 %r62, %r63;
@%p10 bra BB3_5;

BB3_8:
mov.u32 %r61, %r62;
mov.f64 %fd32, %fd34;
add.s32 %r46, %r2, %r16;
setp.ge.s32	%p11, %r61, %r46;
@%p11 bra BB3_12;

BB3_9:
mov.f64 %fd30, %fd32;
mov.f64 %fd33, %fd30;
sub.s32 %r12, %r61, %r19;
setp.lt.s32	%p12, %r12, 0;
@%p12 bra BB3_11;

mul.lo.s32 %r47, %r18, %r17;
mul.lo.s32 %r48, %r12, %r47;
cvt.s64.s32	%rd24, %r48;
add.s64 %rd25, %rd24, %rd1;
cvta.to.global.u64 %rd26, %rd2;
shl.b64 %rd27, %rd25, 3;
add.s64 %rd28, %rd26, %rd27;
ld.global.f64 %fd21, [%rd28];
mul.f64 %fd22, %fd21, %fd21;
sub.f64 %fd33, %fd33, %fd22;

BB3_11:
mov.f64 %fd32, %fd33;
fma.rn.f64 %fd23, %fd32, %fd12, %fd13;
mul.lo.s32 %r49, %r18, %r17;
sub.s32 %r50, %r61, %r2;
mul.lo.s32 %r51, %r50, %r49;
cvt.s64.s32	%rd29, %r51;
add.s64 %rd30, %rd29, %rd1;
cvta.to.global.u64 %rd31, %rd3;
shl.b64 %rd32, %rd30, 3;
add.s64 %rd33, %rd31, %rd32;
st.global.f64 [%rd33], %fd23;
add.s32 %r61, %r61, 1;
setp.lt.s32	%p13, %r61, %r46;
@%p13 bra BB3_9;

BB3_12:
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r55, %r53, %r21, %r55;
setp.lt.s32	%p14, %r55, %r15;
@%p14 bra BB3_2;

BB3_13:
ret;
}


.visible .entry _ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1_(
.param .u32 _ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1__param_0,
.param .u64 _ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1__param_1,
.param .u64 _ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1__param_2,
.param .f64 _ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1__param_3,
.param .u64 _ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1__param_4
)
{
.reg .pred %p<24>;
.reg .b32 %r<40>;
.reg .f64 %fd<27>;
.reg .b64 %rd<15>;


ld.param.u32 %r6, [_ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1__param_0];
ld.param.u64 %rd3, [_ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1__param_1];
ld.param.u64 %rd4, [_ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1__param_2];
ld.param.f64 %fd14, [_ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1__param_3];
ld.param.u64 %rd5, [_ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1__param_4];
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %ntid.x;
mov.u32 %r9, %tid.x;
mad.lo.s32 %r39, %r8, %r7, %r9;
setp.ge.s32	%p2, %r39, %r6;
@%p2 bra BB4_18;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r2}, %fd14;
}
bfe.u32 %r10, %r2, 20, 11;
add.s32 %r11, %r10, -1012;
mov.b64 %rd6, %fd14;
shl.b64 %rd1, %rd6, %r11;
cvta.to.global.u64 %rd7, %rd3;
cvta.to.global.u64 %rd10, %rd4;
cvta.to.global.u64 %rd12, %rd5;

BB4_2:
mov.u32 %r3, %r39;
cvt.s64.s32	%rd2, %r3;
mul.wide.s32 %rd8, %r3, 8;
add.s64 %rd9, %rd7, %rd8;
ld.global.f64 %fd1, [%rd9];
add.s64 %rd11, %rd10, %rd8;
ld.global.f64 %fd2, [%rd11];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r4}, %fd2;
}
abs.f64 %fd3, %fd2;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.f64	[param0+0], %fd3;
.param .b64 param1;
st.param.f64	[param1+0], %fd14;
.param .b64 retval0;
call.uni (retval0), 
__internal_accurate_pow, 
(
param0, 
param1
);
ld.param.f64	%fd26, [retval0+0];


	}
	setp.lt.s32	%p3, %r4, 0;
setp.eq.s64	%p4, %rd1, -9223372036854775808;
and.pred %p1, %p3, %p4;
@!%p1 bra BB4_4;
bra.uni BB4_3;

BB4_3:
{
.reg .b32 %temp; 
mov.b64 {%temp, %r12}, %fd26;
}
xor.b32 %r13, %r12, -2147483648;
{
.reg .b32 %temp; 
mov.b64 {%r14, %temp}, %fd26;
}
mov.b64 %fd26, {%r14, %r13};

BB4_4:
mov.f64 %fd25, %fd26;
setp.eq.f64	%p5, %fd2, 0d0000000000000000;
@%p5 bra BB4_7;
bra.uni BB4_5;

BB4_7:
setp.lt.s32	%p8, %r2, 0;
selp.b32	%r15, %r4, 0, %p4;
or.b32 %r16, %r15, 2146435072;
selp.b32	%r17, %r16, %r15, %p8;
mov.u32 %r18, 0;
mov.b64 %fd25, {%r18, %r17};
bra.uni BB4_8;

BB4_5:
setp.gt.s32	%p6, %r4, -1;
@%p6 bra BB4_8;

cvt.rzi.f64.f64	%fd15, %fd14;
setp.neu.f64	%p7, %fd15, %fd14;
selp.f64	%fd25, 0dFFF8000000000000, %fd25, %p7;

BB4_8:
mov.f64 %fd9, %fd25;
add.f64 %fd10, %fd2, %fd14;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r19}, %fd10;
}
and.b32 %r20, %r19, 2146435072;
setp.ne.s32	%p10, %r20, 2146435072;
mov.f64 %fd24, %fd9;
@%p10 bra BB4_17;

setp.gtu.f64	%p11, %fd3, 0d7FF0000000000000;
mov.f64 %fd24, %fd10;
@%p11 bra BB4_17;

abs.f64 %fd16, %fd14;
setp.gtu.f64	%p12, %fd16, 0d7FF0000000000000;
mov.f64 %fd23, %fd10;
mov.f64 %fd24, %fd23;
@%p12 bra BB4_17;

and.b32 %r21, %r2, 2147483647;
setp.ne.s32	%p13, %r21, 2146435072;
@%p13 bra BB4_13;

{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd14;
}
setp.eq.s32	%p14, %r22, 0;
@%p14 bra BB4_16;
bra.uni BB4_13;

BB4_16:
setp.lt.s32	%p17, %r2, 0;
setp.gt.f64	%p18, %fd3, 0d3FF0000000000000;
selp.b32	%r31, 2146435072, 0, %p18;
xor.b32 %r32, %r31, 2146435072;
selp.b32	%r33, %r32, %r31, %p17;
setp.eq.f64	%p19, %fd2, 0dBFF0000000000000;
selp.b32	%r34, 1072693248, %r33, %p19;
mov.u32 %r35, 0;
mov.b64 %fd24, {%r35, %r34};
bra.uni BB4_17;

BB4_13:
and.b32 %r23, %r4, 2147483647;
setp.ne.s32	%p15, %r23, 2146435072;
mov.f64 %fd21, %fd9;
mov.f64 %fd24, %fd21;
@%p15 bra BB4_17;

{
.reg .b32 %temp; 
mov.b64 {%r24, %temp}, %fd2;
}
setp.ne.s32	%p16, %r24, 0;
mov.f64 %fd24, %fd9;
@%p16 bra BB4_17;

shr.s32 %r25, %r2, 31;
and.b32 %r26, %r25, -2146435072;
add.s32 %r27, %r26, 2146435072;
or.b32 %r28, %r27, -2147483648;
selp.b32	%r29, %r28, %r27, %p1;
mov.u32 %r30, 0;
mov.b64 %fd24, {%r30, %r29};

BB4_17:
setp.eq.f64	%p20, %fd2, 0d3FF0000000000000;
setp.eq.f64	%p21, %fd14, 0d0000000000000000;
or.pred %p22, %p20, %p21;
selp.f64	%fd17, 0d3FF0000000000000, %fd24, %p22;
mul.f64 %fd18, %fd1, %fd17;
shl.b64 %rd13, %rd2, 3;
add.s64 %rd14, %rd12, %rd13;
st.global.f64 [%rd14], %fd18;
mov.u32 %r37, %nctaid.x;
cvt.u32.u64	%r38, %rd2;
mad.lo.s32 %r39, %r37, %r8, %r38;
setp.lt.s32	%p23, %r39, %r6;
@%p23 bra BB4_2;

BB4_18:
ret;
}


.visible .entry _ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_(
.param .u32 _ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_0,
.param .u64 _ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_1,
.param .u64 _ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_2,
.param .u64 _ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_3,
.param .u64 _ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_4,
.param .u32 _ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_5,
.param .u32 _ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_6,
.param .u32 _ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_7,
.param .u32 _ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_8,
.param .u32 _ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_9,
.param .f64 _ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_10,
.param .f64 _ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_11,
.param .u64 _ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_12
)
{
.reg .pred %p<57>;
.reg .b32 %r<123>;
.reg .f64 %fd<109>;
.reg .b64 %rd<71>;


ld.param.u32 %r25, [_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_0];
ld.param.u64 %rd6, [_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_1];
ld.param.u64 %rd7, [_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_2];
ld.param.u64 %rd8, [_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_3];
ld.param.u64 %rd9, [_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_4];
ld.param.u32 %r26, [_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_6];
ld.param.u32 %r27, [_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_7];
ld.param.u32 %r28, [_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_8];
ld.param.u32 %r29, [_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_9];
ld.param.f64 %fd38, [_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_10];
ld.param.f64 %fd39, [_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_11];
ld.param.u64 %rd10, [_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_12];
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r112, %r31, %r30, %r32;
setp.ge.s32	%p3, %r112, %r25;
@%p3 bra BB5_45;

add.s32 %r33, %r29, 1;
shr.u32 %r34, %r33, 31;
add.s32 %r35, %r33, %r34;
shr.s32 %r36, %r35, 1;
add.s32 %r2, %r36, -1;

BB5_2:
div.s32 %r39, %r112, %r28;
rem.s32 %r40, %r39, %r27;
div.s32 %r41, %r39, %r27;
mul.lo.s32 %r42, %r27, %r26;
mad.lo.s32 %r43, %r42, %r41, %r40;
rem.s32 %r44, %r112, %r28;
mad.lo.s32 %r45, %r43, %r28, %r44;
cvt.s64.s32	%rd1, %r45;
setp.gt.s32	%p4, %r26, 0;
setp.gt.s32	%p5, %r2, 0;
and.pred %p6, %p5, %p4;
mov.u32 %r121, 0;
mov.f64 %fd99, 0d0000000000000000;
mov.u32 %r122, %r121;
mov.f64 %fd100, %fd99;
@!%p6 bra BB5_4;
bra.uni BB5_3;

BB5_3:
mul.lo.s32 %r46, %r28, %r27;
mul.lo.s32 %r47, %r122, %r46;
cvt.s64.s32	%rd11, %r47;
add.s64 %rd12, %rd11, %rd1;
cvta.to.global.u64 %rd13, %rd9;
shl.b64 %rd14, %rd12, 3;
add.s64 %rd15, %rd13, %rd14;
cvta.to.global.u64 %rd16, %rd7;
add.s64 %rd17, %rd16, %rd14;
ld.global.f64 %fd42, [%rd17];
ld.global.f64 %fd43, [%rd15];
mul.f64 %fd44, %fd43, %fd42;
cvta.to.global.u64 %rd18, %rd8;
add.s64 %rd19, %rd18, %rd14;
ld.global.f64 %fd45, [%rd19];
div.rn.f64 %fd46, %fd44, %fd45;
add.f64 %fd100, %fd100, %fd46;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p7, %r122, %r2;
setp.lt.s32	%p8, %r122, %r26;
and.pred %p9, %p7, %p8;
mov.f64 %fd99, %fd100;
mov.u32 %r121, %r122;
@%p9 bra BB5_3;

BB5_4:
mov.u32 %r119, %r121;
mov.f64 %fd96, %fd99;
setp.ge.s32	%p10, %r119, %r26;
@%p10 bra BB5_24;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r7}, %fd38;
}
bfe.u32 %r48, %r7, 20, 11;
add.s32 %r49, %r48, -1012;
mov.b64 %rd20, %fd38;
shl.b64 %rd2, %rd20, %r49;
and.b32 %r8, %r7, 2147483647;
shr.s32 %r50, %r7, 31;
and.b32 %r51, %r50, -2146435072;
add.s32 %r9, %r51, 2146435072;
or.b32 %r10, %r9, -2147483648;
mov.f64 %fd97, %fd96;
mov.u32 %r120, %r119;

BB5_6:
mul.lo.s32 %r52, %r28, %r27;
mul.lo.s32 %r53, %r120, %r52;
cvt.s64.s32	%rd21, %r53;
add.s64 %rd22, %rd21, %rd1;
cvta.to.global.u64 %rd23, %rd9;
shl.b64 %rd24, %rd22, 3;
add.s64 %rd25, %rd23, %rd24;
cvta.to.global.u64 %rd26, %rd7;
add.s64 %rd27, %rd26, %rd24;
ld.global.f64 %fd47, [%rd27];
ld.global.f64 %fd48, [%rd25];
mul.f64 %fd49, %fd48, %fd47;
cvta.to.global.u64 %rd28, %rd8;
add.s64 %rd29, %rd28, %rd24;
ld.global.f64 %fd50, [%rd29];
div.rn.f64 %fd51, %fd49, %fd50;
add.f64 %fd98, %fd97, %fd51;
sub.s32 %r12, %r120, %r29;
setp.lt.s32	%p11, %r12, 0;
@%p11 bra BB5_8;

mul.lo.s32 %r55, %r12, %r52;
cvt.s64.s32	%rd30, %r55;
add.s64 %rd31, %rd30, %rd1;
shl.b64 %rd33, %rd31, 3;
add.s64 %rd34, %rd23, %rd33;
add.s64 %rd36, %rd26, %rd33;
ld.global.f64 %fd52, [%rd36];
ld.global.f64 %fd53, [%rd34];
mul.f64 %fd54, %fd53, %fd52;
add.s64 %rd38, %rd28, %rd33;
ld.global.f64 %fd55, [%rd38];
div.rn.f64 %fd56, %fd54, %fd55;
sub.f64 %fd98, %fd98, %fd56;

BB5_8:
mov.f64 %fd97, %fd98;
sub.s32 %r57, %r120, %r2;
mul.lo.s32 %r58, %r57, %r52;
cvt.s64.s32	%rd39, %r58;
add.s64 %rd3, %rd39, %rd1;
shl.b64 %rd41, %rd3, 3;
add.s64 %rd42, %rd23, %rd41;
ld.global.f64 %fd8, [%rd42];
add.s64 %rd44, %rd28, %rd41;
ld.global.f64 %fd9, [%rd44];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r13}, %fd9;
}
abs.f64 %fd10, %fd9;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.f64	[param0+0], %fd10;
.param .b64 param1;
st.param.f64	[param1+0], %fd38;
.param .b64 retval0;
call.uni (retval0), 
__internal_accurate_pow, 
(
param0, 
param1
);
ld.param.f64	%fd85, [retval0+0];


	}
	setp.lt.s32	%p12, %r13, 0;
setp.eq.s64	%p13, %rd2, -9223372036854775808;
and.pred %p1, %p12, %p13;
@!%p1 bra BB5_10;
bra.uni BB5_9;

BB5_9:
{
.reg .b32 %temp; 
mov.b64 {%temp, %r59}, %fd85;
}
xor.b32 %r60, %r59, -2147483648;
{
.reg .b32 %temp; 
mov.b64 {%r61, %temp}, %fd85;
}
mov.b64 %fd85, {%r61, %r60};

BB5_10:
mov.f64 %fd84, %fd85;
setp.eq.f64	%p14, %fd9, 0d0000000000000000;
@%p14 bra BB5_13;
bra.uni BB5_11;

BB5_13:
{
.reg .b32 %temp; 
mov.b64 {%temp, %r111}, %fd38;
}
setp.lt.s32	%p17, %r111, 0;
selp.b32	%r62, %r13, 0, %p13;
or.b32 %r63, %r62, 2146435072;
selp.b32	%r64, %r63, %r62, %p17;
mov.u32 %r65, 0;
mov.b64 %fd84, {%r65, %r64};
bra.uni BB5_14;

BB5_11:
setp.gt.s32	%p15, %r13, -1;
@%p15 bra BB5_14;

cvt.rzi.f64.f64	%fd57, %fd38;
setp.neu.f64	%p16, %fd57, %fd38;
selp.f64	%fd84, 0dFFF8000000000000, %fd84, %p16;

BB5_14:
mov.f64 %fd16, %fd84;
add.f64 %fd17, %fd9, %fd38;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r66}, %fd17;
}
and.b32 %r67, %r66, 2146435072;
setp.ne.s32	%p19, %r67, 2146435072;
mov.f64 %fd83, %fd16;
@%p19 bra BB5_23;

setp.gtu.f64	%p20, %fd10, 0d7FF0000000000000;
mov.f64 %fd83, %fd17;
@%p20 bra BB5_23;

abs.f64 %fd58, %fd38;
setp.gtu.f64	%p21, %fd58, 0d7FF0000000000000;
mov.f64 %fd82, %fd17;
mov.f64 %fd83, %fd82;
@%p21 bra BB5_23;

setp.ne.s32	%p22, %r8, 2146435072;
@%p22 bra BB5_19;

{
.reg .b32 %temp; 
mov.b64 {%r68, %temp}, %fd38;
}
setp.eq.s32	%p23, %r68, 0;
@%p23 bra BB5_22;
bra.uni BB5_19;

BB5_22:
{
.reg .b32 %temp; 
mov.b64 {%temp, %r110}, %fd38;
}
setp.lt.s32	%p26, %r110, 0;
setp.gt.f64	%p27, %fd10, 0d3FF0000000000000;
selp.b32	%r73, 2146435072, 0, %p27;
xor.b32 %r74, %r73, 2146435072;
selp.b32	%r75, %r74, %r73, %p26;
setp.eq.f64	%p28, %fd9, 0dBFF0000000000000;
selp.b32	%r76, 1072693248, %r75, %p28;
mov.u32 %r77, 0;
mov.b64 %fd83, {%r77, %r76};
bra.uni BB5_23;

BB5_19:
and.b32 %r69, %r13, 2147483647;
setp.ne.s32	%p24, %r69, 2146435072;
mov.f64 %fd80, %fd16;
mov.f64 %fd83, %fd80;
@%p24 bra BB5_23;

{
.reg .b32 %temp; 
mov.b64 {%r70, %temp}, %fd9;
}
setp.ne.s32	%p25, %r70, 0;
mov.f64 %fd83, %fd16;
@%p25 bra BB5_23;

selp.b32	%r71, %r10, %r9, %p1;
mov.u32 %r72, 0;
mov.b64 %fd83, {%r72, %r71};

BB5_23:
setp.eq.f64	%p29, %fd9, 0d3FF0000000000000;
setp.eq.f64	%p30, %fd38, 0d0000000000000000;
or.pred %p31, %p29, %p30;
selp.f64	%fd59, 0d3FF0000000000000, %fd83, %p31;
mul.f64 %fd60, %fd8, %fd59;
cvta.to.global.u64 %rd45, %rd6;
add.s64 %rd47, %rd45, %rd41;
ld.global.f64 %fd61, [%rd47];
mul.f64 %fd62, %fd61, %fd39;
mul.f64 %fd63, %fd97, %fd62;
sub.f64 %fd64, %fd60, %fd63;
cvta.to.global.u64 %rd48, %rd10;
add.s64 %rd49, %rd48, %rd41;
st.global.f64 [%rd49], %fd64;
add.s32 %r120, %r120, 1;
setp.lt.s32	%p32, %r120, %r26;
mov.f64 %fd96, %fd97;
mov.u32 %r119, %r120;
@%p32 bra BB5_6;

BB5_24:
mov.u32 %r118, %r119;
mov.f64 %fd94, %fd96;
add.s32 %r78, %r2, %r26;
setp.ge.s32	%p33, %r118, %r78;
@%p33 bra BB5_44;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r16}, %fd38;
}
bfe.u32 %r79, %r16, 20, 11;
add.s32 %r80, %r79, -1012;
mov.b64 %rd50, %fd38;
shl.b64 %rd4, %rd50, %r80;
and.b32 %r17, %r16, 2147483647;
shr.s32 %r81, %r16, 31;
and.b32 %r82, %r81, -2146435072;
add.s32 %r18, %r82, 2146435072;
or.b32 %r19, %r18, -2147483648;

BB5_26:
mov.f64 %fd95, %fd94;
sub.s32 %r21, %r118, %r29;
setp.lt.s32	%p34, %r21, 0;
@%p34 bra BB5_28;

mul.lo.s32 %r83, %r28, %r27;
mul.lo.s32 %r84, %r21, %r83;
cvt.s64.s32	%rd51, %r84;
add.s64 %rd52, %rd51, %rd1;
cvta.to.global.u64 %rd53, %rd9;
shl.b64 %rd54, %rd52, 3;
add.s64 %rd55, %rd53, %rd54;
cvta.to.global.u64 %rd56, %rd7;
add.s64 %rd57, %rd56, %rd54;
ld.global.f64 %fd65, [%rd57];
ld.global.f64 %fd66, [%rd55];
mul.f64 %fd67, %fd66, %fd65;
cvta.to.global.u64 %rd58, %rd8;
add.s64 %rd59, %rd58, %rd54;
ld.global.f64 %fd68, [%rd59];
div.rn.f64 %fd69, %fd67, %fd68;
sub.f64 %fd95, %fd95, %fd69;

BB5_28:
mov.f64 %fd94, %fd95;
mul.lo.s32 %r85, %r28, %r27;
sub.s32 %r86, %r118, %r2;
mul.lo.s32 %r87, %r86, %r85;
cvt.s64.s32	%rd60, %r87;
add.s64 %rd5, %rd60, %rd1;
cvta.to.global.u64 %rd61, %rd9;
shl.b64 %rd62, %rd5, 3;
add.s64 %rd63, %rd61, %rd62;
ld.global.f64 %fd25, [%rd63];
cvta.to.global.u64 %rd64, %rd8;
add.s64 %rd65, %rd64, %rd62;
ld.global.f64 %fd26, [%rd65];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r22}, %fd26;
}
abs.f64 %fd27, %fd26;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.f64	[param0+0], %fd27;
.param .b64 param1;
st.param.f64	[param1+0], %fd38;
.param .b64 retval0;
call.uni (retval0), 
__internal_accurate_pow, 
(
param0, 
param1
);
ld.param.f64	%fd108, [retval0+0];


	}
	setp.lt.s32	%p35, %r22, 0;
setp.eq.s64	%p36, %rd4, -9223372036854775808;
and.pred %p2, %p35, %p36;
@!%p2 bra BB5_30;
bra.uni BB5_29;

BB5_29:
{
.reg .b32 %temp; 
mov.b64 {%temp, %r88}, %fd108;
}
xor.b32 %r89, %r88, -2147483648;
{
.reg .b32 %temp; 
mov.b64 {%r90, %temp}, %fd108;
}
mov.b64 %fd108, {%r90, %r89};

BB5_30:
mov.f64 %fd107, %fd108;
setp.eq.f64	%p37, %fd26, 0d0000000000000000;
@%p37 bra BB5_33;
bra.uni BB5_31;

BB5_33:
setp.lt.s32	%p40, %r16, 0;
selp.b32	%r91, %r22, 0, %p36;
or.b32 %r92, %r91, 2146435072;
selp.b32	%r93, %r92, %r91, %p40;
mov.u32 %r94, 0;
mov.b64 %fd107, {%r94, %r93};
bra.uni BB5_34;

BB5_31:
setp.gt.s32	%p38, %r22, -1;
@%p38 bra BB5_34;

cvt.rzi.f64.f64	%fd70, %fd38;
setp.neu.f64	%p39, %fd70, %fd38;
selp.f64	%fd107, 0dFFF8000000000000, %fd107, %p39;

BB5_34:
mov.f64 %fd33, %fd107;
add.f64 %fd34, %fd26, %fd38;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r95}, %fd34;
}
and.b32 %r96, %r95, 2146435072;
setp.ne.s32	%p42, %r96, 2146435072;
mov.f64 %fd106, %fd33;
@%p42 bra BB5_43;

setp.gtu.f64	%p43, %fd27, 0d7FF0000000000000;
mov.f64 %fd106, %fd34;
@%p43 bra BB5_43;

abs.f64 %fd71, %fd38;
setp.gtu.f64	%p44, %fd71, 0d7FF0000000000000;
mov.f64 %fd105, %fd34;
mov.f64 %fd106, %fd105;
@%p44 bra BB5_43;

setp.ne.s32	%p45, %r17, 2146435072;
@%p45 bra BB5_39;

{
.reg .b32 %temp; 
mov.b64 {%r97, %temp}, %fd38;
}
setp.eq.s32	%p46, %r97, 0;
@%p46 bra BB5_42;
bra.uni BB5_39;

BB5_42:
setp.lt.s32	%p49, %r16, 0;
setp.gt.f64	%p50, %fd27, 0d3FF0000000000000;
selp.b32	%r102, 2146435072, 0, %p50;
xor.b32 %r103, %r102, 2146435072;
selp.b32	%r104, %r103, %r102, %p49;
setp.eq.f64	%p51, %fd26, 0dBFF0000000000000;
selp.b32	%r105, 1072693248, %r104, %p51;
mov.u32 %r106, 0;
mov.b64 %fd106, {%r106, %r105};
bra.uni BB5_43;

BB5_39:
and.b32 %r98, %r22, 2147483647;
setp.ne.s32	%p47, %r98, 2146435072;
mov.f64 %fd103, %fd33;
mov.f64 %fd106, %fd103;
@%p47 bra BB5_43;

{
.reg .b32 %temp; 
mov.b64 {%r99, %temp}, %fd26;
}
setp.ne.s32	%p48, %r99, 0;
mov.f64 %fd106, %fd33;
@%p48 bra BB5_43;

selp.b32	%r100, %r19, %r18, %p2;
mov.u32 %r101, 0;
mov.b64 %fd106, {%r101, %r100};

BB5_43:
setp.eq.f64	%p52, %fd26, 0d3FF0000000000000;
setp.eq.f64	%p53, %fd38, 0d0000000000000000;
or.pred %p54, %p52, %p53;
selp.f64	%fd72, 0d3FF0000000000000, %fd106, %p54;
mul.f64 %fd73, %fd25, %fd72;
cvta.to.global.u64 %rd66, %rd6;
add.s64 %rd68, %rd66, %rd62;
ld.global.f64 %fd74, [%rd68];
mul.f64 %fd75, %fd74, %fd39;
mul.f64 %fd76, %fd94, %fd75;
sub.f64 %fd77, %fd73, %fd76;
cvta.to.global.u64 %rd69, %rd10;
add.s64 %rd70, %rd69, %rd62;
st.global.f64 [%rd70], %fd77;
add.s32 %r118, %r118, 1;
setp.lt.s32	%p55, %r118, %r78;
@%p55 bra BB5_26;

BB5_44:
mov.u32 %r108, %nctaid.x;
mad.lo.s32 %r112, %r108, %r31, %r112;
setp.lt.s32	%p56, %r112, %r25;
@%p56 bra BB5_2;

BB5_45:
ret;
}

.func (.param .b64 func_retval0) __internal_accurate_pow(
.param .b64 __internal_accurate_pow_param_0,
.param .b64 __internal_accurate_pow_param_1
)
{
.reg .pred %p<9>;
.reg .f32 %f<3>;
.reg .b32 %r<52>;
.reg .f64 %fd<134>;


ld.param.f64 %fd12, [__internal_accurate_pow_param_0];
ld.param.f64 %fd13, [__internal_accurate_pow_param_1];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r49}, %fd12;
}
{
.reg .b32 %temp; 
mov.b64 {%r48, %temp}, %fd12;
}
shr.u32 %r50, %r49, 20;
setp.ne.s32	%p1, %r50, 0;
@%p1 bra BB6_2;

mul.f64 %fd14, %fd12, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r49}, %fd14;
}
{
.reg .b32 %temp; 
mov.b64 {%r48, %temp}, %fd14;
}
shr.u32 %r16, %r49, 20;
add.s32 %r50, %r16, -54;

BB6_2:
add.s32 %r51, %r50, -1023;
and.b32 %r17, %r49, -2146435073;
or.b32 %r18, %r17, 1072693248;
mov.b64 %fd132, {%r48, %r18};
setp.lt.u32	%p2, %r18, 1073127583;
@%p2 bra BB6_4;

{
.reg .b32 %temp; 
mov.b64 {%r19, %temp}, %fd132;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r20}, %fd132;
}
add.s32 %r21, %r20, -1048576;
mov.b64 %fd132, {%r19, %r21};
add.s32 %r51, %r50, -1022;

BB6_4:
add.f64 %fd16, %fd132, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd132, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0F5D241AD3B5A;
mov.f64 %fd27, 0d3EB0F5FF7D2CAFE2;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B20A75488A3F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CDE4FAECD5;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C7258A578B;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F6249249242B910;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F89999999999DFB;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
sub.f64 %fd39, %fd22, %fd24;
add.f64 %fd40, %fd39, %fd39;
neg.f64 %fd41, %fd24;
fma.rn.f64 %fd42, %fd41, %fd22, %fd40;
mul.f64 %fd43, %fd21, %fd42;
fma.rn.f64 %fd44, %fd25, %fd38, 0d3FB5555555555555;
mov.f64 %fd45, 0d3FB5555555555555;
sub.f64 %fd46, %fd45, %fd44;
fma.rn.f64 %fd47, %fd25, %fd38, %fd46;
add.f64 %fd48, %fd47, 0d0000000000000000;
add.f64 %fd49, %fd48, 0dBC46A4CB00B9E7B0;
add.f64 %fd50, %fd44, %fd49;
sub.f64 %fd51, %fd44, %fd50;
add.f64 %fd52, %fd49, %fd51;
mul.rn.f64 %fd53, %fd24, %fd24;
neg.f64 %fd54, %fd53;
fma.rn.f64 %fd55, %fd24, %fd24, %fd54;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd43;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd43;
}
add.s32 %r24, %r23, 1048576;
mov.b64 %fd56, {%r22, %r24};
fma.rn.f64 %fd57, %fd24, %fd56, %fd55;
mul.rn.f64 %fd58, %fd53, %fd24;
neg.f64 %fd59, %fd58;
fma.rn.f64 %fd60, %fd53, %fd24, %fd59;
fma.rn.f64 %fd61, %fd53, %fd43, %fd60;
fma.rn.f64 %fd62, %fd57, %fd24, %fd61;
mul.rn.f64 %fd63, %fd50, %fd58;
neg.f64 %fd64, %fd63;
fma.rn.f64 %fd65, %fd50, %fd58, %fd64;
fma.rn.f64 %fd66, %fd50, %fd62, %fd65;
fma.rn.f64 %fd67, %fd52, %fd58, %fd66;
add.f64 %fd68, %fd63, %fd67;
sub.f64 %fd69, %fd63, %fd68;
add.f64 %fd70, %fd67, %fd69;
add.f64 %fd71, %fd24, %fd68;
sub.f64 %fd72, %fd24, %fd71;
add.f64 %fd73, %fd68, %fd72;
add.f64 %fd74, %fd70, %fd73;
add.f64 %fd75, %fd43, %fd74;
add.f64 %fd76, %fd71, %fd75;
sub.f64 %fd77, %fd71, %fd76;
add.f64 %fd78, %fd75, %fd77;
xor.b32 %r25, %r51, -2147483648;
mov.u32 %r26, 1127219200;
mov.b64 %fd79, {%r25, %r26};
mov.u32 %r27, -2147483648;
mov.b64 %fd80, {%r27, %r26};
sub.f64 %fd81, %fd79, %fd80;
mov.f64 %fd82, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd83, %fd81, %fd82, %fd76;
neg.f64 %fd84, %fd81;
fma.rn.f64 %fd85, %fd84, %fd82, %fd83;
sub.f64 %fd86, %fd85, %fd76;
sub.f64 %fd87, %fd78, %fd86;
mov.f64 %fd88, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd89, %fd81, %fd88, %fd87;
add.f64 %fd90, %fd83, %fd89;
sub.f64 %fd91, %fd83, %fd90;
add.f64 %fd92, %fd89, %fd91;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r28}, %fd13;
}
add.s32 %r29, %r28, %r28;
setp.gt.u32	%p3, %r29, -33554433;
and.b32 %r30, %r28, -15728641;
selp.b32	%r31, %r30, %r28, %p3;
{
.reg .b32 %temp; 
mov.b64 {%r32, %temp}, %fd13;
}
mov.b64 %fd93, {%r32, %r31};
mul.rn.f64 %fd94, %fd90, %fd93;
neg.f64 %fd95, %fd94;
fma.rn.f64 %fd96, %fd90, %fd93, %fd95;
fma.rn.f64 %fd97, %fd92, %fd93, %fd96;
add.f64 %fd4, %fd94, %fd97;
sub.f64 %fd98, %fd94, %fd4;
add.f64 %fd5, %fd97, %fd98;
mov.f64 %fd99, 0d4338000000000000;
mov.f64 %fd100, 0d3FF71547652B82FE;
fma.rn.f64 %fd101, %fd4, %fd100, %fd99;
{
.reg .b32 %temp; 
mov.b64 {%r13, %temp}, %fd101;
}
mov.f64 %fd102, 0dC338000000000000;
add.rn.f64 %fd103, %fd101, %fd102;
mov.f64 %fd104, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd105, %fd103, %fd104, %fd4;
mov.f64 %fd106, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd107, %fd103, %fd106, %fd105;
mov.f64 %fd108, 0d3E928AF3FCA213EA;
mov.f64 %fd109, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd110, %fd109, %fd107, %fd108;
mov.f64 %fd111, 0d3EC71DEE62401315;
fma.rn.f64 %fd112, %fd110, %fd107, %fd111;
mov.f64 %fd113, 0d3EFA01997C89EB71;
fma.rn.f64 %fd114, %fd112, %fd107, %fd113;
mov.f64 %fd115, 0d3F2A01A014761F65;
fma.rn.f64 %fd116, %fd114, %fd107, %fd115;
mov.f64 %fd117, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd118, %fd116, %fd107, %fd117;
mov.f64 %fd119, 0d3F81111111122322;
fma.rn.f64 %fd120, %fd118, %fd107, %fd119;
mov.f64 %fd121, 0d3FA55555555502A1;
fma.rn.f64 %fd122, %fd120, %fd107, %fd121;
mov.f64 %fd123, 0d3FC5555555555511;
fma.rn.f64 %fd124, %fd122, %fd107, %fd123;
mov.f64 %fd125, 0d3FE000000000000B;
fma.rn.f64 %fd126, %fd124, %fd107, %fd125;
fma.rn.f64 %fd127, %fd126, %fd107, %fd18;
fma.rn.f64 %fd128, %fd127, %fd107, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r14, %temp}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r15}, %fd128;
}
shl.b32 %r33, %r13, 20;
add.s32 %r34, %r15, %r33;
mov.b64 %fd133, {%r14, %r34};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r35}, %fd4;
}
mov.b32 %f2, %r35;
abs.f32 %f1, %f2;
setp.lt.f32	%p4, %f1, 0f4086232B;
@%p4 bra BB6_7;

setp.lt.f64	%p5, %fd4, 0d0000000000000000;
add.f64 %fd129, %fd4, 0d7FF0000000000000;
selp.f64	%fd133, 0d0000000000000000, %fd129, %p5;
setp.geu.f32	%p6, %f1, 0f40874800;
@%p6 bra BB6_7;

shr.u32 %r36, %r13, 31;
add.s32 %r37, %r13, %r36;
shr.s32 %r38, %r37, 1;
shl.b32 %r39, %r38, 20;
add.s32 %r40, %r39, %r15;
mov.b64 %fd130, {%r14, %r40};
sub.s32 %r41, %r13, %r38;
shl.b32 %r42, %r41, 20;
add.s32 %r43, %r42, 1072693248;
mov.u32 %r44, 0;
mov.b64 %fd131, {%r44, %r43};
mul.f64 %fd133, %fd130, %fd131;

BB6_7:
{
.reg .b32 %temp; 
mov.b64 {%temp, %r45}, %fd133;
}
and.b32 %r46, %r45, 2147483647;
setp.ne.s32	%p7, %r46, 2146435072;
@%p7 bra BB6_9;

{
.reg .b32 %temp; 
mov.b64 {%r47, %temp}, %fd133;
}
setp.eq.s32	%p8, %r47, 0;
@%p8 bra BB6_10;

BB6_9:
fma.rn.f64 %fd133, %fd133, %fd5, %fd133;

BB6_10:
st.param.f64	[func_retval0+0], %fd133;
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64

.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



.visible .entry _ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1_(
.param .u32 _ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1__param_0,
.param .f32 _ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1__param_1,
.param .u64 _ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1__param_2,
.param .u64 _ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1__param_3
)
{
.reg .pred %p<4>;
.reg .f32 %f<4>;
.reg .b32 %r<11>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1__param_0];
ld.param.f32 %f1, [_ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1__param_1];
ld.param.u64 %rd3, [_ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1__param_2];
ld.param.u64 %rd4, [_ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB0_2:
mul.wide.s32 %rd5, %r10, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.f32 %f2, [%rd6];
setp.gt.f32	%p2, %f2, %f1;
selp.f32	%f3, 0f3F800000, 0f00000000, %p2;
add.s64 %rd7, %rd1, %rd5;
st.global.f32 [%rd7], %f3;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p3, %r10, %r6;
@%p3 bra BB0_2;

BB0_3:
ret;
}


.visible .entry _ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1_(
.param .u32 _ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1__param_0,
.param .f64 _ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1__param_1,
.param .u64 _ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1__param_2,
.param .u64 _ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1__param_3
)
{
.reg .pred %p<4>;
.reg .b32 %r<11>;
.reg .f64 %fd<4>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1__param_0];
ld.param.f64 %fd1, [_ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1__param_1];
ld.param.u64 %rd3, [_ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1__param_2];
ld.param.u64 %rd4, [_ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB1_2:
mul.wide.s32 %rd5, %r10, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd2, [%rd6];
setp.gt.f64	%p2, %fd2, %fd1;
selp.f64	%fd3, 0d3FF0000000000000, 0d0000000000000000, %p2;
add.s64 %rd7, %rd1, %rd5;
st.global.f64 [%rd7], %fd3;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p3, %r10, %r6;
@%p3 bra BB1_2;

BB1_3:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64




Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64




Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64




Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64

.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



.visible .entry _ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1_(
.param .u32 _ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1__param_0,
.param .u64 _ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1__param_1,
.param .u64 _ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1__param_2,
.param .u64 _ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1__param_3,
.param .f32 _ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1__param_4,
.param .f32 _ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1__param_5,
.param .f32 _ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1__param_6,
.param .f32 _ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1__param_7
)
{
.reg .pred %p<3>;
.reg .f32 %f<20>;
.reg .b32 %r<11>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1__param_0];
ld.param.u64 %rd4, [_ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1__param_1];
ld.param.u64 %rd5, [_ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1__param_2];
ld.param.u64 %rd6, [_ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1__param_3];
ld.param.f32 %f3, [_ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1__param_4];
ld.param.f32 %f4, [_ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1__param_5];
ld.param.f32 %f5, [_ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1__param_6];
ld.param.f32 %f6, [_ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1__param_7];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.f32 %f7, 0f3F800000;
sub.f32 %f1, %f7, %f3;
sub.f32 %f2, %f7, %f4;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB0_2:
mul.wide.s32 %rd7, %r10, 4;
add.s64 %rd8, %rd3, %rd7;
add.s64 %rd9, %rd2, %rd7;
ld.global.f32 %f8, [%rd9];
mul.f32 %f9, %f8, %f3;
ld.global.f32 %f10, [%rd8];
fma.rn.f32 %f11, %f1, %f10, %f9;
st.global.f32 [%rd9], %f11;
add.s64 %rd10, %rd1, %rd7;
ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f12, %f4;
mul.f32 %f14, %f10, %f10;
fma.rn.f32 %f15, %f2, %f14, %f13;
st.global.f32 [%rd10], %f15;
mul.f32 %f16, %f11, %f6;
sqrt.rn.f32 %f17, %f15;
add.f32 %f18, %f17, %f5;
div.rn.f32 %f19, %f16, %f18;
st.global.f32 [%rd8], %f19;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB0_2;

BB0_3:
ret;
}


.visible .entry _ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1_(
.param .u32 _ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1__param_0,
.param .u64 _ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1__param_1,
.param .u64 _ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1__param_2,
.param .u64 _ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1__param_3,
.param .f64 _ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1__param_4,
.param .f64 _ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1__param_5,
.param .f64 _ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1__param_6,
.param .f64 _ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1__param_7
)
{
.reg .pred %p<3>;
.reg .f32 %f<6>;
.reg .b32 %r<11>;
.reg .f64 %fd<22>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1__param_0];
ld.param.u64 %rd4, [_ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1__param_1];
ld.param.u64 %rd5, [_ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1__param_2];
ld.param.u64 %rd6, [_ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1__param_3];
ld.param.f64 %fd3, [_ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1__param_4];
ld.param.f64 %fd4, [_ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1__param_5];
ld.param.f64 %fd5, [_ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1__param_6];
ld.param.f64 %fd6, [_ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1__param_7];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.f64 %fd7, 0d3FF0000000000000;
sub.f64 %fd1, %fd7, %fd3;
sub.f64 %fd2, %fd7, %fd4;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB1_2:
mul.wide.s32 %rd7, %r10, 8;
add.s64 %rd8, %rd3, %rd7;
ld.global.f64 %fd8, [%rd8];
cvt.rn.f32.f64	%f1, %fd8;
add.s64 %rd9, %rd2, %rd7;
ld.global.f64 %fd9, [%rd9];
cvt.f64.f32	%fd10, %f1;
mul.f64 %fd11, %fd1, %fd10;
fma.rn.f64 %fd12, %fd9, %fd3, %fd11;
st.global.f64 [%rd9], %fd12;
cvt.rn.f32.f64	%f2, %fd12;
add.s64 %rd10, %rd1, %rd7;
ld.global.f64 %fd13, [%rd10];
mul.f32 %f3, %f1, %f1;
cvt.f64.f32	%fd14, %f3;
mul.f64 %fd15, %fd2, %fd14;
fma.rn.f64 %fd16, %fd13, %fd4, %fd15;
st.global.f64 [%rd10], %fd16;
cvt.rn.f32.f64	%f4, %fd16;
cvt.f64.f32	%fd17, %f2;
mul.f64 %fd18, %fd17, %fd6;
sqrt.rn.f32 %f5, %f4;
cvt.f64.f32	%fd19, %f5;
add.f64 %fd20, %fd19, %fd5;
div.rn.f64 %fd21, %fd18, %fd20;
st.global.f64 [%rd8], %fd21;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB1_2;

BB1_3:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



.visible .entry _ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1_(
.param .u32 _ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1__param_0,
.param .u64 _ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1__param_1,
.param .u64 _ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1__param_2,
.param .f32 _ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1__param_3,
.param .f32 _ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1__param_4
)
{
.reg .pred %p<3>;
.reg .f32 %f<7>;
.reg .b32 %r<11>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1__param_0];
ld.param.u64 %rd3, [_ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1__param_1];
ld.param.u64 %rd4, [_ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1__param_2];
ld.param.f32 %f1, [_ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1__param_3];
ld.param.f32 %f2, [_ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB0_2:
mul.wide.s32 %rd5, %r10, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.f32 %f3, [%rd6];
add.s64 %rd7, %rd1, %rd5;
ld.global.f32 %f4, [%rd7];
mul.f32 %f5, %f4, %f2;
fma.rn.f32 %f6, %f3, %f1, %f5;
st.global.f32 [%rd6], %f6;
st.global.f32 [%rd7], %f6;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB0_2;

BB0_3:
ret;
}


.visible .entry _ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1_(
.param .u32 _ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1__param_0,
.param .u64 _ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1__param_1,
.param .u64 _ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1__param_2,
.param .f64 _ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1__param_3,
.param .f64 _ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1__param_4
)
{
.reg .pred %p<3>;
.reg .b32 %r<11>;
.reg .f64 %fd<7>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1__param_0];
ld.param.u64 %rd3, [_ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1__param_1];
ld.param.u64 %rd4, [_ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1__param_2];
ld.param.f64 %fd1, [_ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1__param_3];
ld.param.f64 %fd2, [_ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB1_2:
mul.wide.s32 %rd5, %r10, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd3, [%rd6];
add.s64 %rd7, %rd1, %rd5;
ld.global.f64 %fd4, [%rd7];
mul.f64 %fd5, %fd4, %fd2;
fma.rn.f64 %fd6, %fd3, %fd1, %fd5;
st.global.f64 [%rd6], %fd6;
st.global.f64 [%rd7], %fd6;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB1_2;

BB1_3:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



.visible .entry _ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1_(
.param .u32 _ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1__param_0,
.param .u64 _ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1__param_1,
.param .u64 _ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1__param_2,
.param .u64 _ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1__param_3,
.param .f32 _ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1__param_4,
.param .f32 _ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1__param_5,
.param .f32 _ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1__param_6
)
{
.reg .pred %p<3>;
.reg .f32 %f<21>;
.reg .b32 %r<11>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1__param_0];
ld.param.u64 %rd4, [_ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1__param_1];
ld.param.u64 %rd5, [_ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1__param_2];
ld.param.u64 %rd6, [_ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1__param_3];
ld.param.f32 %f2, [_ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1__param_4];
ld.param.f32 %f3, [_ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1__param_5];
ld.param.f32 %f4, [_ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1__param_6];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.f32 %f5, 0f3F800000;
sub.f32 %f1, %f5, %f2;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB0_2:
mul.wide.s32 %rd7, %r10, 4;
add.s64 %rd8, %rd3, %rd7;
add.s64 %rd9, %rd2, %rd7;
ld.global.f32 %f6, [%rd9];
ld.global.f32 %f7, [%rd8];
mul.f32 %f8, %f1, %f7;
mul.f32 %f9, %f7, %f8;
fma.rn.f32 %f10, %f6, %f2, %f9;
st.global.f32 [%rd9], %f10;
add.s64 %rd10, %rd1, %rd7;
ld.global.f32 %f11, [%rd10];
add.f32 %f12, %f11, %f3;
add.f32 %f13, %f10, %f3;
div.rn.f32 %f14, %f12, %f13;
sqrt.rn.f32 %f15, %f14;
mul.f32 %f16, %f7, %f15;
mul.f32 %f17, %f1, %f16;
mul.f32 %f18, %f16, %f17;
fma.rn.f32 %f19, %f11, %f2, %f18;
st.global.f32 [%rd10], %f19;
mul.f32 %f20, %f16, %f4;
st.global.f32 [%rd8], %f20;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB0_2;

BB0_3:
ret;
}


.visible .entry _ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1_(
.param .u32 _ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1__param_0,
.param .u64 _ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1__param_1,
.param .u64 _ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1__param_2,
.param .u64 _ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1__param_3,
.param .f64 _ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1__param_4,
.param .f64 _ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1__param_5,
.param .f64 _ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1__param_6
)
{
.reg .pred %p<3>;
.reg .f32 %f<4>;
.reg .b32 %r<11>;
.reg .f64 %fd<24>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1__param_0];
ld.param.u64 %rd4, [_ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1__param_1];
ld.param.u64 %rd5, [_ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1__param_2];
ld.param.u64 %rd6, [_ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1__param_3];
ld.param.f64 %fd2, [_ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1__param_4];
ld.param.f64 %fd3, [_ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1__param_5];
ld.param.f64 %fd4, [_ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1__param_6];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd1, %fd5, %fd2;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB1_2:
mul.wide.s32 %rd7, %r10, 8;
add.s64 %rd8, %rd3, %rd7;
ld.global.f64 %fd6, [%rd8];
cvt.rn.f32.f64	%f1, %fd6;
add.s64 %rd9, %rd2, %rd7;
ld.global.f64 %fd7, [%rd9];
cvt.f64.f32	%fd8, %f1;
mul.f64 %fd9, %fd1, %fd8;
mul.f64 %fd10, %fd8, %fd9;
fma.rn.f64 %fd11, %fd7, %fd2, %fd10;
st.global.f64 [%rd9], %fd11;
cvt.rn.f32.f64	%f2, %fd11;
add.s64 %rd10, %rd1, %rd7;
ld.global.f64 %fd12, [%rd10];
add.f64 %fd13, %fd12, %fd3;
cvt.f64.f32	%fd14, %f2;
add.f64 %fd15, %fd14, %fd3;
div.rn.f64 %fd16, %fd13, %fd15;
sqrt.rn.f64 %fd17, %fd16;
mul.f64 %fd18, %fd8, %fd17;
cvt.rn.f32.f64	%f3, %fd18;
cvt.f64.f32	%fd19, %f3;
mul.f64 %fd20, %fd1, %fd19;
mul.f64 %fd21, %fd19, %fd20;
fma.rn.f64 %fd22, %fd12, %fd2, %fd21;
st.global.f64 [%rd10], %fd22;
mul.f64 %fd23, %fd19, %fd4;
st.global.f64 [%rd8], %fd23;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB1_2;

BB1_3:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



.visible .entry _ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1_(
.param .u32 _ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1__param_0,
.param .u64 _ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1__param_1,
.param .u64 _ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1__param_2,
.param .f32 _ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1__param_3,
.param .f32 _ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1__param_4
)
{
.reg .pred %p<3>;
.reg .f32 %f<10>;
.reg .b32 %r<11>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1__param_0];
ld.param.u64 %rd3, [_ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1__param_1];
ld.param.u64 %rd4, [_ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1__param_2];
ld.param.f32 %f2, [_ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1__param_3];
ld.param.f32 %f3, [_ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
add.f32 %f1, %f2, 0f3F800000;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB0_2:
mul.wide.s32 %rd5, %r10, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.f32 %f4, [%rd6];
mul.f32 %f5, %f4, %f2;
add.s64 %rd7, %rd1, %rd5;
ld.global.f32 %f6, [%rd7];
fma.rn.f32 %f7, %f6, %f3, %f5;
st.global.f32 [%rd6], %f7;
mul.f32 %f8, %f1, %f7;
sub.f32 %f9, %f8, %f5;
st.global.f32 [%rd7], %f9;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB0_2;

BB0_3:
ret;
}


.visible .entry _ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1_(
.param .u32 _ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1__param_0,
.param .u64 _ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1__param_1,
.param .u64 _ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1__param_2,
.param .f64 _ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1__param_3,
.param .f64 _ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1__param_4
)
{
.reg .pred %p<3>;
.reg .f32 %f<3>;
.reg .b32 %r<11>;
.reg .f64 %fd<12>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1__param_0];
ld.param.u64 %rd3, [_ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1__param_1];
ld.param.u64 %rd4, [_ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1__param_2];
ld.param.f64 %fd2, [_ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1__param_3];
ld.param.f64 %fd3, [_ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
add.f64 %fd1, %fd2, 0d3FF0000000000000;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB1_2:
mul.wide.s32 %rd5, %r10, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd4, [%rd6];
cvt.rn.f32.f64	%f1, %fd4;
cvt.f64.f32	%fd5, %f1;
mul.f64 %fd6, %fd5, %fd2;
add.s64 %rd7, %rd1, %rd5;
ld.global.f64 %fd7, [%rd7];
fma.rn.f64 %fd8, %fd7, %fd3, %fd6;
st.global.f64 [%rd6], %fd8;
cvt.rn.f32.f64	%f2, %fd8;
cvt.f64.f32	%fd9, %f2;
mul.f64 %fd10, %fd1, %fd9;
sub.f64 %fd11, %fd10, %fd6;
st.global.f64 [%rd7], %fd11;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB1_2;

BB1_3:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



.visible .entry _ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1_(
.param .u32 _ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1__param_0,
.param .u64 _ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1__param_1,
.param .u64 _ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1__param_2,
.param .f32 _ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1__param_3,
.param .f32 _ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1__param_4
)
{
.reg .pred %p<3>;
.reg .f32 %f<10>;
.reg .b32 %r<11>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1__param_0];
ld.param.u64 %rd3, [_ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1__param_1];
ld.param.u64 %rd4, [_ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1__param_2];
ld.param.f32 %f1, [_ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1__param_3];
ld.param.f32 %f2, [_ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB0_2:
mul.wide.s32 %rd5, %r10, 4;
add.s64 %rd6, %rd2, %rd5;
add.s64 %rd7, %rd1, %rd5;
ld.global.f32 %f3, [%rd6];
ld.global.f32 %f4, [%rd7];
fma.rn.f32 %f5, %f3, %f3, %f4;
st.global.f32 [%rd7], %f5;
mul.f32 %f6, %f3, %f2;
sqrt.rn.f32 %f7, %f5;
add.f32 %f8, %f7, %f1;
div.rn.f32 %f9, %f6, %f8;
st.global.f32 [%rd6], %f9;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB0_2;

BB0_3:
ret;
}


.visible .entry _ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1_(
.param .u32 _ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1__param_0,
.param .u64 _ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1__param_1,
.param .u64 _ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1__param_2,
.param .f64 _ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1__param_3,
.param .f64 _ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1__param_4
)
{
.reg .pred %p<3>;
.reg .f32 %f<5>;
.reg .b32 %r<11>;
.reg .f64 %fd<12>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1__param_0];
ld.param.u64 %rd3, [_ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1__param_1];
ld.param.u64 %rd4, [_ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1__param_2];
ld.param.f64 %fd1, [_ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1__param_3];
ld.param.f64 %fd2, [_ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB1_2:
mul.wide.s32 %rd5, %r10, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd3, [%rd6];
cvt.rn.f32.f64	%f1, %fd3;
add.s64 %rd7, %rd1, %rd5;
mul.f32 %f2, %f1, %f1;
cvt.f64.f32	%fd4, %f2;
ld.global.f64 %fd5, [%rd7];
add.f64 %fd6, %fd5, %fd4;
st.global.f64 [%rd7], %fd6;
cvt.rn.f32.f64	%f3, %fd6;
cvt.f64.f32	%fd7, %f1;
mul.f64 %fd8, %fd7, %fd2;
sqrt.rn.f32 %f4, %f3;
cvt.f64.f32	%fd9, %f4;
add.f64 %fd10, %fd9, %fd1;
div.rn.f64 %fd11, %fd8, %fd10;
st.global.f64 [%rd6], %fd11;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB1_2;

BB1_3:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



.visible .entry _ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1_(
.param .u32 _ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1__param_0,
.param .u64 _ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1__param_1,
.param .u64 _ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1__param_2,
.param .f32 _ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1__param_3,
.param .f32 _ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1__param_4,
.param .f32 _ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1__param_5
)
{
.reg .pred %p<3>;
.reg .f32 %f<16>;
.reg .b32 %r<11>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1__param_0];
ld.param.u64 %rd3, [_ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1__param_1];
ld.param.u64 %rd4, [_ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1__param_2];
ld.param.f32 %f2, [_ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1__param_3];
ld.param.f32 %f3, [_ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1__param_4];
ld.param.f32 %f4, [_ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.f32 %f5, 0f3F800000;
sub.f32 %f1, %f5, %f2;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB0_2:
mul.wide.s32 %rd5, %r10, 4;
add.s64 %rd6, %rd2, %rd5;
add.s64 %rd7, %rd1, %rd5;
ld.global.f32 %f6, [%rd7];
ld.global.f32 %f7, [%rd6];
mul.f32 %f8, %f1, %f7;
mul.f32 %f9, %f7, %f8;
fma.rn.f32 %f10, %f6, %f2, %f9;
st.global.f32 [%rd7], %f10;
ld.global.f32 %f11, [%rd6];
mul.f32 %f12, %f11, %f4;
sqrt.rn.f32 %f13, %f10;
add.f32 %f14, %f13, %f3;
div.rn.f32 %f15, %f12, %f14;
st.global.f32 [%rd6], %f15;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB0_2;

BB0_3:
ret;
}


.visible .entry _ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1_(
.param .u32 _ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1__param_0,
.param .u64 _ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1__param_1,
.param .u64 _ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1__param_2,
.param .f64 _ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1__param_3,
.param .f64 _ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1__param_4,
.param .f64 _ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1__param_5
)
{
.reg .pred %p<3>;
.reg .f32 %f<4>;
.reg .b32 %r<11>;
.reg .f64 %fd<17>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1__param_0];
ld.param.u64 %rd3, [_ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1__param_1];
ld.param.u64 %rd4, [_ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1__param_2];
ld.param.f64 %fd2, [_ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1__param_3];
ld.param.f64 %fd3, [_ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1__param_4];
ld.param.f64 %fd4, [_ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1__param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.f64 %fd5, 0d3FF0000000000000;
sub.f64 %fd1, %fd5, %fd2;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB1_2:
mul.wide.s32 %rd5, %r10, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd6, [%rd6];
cvt.rn.f32.f64	%f1, %fd6;
add.s64 %rd7, %rd1, %rd5;
ld.global.f64 %fd7, [%rd7];
cvt.f64.f32	%fd8, %f1;
mul.f64 %fd9, %fd1, %fd8;
mul.f64 %fd10, %fd8, %fd9;
fma.rn.f64 %fd11, %fd7, %fd2, %fd10;
st.global.f64 [%rd7], %fd11;
cvt.rn.f32.f64	%f2, %fd11;
ld.global.f64 %fd12, [%rd6];
mul.f64 %fd13, %fd12, %fd4;
sqrt.rn.f32 %f3, %f2;
cvt.f64.f32	%fd14, %f3;
add.f64 %fd15, %fd14, %fd3;
div.rn.f64 %fd16, %fd13, %fd15;
st.global.f64 [%rd6], %fd16;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB1_2;

BB1_3:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64



















































































































































































































































.visible .entry _ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1_(
.param .u32 _ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_0,
.param .u64 _ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_1,
.param .u32 _ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_2,
.param .u32 _ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_3,
.param .u32 _ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_4,
.param .u32 _ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_5,
.param .u32 _ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_6,
.param .u32 _ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_7,
.param .u32 _ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_8,
.param .u32 _ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_9,
.param .u32 _ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_10,
.param .u32 _ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_11,
.param .u32 _ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_12,
.param .u32 _ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_13,
.param .u64 _ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_14
)
{
.reg .pred %p<12>;
.reg .f32 %f<5>;
.reg .b32 %r<52>;
.reg .b64 %rd<18>;


ld.param.u32 %r11, [_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_0];
ld.param.u64 %rd7, [_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_1];
ld.param.u32 %r12, [_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_2];
ld.param.u32 %r13, [_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_3];
ld.param.u32 %r14, [_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_4];
ld.param.u32 %r15, [_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_5];
ld.param.u32 %r16, [_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_6];
ld.param.u32 %r17, [_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_7];
ld.param.u32 %r18, [_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_8];
ld.param.u32 %r19, [_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_9];
ld.param.u32 %r20, [_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_10];
ld.param.u32 %r21, [_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_11];
ld.param.u32 %r22, [_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_12];
ld.param.u32 %r23, [_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_13];
ld.param.u64 %rd8, [_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1__param_14];
mov.u32 %r24, %ctaid.x;
mov.u32 %r25, %ntid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r49, %r25, %r24, %r26;
setp.ge.s32	%p1, %r49, %r11;
@%p1 bra BB0_10;

cvta.to.global.u64 %rd9, %rd8;
cvta.to.global.u64 %rd13, %rd7;

BB0_2:
div.s32 %r28, %r49, %r23;
rem.s32 %r29, %r28, %r22;
div.s32 %r30, %r28, %r22;
mul.lo.s32 %r31, %r29, %r18;
sub.s32 %r3, %r31, %r16;
rem.s32 %r32, %r49, %r23;
mul.lo.s32 %r33, %r32, %r19;
sub.s32 %r4, %r33, %r17;
mul.lo.s32 %r34, %r15, %r14;
mul.lo.s32 %r35, %r34, %r22;
mad.lo.s32 %r36, %r35, %r30, %r29;
mad.lo.s32 %r37, %r36, %r23, %r32;
mul.wide.s32 %rd10, %r37, 4;
add.s64 %rd17, %rd9, %rd10;
mad.lo.s32 %r38, %r30, %r12, %r3;
mad.lo.s32 %r39, %r38, %r13, %r4;
cvt.s64.s32	%rd2, %r39;
mov.u32 %r50, 0;
setp.lt.s32	%p2, %r14, 1;
@%p2 bra BB0_9;

BB0_3:
setp.lt.s32	%p3, %r15, 1;
@%p3 bra BB0_8;

mov.u32 %r51, 0;

BB0_5:
mad.lo.s32 %r41, %r50, %r20, %r3;
setp.lt.s32	%p4, %r41, %r12;
mul.lo.s32 %r7, %r51, %r21;
add.s32 %r42, %r7, %r4;
or.b32 %r43, %r42, %r41;
setp.gt.s32	%p5, %r43, -1;
and.pred %p6, %p5, %p4;
setp.lt.s32	%p7, %r42, %r13;
and.pred %p8, %p6, %p7;
mov.f32 %f4, 0f00000000;
@!%p8 bra BB0_7;
bra.uni BB0_6;

BB0_6:
mul.lo.s32 %r44, %r50, %r20;
mad.lo.s32 %r45, %r44, %r13, %r7;
cvt.s64.s32	%rd11, %r45;
add.s64 %rd12, %rd11, %rd2;
shl.b64 %rd14, %rd12, 2;
add.s64 %rd15, %rd13, %rd14;
ld.global.f32 %f4, [%rd15];

BB0_7:
st.global.f32 [%rd17], %f4;
mul.lo.s32 %r46, %r23, %r22;
mul.wide.s32 %rd16, %r46, 4;
add.s64 %rd17, %rd17, %rd16;
add.s32 %r51, %r51, 1;
setp.lt.s32	%p9, %r51, %r15;
@%p9 bra BB0_5;

BB0_8:
add.s32 %r50, %r50, 1;
setp.lt.s32	%p10, %r50, %r14;
@%p10 bra BB0_3;

BB0_9:
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r49, %r47, %r25, %r49;
setp.lt.s32	%p11, %r49, %r11;
@%p11 bra BB0_2;

BB0_10:
ret;
}


.visible .entry _ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1_(
.param .u32 _ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_0,
.param .u64 _ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_1,
.param .u32 _ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_2,
.param .u32 _ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_3,
.param .u32 _ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_4,
.param .u32 _ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_5,
.param .u32 _ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_6,
.param .u32 _ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_7,
.param .u32 _ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_8,
.param .u32 _ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_9,
.param .u32 _ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_10,
.param .u32 _ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_11,
.param .u32 _ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_12,
.param .u32 _ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_13,
.param .u64 _ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_14
)
{
.reg .pred %p<12>;
.reg .b32 %r<52>;
.reg .f64 %fd<5>;
.reg .b64 %rd<18>;


ld.param.u32 %r11, [_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_0];
ld.param.u64 %rd7, [_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_1];
ld.param.u32 %r12, [_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_2];
ld.param.u32 %r13, [_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_3];
ld.param.u32 %r14, [_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_4];
ld.param.u32 %r15, [_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_5];
ld.param.u32 %r16, [_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_6];
ld.param.u32 %r17, [_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_7];
ld.param.u32 %r18, [_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_8];
ld.param.u32 %r19, [_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_9];
ld.param.u32 %r20, [_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_10];
ld.param.u32 %r21, [_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_11];
ld.param.u32 %r22, [_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_12];
ld.param.u32 %r23, [_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_13];
ld.param.u64 %rd8, [_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1__param_14];
mov.u32 %r24, %ctaid.x;
mov.u32 %r25, %ntid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r49, %r25, %r24, %r26;
setp.ge.s32	%p1, %r49, %r11;
@%p1 bra BB1_10;

cvta.to.global.u64 %rd9, %rd8;
cvta.to.global.u64 %rd13, %rd7;

BB1_2:
div.s32 %r28, %r49, %r23;
rem.s32 %r29, %r28, %r22;
div.s32 %r30, %r28, %r22;
mul.lo.s32 %r31, %r29, %r18;
sub.s32 %r3, %r31, %r16;
rem.s32 %r32, %r49, %r23;
mul.lo.s32 %r33, %r32, %r19;
sub.s32 %r4, %r33, %r17;
mul.lo.s32 %r34, %r15, %r14;
mul.lo.s32 %r35, %r34, %r22;
mad.lo.s32 %r36, %r35, %r30, %r29;
mad.lo.s32 %r37, %r36, %r23, %r32;
mul.wide.s32 %rd10, %r37, 8;
add.s64 %rd17, %rd9, %rd10;
mad.lo.s32 %r38, %r30, %r12, %r3;
mad.lo.s32 %r39, %r38, %r13, %r4;
cvt.s64.s32	%rd2, %r39;
mov.u32 %r50, 0;
setp.lt.s32	%p2, %r14, 1;
@%p2 bra BB1_9;

BB1_3:
setp.lt.s32	%p3, %r15, 1;
@%p3 bra BB1_8;

mov.u32 %r51, 0;

BB1_5:
mad.lo.s32 %r41, %r50, %r20, %r3;
setp.lt.s32	%p4, %r41, %r12;
mul.lo.s32 %r7, %r51, %r21;
add.s32 %r42, %r7, %r4;
or.b32 %r43, %r42, %r41;
setp.gt.s32	%p5, %r43, -1;
and.pred %p6, %p5, %p4;
setp.lt.s32	%p7, %r42, %r13;
and.pred %p8, %p6, %p7;
mov.f64 %fd4, 0d0000000000000000;
@!%p8 bra BB1_7;
bra.uni BB1_6;

BB1_6:
mul.lo.s32 %r44, %r50, %r20;
mad.lo.s32 %r45, %r44, %r13, %r7;
cvt.s64.s32	%rd11, %r45;
add.s64 %rd12, %rd11, %rd2;
shl.b64 %rd14, %rd12, 3;
add.s64 %rd15, %rd13, %rd14;
ld.global.f64 %fd4, [%rd15];

BB1_7:
st.global.f64 [%rd17], %fd4;
mul.lo.s32 %r46, %r23, %r22;
mul.wide.s32 %rd16, %r46, 8;
add.s64 %rd17, %rd17, %rd16;
add.s32 %r51, %r51, 1;
setp.lt.s32	%p9, %r51, %r15;
@%p9 bra BB1_5;

BB1_8:
add.s32 %r50, %r50, 1;
setp.lt.s32	%p10, %r50, %r14;
@%p10 bra BB1_3;

BB1_9:
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r49, %r47, %r25, %r49;
setp.lt.s32	%p11, %r49, %r11;
@%p11 bra BB1_2;

BB1_10:
ret;
}


.visible .entry _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.reg .pred %p<9>;
.reg .f32 %f<5>;
.reg .b32 %r<37>;
.reg .b64 %rd<35>;

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation[4];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape[4];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad[4];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride[4];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape[8];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape[8];

ld.param.u32 %r15, [_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd5, [_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd6, [_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd7, [_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd8, [_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd9, [_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd10, [_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd11, [_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd12, [_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
@%p1 bra BB2_2;

cvta.to.global.u64 %rd13, %rd11;
ld.global.u32 %r16, [%rd13];
st.shared.u32 [_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation], %r16;
cvta.to.global.u64 %rd14, %rd8;
ld.global.u32 %r17, [%rd14];
st.shared.u32 [_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape], %r17;
cvta.to.global.u64 %rd15, %rd9;
ld.global.u32 %r18, [%rd15];
st.shared.u32 [_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad], %r18;
cvta.to.global.u64 %rd16, %rd10;
ld.global.u32 %r19, [%rd16];
st.shared.u32 [_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride], %r19;

BB2_2:
setp.gt.u32	%p2, %r1, 1;
@%p2 bra BB2_4;

cvta.to.global.u64 %rd17, %rd6;
cvta.to.global.u64 %rd18, %rd7;
mul.wide.u32 %rd19, %r1, 4;
add.s64 %rd20, %rd18, %rd19;
ld.global.u32 %r20, [%rd20];
mov.u64 %rd21, _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape;
add.s64 %rd22, %rd21, %rd19;
st.shared.u32 [%rd22], %r20;
add.s64 %rd23, %rd17, %rd19;
ld.global.u32 %r21, [%rd23];
mov.u64 %rd24, _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape;
add.s64 %rd25, %rd24, %rd19;
st.shared.u32 [%rd25], %r21;

BB2_4:
bar.sync 0;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mad.lo.s32 %r35, %r22, %r23, %r1;
setp.ge.s32	%p3, %r35, %r15;
@%p3 bra BB2_12;

ld.shared.u32 %r3, [_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation];
ld.shared.u32 %r4, [_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+4];
ld.shared.u32 %r5, [_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape];
ld.shared.u32 %r6, [_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride];
ld.shared.u32 %r7, [_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad];
ld.shared.u32 %r8, [_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+4];
cvta.to.global.u64 %rd26, %rd12;
cvta.to.global.u64 %rd30, %rd5;

BB2_6:
div.s32 %r25, %r35, %r4;
mul.lo.s32 %r26, %r5, %r25;
rem.s32 %r27, %r35, %r4;
mad.lo.s32 %r28, %r4, %r26, %r27;
mul.lo.s32 %r29, %r6, %r27;
sub.s32 %r10, %r29, %r7;
mad.lo.s32 %r30, %r8, %r25, %r10;
mul.wide.s32 %rd27, %r28, 4;
add.s64 %rd34, %rd26, %rd27;
cvt.s64.s32	%rd2, %r30;
mov.u32 %r36, 0;
bra.uni BB2_7;

BB2_10:
mul.wide.s32 %rd33, %r4, 4;
add.s64 %rd34, %rd34, %rd33;
add.s32 %r36, %r36, 1;

BB2_7:
mul.lo.s32 %r12, %r3, %r36;
add.s32 %r31, %r12, %r10;
setp.gt.s32	%p4, %r31, -1;
setp.lt.s32	%p5, %r31, %r8;
and.pred %p6, %p4, %p5;
mov.f32 %f4, 0f00000000;
@!%p6 bra BB2_9;
bra.uni BB2_8;

BB2_8:
cvt.s64.s32	%rd28, %r12;
add.s64 %rd29, %rd28, %rd2;
shl.b64 %rd31, %rd29, 2;
add.s64 %rd32, %rd30, %rd31;
ld.global.f32 %f4, [%rd32];

BB2_9:
st.global.f32 [%rd34], %f4;
add.s32 %r32, %r5, -1;
setp.eq.s32	%p7, %r36, %r32;
@%p7 bra BB2_11;
bra.uni BB2_10;

BB2_11:
mov.u32 %r34, %nctaid.x;
mad.lo.s32 %r35, %r34, %r22, %r35;
setp.lt.s32	%p8, %r35, %r15;
@%p8 bra BB2_6;

BB2_12:
ret;
}


.visible .entry _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot3[8];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .f32 %f<6>;
.reg .b32 %r<60>;
.reg .b64 %rd<66>;

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation[8];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape[8];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad[8];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride[8];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape[12];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape[12];

mov.u64 %rd65, __local_depot3;
cvta.local.u64 %SP, %rd65;
ld.param.u32 %r24, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd6, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd7, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd8, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd9, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd10, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd11, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd12, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd13, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 1;
@%p1 bra BB3_2;

cvta.to.global.u64 %rd14, %rd12;
mul.wide.u32 %rd15, %r1, 4;
add.s64 %rd16, %rd14, %rd15;
ld.global.u32 %r25, [%rd16];
mov.u64 %rd17, _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation;
add.s64 %rd18, %rd17, %rd15;
st.shared.u32 [%rd18], %r25;
cvta.to.global.u64 %rd19, %rd9;
add.s64 %rd20, %rd19, %rd15;
ld.global.u32 %r26, [%rd20];
mov.u64 %rd21, _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape;
add.s64 %rd22, %rd21, %rd15;
st.shared.u32 [%rd22], %r26;
cvta.to.global.u64 %rd23, %rd10;
add.s64 %rd24, %rd23, %rd15;
ld.global.u32 %r27, [%rd24];
mov.u64 %rd25, _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad;
add.s64 %rd26, %rd25, %rd15;
st.shared.u32 [%rd26], %r27;
cvta.to.global.u64 %rd27, %rd11;
add.s64 %rd28, %rd27, %rd15;
ld.global.u32 %r28, [%rd28];
mov.u64 %rd29, _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride;
add.s64 %rd30, %rd29, %rd15;
st.shared.u32 [%rd30], %r28;

BB3_2:
setp.gt.u32	%p2, %r1, 2;
@%p2 bra BB3_4;

cvta.to.global.u64 %rd31, %rd7;
cvta.to.global.u64 %rd32, %rd8;
mul.wide.u32 %rd33, %r1, 4;
add.s64 %rd34, %rd32, %rd33;
ld.global.u32 %r29, [%rd34];
mov.u64 %rd35, _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape;
add.s64 %rd36, %rd35, %rd33;
st.shared.u32 [%rd36], %r29;
add.s64 %rd37, %rd31, %rd33;
ld.global.u32 %r30, [%rd37];
mov.u64 %rd38, _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape;
add.s64 %rd39, %rd38, %rd33;
st.shared.u32 [%rd39], %r30;

BB3_4:
bar.sync 0;
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mad.lo.s32 %r58, %r31, %r32, %r1;
setp.ge.s32	%p3, %r58, %r24;
@%p3 bra BB3_14;

ld.shared.u32 %r3, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation];
ld.shared.u32 %r4, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride];
ld.shared.u32 %r5, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad];
ld.shared.u32 %r6, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+4];
ld.shared.u32 %r7, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+4];
ld.shared.u32 %r8, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+4];
ld.shared.u32 %r9, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+8];
ld.shared.u32 %r33, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape];
ld.shared.u32 %r34, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r10, %r33, %r34;
ld.shared.u32 %r11, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+4];
ld.shared.u32 %r12, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+8];
ld.shared.u32 %r13, [_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+4];
add.s32 %r14, %r34, -1;
add.s32 %r15, %r33, -1;
cvta.to.global.u64 %rd44, %rd13;
cvta.to.global.u64 %rd50, %rd6;

BB3_6:
div.s32 %r36, %r58, %r12;
rem.s32 %r37, %r36, %r11;
div.s32 %r38, %r36, %r11;
mul.lo.s32 %r39, %r10, %r38;
mad.lo.s32 %r40, %r11, %r39, %r37;
mul.lo.s32 %r41, %r4, %r37;
sub.s32 %r17, %r41, %r5;
mad.lo.s32 %r42, %r6, %r38, %r17;
add.u64 %rd40, %SP, 4;
cvta.to.local.u64 %rd41, %rd40;
mov.u32 %r59, 0;
st.local.u32 [%rd41], %r59;
rem.s32 %r43, %r58, %r12;
mad.lo.s32 %r44, %r12, %r40, %r43;
mul.lo.s32 %r45, %r7, %r43;
sub.s32 %r18, %r45, %r8;
mad.lo.s32 %r46, %r9, %r42, %r18;
add.u64 %rd42, %SP, 0;
cvta.to.local.u64 %rd43, %rd42;
st.local.u32 [%rd43], %r59;
mul.wide.s32 %rd45, %r44, 4;
add.s64 %rd63, %rd44, %rd45;
cvt.s64.s32	%rd2, %r46;
bra.uni BB3_7;

BB3_12:
mov.u64 %rd4, %rd64;
mul.lo.s32 %r52, %r12, %r11;
mul.wide.s32 %rd57, %r52, 4;
add.s64 %rd63, %rd63, %rd57;
cvta.to.local.u64 %rd58, %rd4;
ld.local.u32 %r53, [%rd58];
add.s32 %r54, %r53, 1;
st.local.u32 [%rd58], %r54;
ld.local.u32 %r59, [%rd41];

BB3_7:
mul.lo.s32 %r20, %r3, %r59;
add.s32 %r47, %r20, %r17;
setp.gt.s32	%p4, %r47, -1;
setp.lt.s32	%p5, %r47, %r6;
and.pred %p6, %p4, %p5;
ld.local.u32 %r21, [%rd43];
mov.f32 %f5, 0f00000000;
@!%p6 bra BB3_10;
bra.uni BB3_8;

BB3_8:
mad.lo.s32 %r48, %r13, %r21, %r18;
setp.gt.s32	%p7, %r48, -1;
setp.lt.s32	%p8, %r48, %r9;
and.pred %p9, %p7, %p8;
@!%p9 bra BB3_10;
bra.uni BB3_9;

BB3_9:
mul.lo.s32 %r49, %r9, %r20;
mad.lo.s32 %r50, %r13, %r21, %r49;
cvt.s64.s32	%rd48, %r50;
add.s64 %rd49, %rd48, %rd2;
shl.b64 %rd51, %rd49, 2;
add.s64 %rd52, %rd50, %rd51;
ld.global.f32 %f5, [%rd52];

BB3_10:
st.global.f32 [%rd63], %f5;
setp.ne.s32	%p10, %r21, %r14;
mov.u64 %rd64, %rd42;
@%p10 bra BB3_12;

add.u64 %rd55, %SP, 0;
cvta.to.local.u64 %rd56, %rd55;
mov.u32 %r51, 0;
st.local.u32 [%rd56], %r51;
setp.eq.s32	%p11, %r59, %r15;
mov.u64 %rd64, %rd40;
@%p11 bra BB3_13;
bra.uni BB3_12;

BB3_13:
mov.u32 %r56, %nctaid.x;
add.u64 %rd61, %SP, 4;
cvta.to.local.u64 %rd62, %rd61;
st.local.u32 [%rd62], %r51;
mad.lo.s32 %r58, %r56, %r31, %r58;
setp.lt.s32	%p12, %r58, %r24;
@%p12 bra BB3_6;

BB3_14:
ret;
}


.visible .entry _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot4[12];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .f32 %f<5>;
.reg .b32 %r<84>;
.reg .b64 %rd<74>;

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation[12];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape[12];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad[12];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride[12];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape[16];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape[16];

mov.u64 %rd73, __local_depot4;
cvta.local.u64 %SP, %rd73;
ld.param.u32 %r35, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd7, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd8, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd9, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd10, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd11, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd12, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd13, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd14, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 2;
@%p1 bra BB4_2;

cvta.to.global.u64 %rd15, %rd13;
mul.wide.u32 %rd16, %r1, 4;
add.s64 %rd17, %rd15, %rd16;
ld.global.u32 %r36, [%rd17];
mov.u64 %rd18, _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation;
add.s64 %rd19, %rd18, %rd16;
st.shared.u32 [%rd19], %r36;
cvta.to.global.u64 %rd20, %rd10;
add.s64 %rd21, %rd20, %rd16;
ld.global.u32 %r37, [%rd21];
mov.u64 %rd22, _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape;
add.s64 %rd23, %rd22, %rd16;
st.shared.u32 [%rd23], %r37;
cvta.to.global.u64 %rd24, %rd11;
add.s64 %rd25, %rd24, %rd16;
ld.global.u32 %r38, [%rd25];
mov.u64 %rd26, _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad;
add.s64 %rd27, %rd26, %rd16;
st.shared.u32 [%rd27], %r38;
cvta.to.global.u64 %rd28, %rd12;
add.s64 %rd29, %rd28, %rd16;
ld.global.u32 %r39, [%rd29];
mov.u64 %rd30, _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride;
add.s64 %rd31, %rd30, %rd16;
st.shared.u32 [%rd31], %r39;

BB4_2:
setp.gt.u32	%p2, %r1, 3;
@%p2 bra BB4_4;

cvta.to.global.u64 %rd32, %rd8;
cvta.to.global.u64 %rd33, %rd9;
mul.wide.u32 %rd34, %r1, 4;
add.s64 %rd35, %rd33, %rd34;
ld.global.u32 %r40, [%rd35];
mov.u64 %rd36, _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape;
add.s64 %rd37, %rd36, %rd34;
st.shared.u32 [%rd37], %r40;
add.s64 %rd38, %rd32, %rd34;
ld.global.u32 %r41, [%rd38];
mov.u64 %rd39, _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape;
add.s64 %rd40, %rd39, %rd34;
st.shared.u32 [%rd40], %r41;

BB4_4:
bar.sync 0;
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mad.lo.s32 %r81, %r42, %r43, %r1;
setp.ge.s32	%p3, %r81, %r35;
@%p3 bra BB4_17;

ld.shared.u32 %r3, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation];
ld.shared.u32 %r4, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride];
ld.shared.u32 %r5, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad];
ld.shared.u32 %r6, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+4];
ld.shared.u32 %r7, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+4];
ld.shared.u32 %r8, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+4];
ld.shared.u32 %r9, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+8];
ld.shared.u32 %r10, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+8];
ld.shared.u32 %r11, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+8];
ld.shared.u32 %r12, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+12];
ld.shared.u32 %r44, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+4];
ld.shared.u32 %r45, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r46, %r44, %r45;
ld.shared.u32 %r47, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape];
mul.lo.s32 %r13, %r47, %r46;
ld.shared.u32 %r14, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+4];
ld.shared.u32 %r15, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+8];
ld.shared.u32 %r16, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+12];
ld.shared.u32 %r17, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+4];
ld.shared.u32 %r18, [_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+8];
add.s32 %r19, %r45, -1;
add.s32 %r20, %r44, -1;
add.s32 %r21, %r47, -1;
cvta.to.global.u64 %rd47, %rd14;
cvta.to.global.u64 %rd57, %rd7;

BB4_6:
div.s32 %r49, %r81, %r16;
rem.s32 %r50, %r49, %r15;
div.s32 %r51, %r49, %r15;
rem.s32 %r52, %r51, %r14;
div.s32 %r53, %r51, %r14;
mul.lo.s32 %r54, %r13, %r53;
mad.lo.s32 %r55, %r14, %r54, %r52;
mul.lo.s32 %r56, %r4, %r52;
sub.s32 %r23, %r56, %r5;
mad.lo.s32 %r57, %r6, %r53, %r23;
add.u64 %rd41, %SP, 8;
cvta.to.local.u64 %rd42, %rd41;
mov.u32 %r82, 0;
st.local.u32 [%rd42], %r82;
mad.lo.s32 %r58, %r15, %r55, %r50;
mul.lo.s32 %r59, %r7, %r50;
sub.s32 %r24, %r59, %r8;
mad.lo.s32 %r60, %r9, %r57, %r24;
add.u64 %rd43, %SP, 4;
cvta.to.local.u64 %rd44, %rd43;
st.local.u32 [%rd44], %r82;
rem.s32 %r61, %r81, %r16;
mad.lo.s32 %r62, %r16, %r58, %r61;
mul.lo.s32 %r63, %r10, %r61;
sub.s32 %r25, %r63, %r11;
mad.lo.s32 %r64, %r12, %r60, %r25;
add.u64 %rd45, %SP, 0;
cvta.to.local.u64 %rd46, %rd45;
st.local.u32 [%rd46], %r82;
mul.wide.s32 %rd48, %r62, 4;
add.s64 %rd71, %rd47, %rd48;
cvt.s64.s32	%rd2, %r64;
bra.uni BB4_7;

BB4_15:
mov.u64 %rd5, %rd72;
mul.lo.s32 %r74, %r15, %r14;
mul.lo.s32 %r75, %r16, %r74;
mul.wide.s32 %rd65, %r75, 4;
add.s64 %rd71, %rd71, %rd65;
cvta.to.local.u64 %rd66, %rd5;
ld.local.u32 %r76, [%rd66];
add.s32 %r77, %r76, 1;
st.local.u32 [%rd66], %r77;
ld.local.u32 %r82, [%rd42];

BB4_7:
mul.lo.s32 %r27, %r3, %r82;
add.s32 %r65, %r27, %r23;
setp.gt.s32	%p4, %r65, -1;
setp.lt.s32	%p5, %r65, %r6;
and.pred %p6, %p4, %p5;
@!%p6 bra BB4_10;
bra.uni BB4_8;

BB4_8:
add.u64 %rd49, %SP, 4;
cvta.to.local.u64 %rd50, %rd49;
ld.local.u32 %r66, [%rd50];
mul.lo.s32 %r28, %r17, %r66;
add.s32 %r67, %r28, %r24;
setp.gt.s32	%p7, %r67, -1;
setp.lt.s32	%p8, %r67, %r9;
and.pred %p9, %p7, %p8;
@!%p9 bra BB4_10;
bra.uni BB4_9;

BB4_9:
add.u64 %rd51, %SP, 0;
cvta.to.local.u64 %rd52, %rd51;
ld.local.u32 %r83, [%rd52];
mul.lo.s32 %r30, %r18, %r83;
add.s32 %r68, %r30, %r25;
setp.gt.s32	%p10, %r68, -1;
setp.lt.s32	%p11, %r68, %r12;
and.pred %p12, %p10, %p11;
@%p12 bra BB4_11;
bra.uni BB4_10;

BB4_11:
mad.lo.s32 %r69, %r9, %r27, %r28;
mad.lo.s32 %r70, %r12, %r69, %r30;
cvt.s64.s32	%rd55, %r70;
add.s64 %rd56, %rd55, %rd2;
shl.b64 %rd58, %rd56, 2;
add.s64 %rd59, %rd57, %rd58;
ld.global.f32 %f4, [%rd59];
bra.uni BB4_12;

BB4_10:
ld.local.u32 %r83, [%rd46];
mov.f32 %f4, 0f00000000;

BB4_12:
st.global.f32 [%rd71], %f4;
setp.ne.s32	%p13, %r83, %r19;
mov.u64 %rd72, %rd45;
@%p13 bra BB4_15;

add.u64 %rd62, %SP, 0;
cvta.to.local.u64 %rd63, %rd62;
mov.u32 %r71, 0;
st.local.u32 [%rd63], %r71;
ld.local.u32 %r72, [%rd44];
setp.ne.s32	%p14, %r72, %r20;
mov.u64 %rd72, %rd43;
@%p14 bra BB4_15;

st.local.u32 [%rd44], %r71;
setp.eq.s32	%p15, %r82, %r21;
mov.u64 %rd72, %rd41;
@%p15 bra BB4_16;
bra.uni BB4_15;

BB4_16:
mov.u32 %r79, %nctaid.x;
add.u64 %rd69, %SP, 8;
cvta.to.local.u64 %rd70, %rd69;
st.local.u32 [%rd70], %r71;
mad.lo.s32 %r81, %r79, %r42, %r81;
setp.lt.s32	%p16, %r81, %r35;
@%p16 bra BB4_6;

BB4_17:
ret;
}


.visible .entry _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot5[16];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .f32 %f<5>;
.reg .b32 %r<105>;
.reg .b64 %rd<82>;

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation[16];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape[16];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad[16];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride[16];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape[20];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape[20];

mov.u64 %rd81, __local_depot5;
cvta.local.u64 %SP, %rd81;
ld.param.u32 %r43, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd8, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd9, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd10, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd11, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd12, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd13, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd14, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd15, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 3;
@%p1 bra BB5_2;

cvta.to.global.u64 %rd16, %rd14;
mul.wide.u32 %rd17, %r1, 4;
add.s64 %rd18, %rd16, %rd17;
ld.global.u32 %r44, [%rd18];
mov.u64 %rd19, _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation;
add.s64 %rd20, %rd19, %rd17;
st.shared.u32 [%rd20], %r44;
cvta.to.global.u64 %rd21, %rd11;
add.s64 %rd22, %rd21, %rd17;
ld.global.u32 %r45, [%rd22];
mov.u64 %rd23, _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape;
add.s64 %rd24, %rd23, %rd17;
st.shared.u32 [%rd24], %r45;
cvta.to.global.u64 %rd25, %rd12;
add.s64 %rd26, %rd25, %rd17;
ld.global.u32 %r46, [%rd26];
mov.u64 %rd27, _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad;
add.s64 %rd28, %rd27, %rd17;
st.shared.u32 [%rd28], %r46;
cvta.to.global.u64 %rd29, %rd13;
add.s64 %rd30, %rd29, %rd17;
ld.global.u32 %r47, [%rd30];
mov.u64 %rd31, _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride;
add.s64 %rd32, %rd31, %rd17;
st.shared.u32 [%rd32], %r47;

BB5_2:
setp.gt.u32	%p2, %r1, 4;
@%p2 bra BB5_4;

cvta.to.global.u64 %rd33, %rd9;
cvta.to.global.u64 %rd34, %rd10;
mul.wide.u32 %rd35, %r1, 4;
add.s64 %rd36, %rd34, %rd35;
ld.global.u32 %r48, [%rd36];
mov.u64 %rd37, _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape;
add.s64 %rd38, %rd37, %rd35;
st.shared.u32 [%rd38], %r48;
add.s64 %rd39, %rd33, %rd35;
ld.global.u32 %r49, [%rd39];
mov.u64 %rd40, _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape;
add.s64 %rd41, %rd40, %rd35;
st.shared.u32 [%rd41], %r49;

BB5_4:
bar.sync 0;
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mad.lo.s32 %r102, %r50, %r51, %r1;
setp.ge.s32	%p3, %r102, %r43;
@%p3 bra BB5_19;

ld.shared.u32 %r3, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation];
ld.shared.u32 %r4, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride];
ld.shared.u32 %r5, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad];
ld.shared.u32 %r6, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+4];
ld.shared.u32 %r7, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+4];
ld.shared.u32 %r8, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+4];
ld.shared.u32 %r9, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+8];
ld.shared.u32 %r10, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+8];
ld.shared.u32 %r11, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+8];
ld.shared.u32 %r12, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+12];
ld.shared.u32 %r13, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+12];
ld.shared.u32 %r14, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+12];
ld.shared.u32 %r15, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+16];
ld.shared.u32 %r52, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+8];
ld.shared.u32 %r53, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r54, %r52, %r53;
ld.shared.u32 %r55, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r56, %r55, %r54;
ld.shared.u32 %r57, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape];
mul.lo.s32 %r16, %r57, %r56;
ld.shared.u32 %r17, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+4];
ld.shared.u32 %r18, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+8];
ld.shared.u32 %r19, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+12];
ld.shared.u32 %r20, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+16];
ld.shared.u32 %r21, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+4];
ld.shared.u32 %r22, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+8];
ld.shared.u32 %r23, [_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+12];
add.s32 %r24, %r53, -1;
add.s32 %r25, %r52, -1;
add.s32 %r26, %r55, -1;
add.s32 %r27, %r57, -1;
cvta.to.global.u64 %rd50, %rd15;
cvta.to.global.u64 %rd62, %rd8;

BB5_6:
div.s32 %r59, %r102, %r20;
rem.s32 %r60, %r59, %r19;
div.s32 %r61, %r59, %r19;
rem.s32 %r62, %r61, %r18;
div.s32 %r63, %r61, %r18;
rem.s32 %r64, %r63, %r17;
div.s32 %r65, %r63, %r17;
mul.lo.s32 %r66, %r16, %r65;
mad.lo.s32 %r67, %r17, %r66, %r64;
mul.lo.s32 %r68, %r4, %r64;
sub.s32 %r29, %r68, %r5;
mad.lo.s32 %r69, %r6, %r65, %r29;
add.u64 %rd42, %SP, 12;
cvta.to.local.u64 %rd43, %rd42;
mov.u32 %r103, 0;
st.local.u32 [%rd43], %r103;
mad.lo.s32 %r70, %r18, %r67, %r62;
mul.lo.s32 %r71, %r7, %r62;
sub.s32 %r30, %r71, %r8;
mad.lo.s32 %r72, %r9, %r69, %r30;
add.u64 %rd44, %SP, 8;
cvta.to.local.u64 %rd45, %rd44;
st.local.u32 [%rd45], %r103;
mad.lo.s32 %r73, %r19, %r70, %r60;
mul.lo.s32 %r74, %r10, %r60;
sub.s32 %r31, %r74, %r11;
mad.lo.s32 %r75, %r12, %r72, %r31;
add.u64 %rd46, %SP, 4;
cvta.to.local.u64 %rd47, %rd46;
st.local.u32 [%rd47], %r103;
rem.s32 %r76, %r102, %r20;
mad.lo.s32 %r77, %r20, %r73, %r76;
mul.lo.s32 %r78, %r13, %r76;
sub.s32 %r32, %r78, %r14;
mad.lo.s32 %r79, %r15, %r75, %r32;
add.u64 %rd48, %SP, 0;
cvta.to.local.u64 %rd49, %rd48;
st.local.u32 [%rd49], %r103;
mul.wide.s32 %rd51, %r77, 4;
add.s64 %rd79, %rd50, %rd51;
cvt.s64.s32	%rd2, %r79;
bra.uni BB5_7;

BB5_17:
mov.u64 %rd6, %rd80;
mul.lo.s32 %r94, %r18, %r17;
mul.lo.s32 %r95, %r19, %r94;
mul.lo.s32 %r96, %r20, %r95;
mul.wide.s32 %rd71, %r96, 4;
add.s64 %rd79, %rd79, %rd71;
cvta.to.local.u64 %rd72, %rd6;
ld.local.u32 %r97, [%rd72];
add.s32 %r98, %r97, 1;
st.local.u32 [%rd72], %r98;
ld.local.u32 %r103, [%rd43];

BB5_7:
mul.lo.s32 %r34, %r3, %r103;
add.s32 %r80, %r34, %r29;
setp.gt.s32	%p4, %r80, -1;
setp.lt.s32	%p5, %r80, %r6;
and.pred %p6, %p4, %p5;
@!%p6 bra BB5_11;
bra.uni BB5_8;

BB5_8:
add.u64 %rd52, %SP, 8;
cvta.to.local.u64 %rd53, %rd52;
ld.local.u32 %r81, [%rd53];
mul.lo.s32 %r35, %r21, %r81;
add.s32 %r82, %r35, %r30;
setp.gt.s32	%p7, %r82, -1;
setp.lt.s32	%p8, %r82, %r9;
and.pred %p9, %p7, %p8;
@!%p9 bra BB5_11;
bra.uni BB5_9;

BB5_9:
add.u64 %rd54, %SP, 4;
cvta.to.local.u64 %rd55, %rd54;
ld.local.u32 %r83, [%rd55];
mul.lo.s32 %r36, %r22, %r83;
add.s32 %r84, %r36, %r31;
setp.gt.s32	%p10, %r84, -1;
setp.lt.s32	%p11, %r84, %r12;
and.pred %p12, %p10, %p11;
@!%p12 bra BB5_11;
bra.uni BB5_10;

BB5_10:
add.u64 %rd56, %SP, 0;
cvta.to.local.u64 %rd57, %rd56;
ld.local.u32 %r104, [%rd57];
mul.lo.s32 %r38, %r23, %r104;
add.s32 %r85, %r38, %r32;
setp.gt.s32	%p13, %r85, -1;
setp.lt.s32	%p14, %r85, %r15;
and.pred %p15, %p13, %p14;
@%p15 bra BB5_12;
bra.uni BB5_11;

BB5_12:
mad.lo.s32 %r86, %r9, %r34, %r35;
mad.lo.s32 %r87, %r12, %r86, %r36;
mad.lo.s32 %r88, %r15, %r87, %r38;
cvt.s64.s32	%rd60, %r88;
add.s64 %rd61, %rd60, %rd2;
shl.b64 %rd63, %rd61, 2;
add.s64 %rd64, %rd62, %rd63;
ld.global.f32 %f4, [%rd64];
bra.uni BB5_13;

BB5_11:
ld.local.u32 %r104, [%rd49];
mov.f32 %f4, 0f00000000;

BB5_13:
add.u64 %rd77, %SP, 0;
st.global.f32 [%rd79], %f4;
setp.ne.s32	%p16, %r104, %r24;
mov.u64 %rd80, %rd77;
@%p16 bra BB5_17;

add.u64 %rd78, %SP, 4;
add.u64 %rd67, %SP, 0;
cvta.to.local.u64 %rd68, %rd67;
mov.u32 %r89, 0;
st.local.u32 [%rd68], %r89;
ld.local.u32 %r90, [%rd47];
setp.ne.s32	%p17, %r90, %r25;
mov.u64 %rd80, %rd78;
@%p17 bra BB5_17;

st.local.u32 [%rd47], %r89;
ld.local.u32 %r92, [%rd45];
setp.ne.s32	%p18, %r92, %r26;
mov.u64 %rd80, %rd44;
@%p18 bra BB5_17;

st.local.u32 [%rd45], %r89;
setp.eq.s32	%p19, %r103, %r27;
mov.u64 %rd80, %rd42;
@%p19 bra BB5_18;
bra.uni BB5_17;

BB5_18:
mov.u32 %r100, %nctaid.x;
add.u64 %rd75, %SP, 12;
cvta.to.local.u64 %rd76, %rd75;
st.local.u32 [%rd76], %r89;
mad.lo.s32 %r102, %r100, %r50, %r102;
setp.lt.s32	%p20, %r102, %r43;
@%p20 bra BB5_6;

BB5_19:
ret;
}


.visible .entry _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot6[20];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<25>;
.reg .f32 %f<5>;
.reg .b32 %r<132>;
.reg .b64 %rd<95>;

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation[20];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape[20];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad[20];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride[20];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape[24];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape[24];

mov.u64 %rd94, __local_depot6;
cvta.local.u64 %SP, %rd94;
ld.param.u32 %r51, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd9, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd10, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd11, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd12, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd13, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd14, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd15, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd16, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 4;
@%p1 bra BB6_2;

cvta.to.global.u64 %rd17, %rd15;
mul.wide.u32 %rd18, %r1, 4;
add.s64 %rd19, %rd17, %rd18;
ld.global.u32 %r52, [%rd19];
mov.u64 %rd20, _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation;
add.s64 %rd21, %rd20, %rd18;
st.shared.u32 [%rd21], %r52;
cvta.to.global.u64 %rd22, %rd12;
add.s64 %rd23, %rd22, %rd18;
ld.global.u32 %r53, [%rd23];
mov.u64 %rd24, _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape;
add.s64 %rd25, %rd24, %rd18;
st.shared.u32 [%rd25], %r53;
cvta.to.global.u64 %rd26, %rd13;
add.s64 %rd27, %rd26, %rd18;
ld.global.u32 %r54, [%rd27];
mov.u64 %rd28, _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad;
add.s64 %rd29, %rd28, %rd18;
st.shared.u32 [%rd29], %r54;
cvta.to.global.u64 %rd30, %rd14;
add.s64 %rd31, %rd30, %rd18;
ld.global.u32 %r55, [%rd31];
mov.u64 %rd32, _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride;
add.s64 %rd33, %rd32, %rd18;
st.shared.u32 [%rd33], %r55;

BB6_2:
setp.gt.u32	%p2, %r1, 5;
@%p2 bra BB6_4;

cvta.to.global.u64 %rd34, %rd10;
cvta.to.global.u64 %rd35, %rd11;
mul.wide.u32 %rd36, %r1, 4;
add.s64 %rd37, %rd35, %rd36;
ld.global.u32 %r56, [%rd37];
mov.u64 %rd38, _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape;
add.s64 %rd39, %rd38, %rd36;
st.shared.u32 [%rd39], %r56;
add.s64 %rd40, %rd34, %rd36;
ld.global.u32 %r57, [%rd40];
mov.u64 %rd41, _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape;
add.s64 %rd42, %rd41, %rd36;
st.shared.u32 [%rd42], %r57;

BB6_4:
bar.sync 0;
mov.u32 %r58, %ntid.x;
mov.u32 %r59, %ctaid.x;
mad.lo.s32 %r129, %r58, %r59, %r1;
setp.ge.s32	%p3, %r129, %r51;
@%p3 bra BB6_21;

ld.shared.u32 %r3, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation];
ld.shared.u32 %r4, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride];
ld.shared.u32 %r5, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad];
ld.shared.u32 %r6, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+4];
ld.shared.u32 %r7, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+4];
ld.shared.u32 %r8, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+4];
ld.shared.u32 %r9, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+8];
ld.shared.u32 %r10, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+8];
ld.shared.u32 %r11, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+8];
ld.shared.u32 %r12, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+12];
ld.shared.u32 %r13, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+12];
ld.shared.u32 %r14, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+12];
ld.shared.u32 %r15, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+16];
ld.shared.u32 %r16, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+16];
ld.shared.u32 %r17, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+16];
ld.shared.u32 %r18, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+20];
ld.shared.u32 %r60, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+12];
ld.shared.u32 %r61, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+16];
mul.lo.s32 %r62, %r60, %r61;
ld.shared.u32 %r63, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r64, %r63, %r62;
ld.shared.u32 %r65, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r66, %r65, %r64;
ld.shared.u32 %r67, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape];
mul.lo.s32 %r19, %r67, %r66;
ld.shared.u32 %r20, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+4];
ld.shared.u32 %r21, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+8];
ld.shared.u32 %r22, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+12];
ld.shared.u32 %r23, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+16];
ld.shared.u32 %r24, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+20];
ld.shared.u32 %r25, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+4];
ld.shared.u32 %r26, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+8];
ld.shared.u32 %r27, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+12];
ld.shared.u32 %r28, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+16];
add.s32 %r29, %r61, -1;
add.s32 %r30, %r60, -1;
add.s32 %r31, %r63, -1;
add.s32 %r32, %r65, -1;
add.s32 %r33, %r67, -1;
cvta.to.global.u64 %rd53, %rd16;
cvta.to.global.u64 %rd67, %rd9;

BB6_6:
div.s32 %r69, %r129, %r24;
rem.s32 %r70, %r69, %r23;
div.s32 %r71, %r69, %r23;
rem.s32 %r72, %r71, %r22;
div.s32 %r73, %r71, %r22;
rem.s32 %r74, %r73, %r21;
div.s32 %r75, %r73, %r21;
rem.s32 %r76, %r75, %r20;
div.s32 %r77, %r75, %r20;
mul.lo.s32 %r78, %r19, %r77;
mad.lo.s32 %r79, %r20, %r78, %r76;
mul.lo.s32 %r80, %r4, %r76;
sub.s32 %r35, %r80, %r5;
mad.lo.s32 %r81, %r6, %r77, %r35;
add.u64 %rd43, %SP, 16;
cvta.to.local.u64 %rd44, %rd43;
mov.u32 %r130, 0;
st.local.u32 [%rd44], %r130;
mad.lo.s32 %r82, %r21, %r79, %r74;
mul.lo.s32 %r83, %r7, %r74;
sub.s32 %r36, %r83, %r8;
mad.lo.s32 %r84, %r9, %r81, %r36;
add.u64 %rd45, %SP, 12;
cvta.to.local.u64 %rd46, %rd45;
st.local.u32 [%rd46], %r130;
mad.lo.s32 %r85, %r22, %r82, %r72;
mul.lo.s32 %r86, %r10, %r72;
sub.s32 %r37, %r86, %r11;
mad.lo.s32 %r87, %r12, %r84, %r37;
add.u64 %rd47, %SP, 8;
cvta.to.local.u64 %rd48, %rd47;
st.local.u32 [%rd48], %r130;
mad.lo.s32 %r88, %r23, %r85, %r70;
mul.lo.s32 %r89, %r13, %r70;
sub.s32 %r38, %r89, %r14;
mad.lo.s32 %r90, %r15, %r87, %r38;
add.u64 %rd49, %SP, 4;
cvta.to.local.u64 %rd50, %rd49;
st.local.u32 [%rd50], %r130;
rem.s32 %r91, %r129, %r24;
mad.lo.s32 %r92, %r24, %r88, %r91;
mul.lo.s32 %r93, %r16, %r91;
sub.s32 %r39, %r93, %r17;
mad.lo.s32 %r94, %r18, %r90, %r39;
add.u64 %rd51, %SP, 0;
cvta.to.local.u64 %rd52, %rd51;
st.local.u32 [%rd52], %r130;
mul.wide.s32 %rd54, %r92, 4;
add.s64 %rd92, %rd53, %rd54;
cvt.s64.s32	%rd2, %r94;
bra.uni BB6_7;

BB6_19:
add.u64 %rd91, %SP, 16;
cvta.to.local.u64 %rd90, %rd91;
mul.lo.s32 %r114, %r21, %r20;
mul.lo.s32 %r115, %r22, %r114;
mul.lo.s32 %r116, %r23, %r115;
mul.lo.s32 %r117, %r24, %r116;
mul.wide.s32 %rd77, %r117, 4;
add.s64 %rd92, %rd92, %rd77;
cvta.to.local.u64 %rd78, %rd93;
ld.local.u32 %r118, [%rd78];
add.s32 %r119, %r118, 1;
st.local.u32 [%rd78], %r119;
ld.local.u32 %r130, [%rd90];

BB6_7:
mul.lo.s32 %r41, %r3, %r130;
add.s32 %r95, %r41, %r35;
setp.gt.s32	%p4, %r95, -1;
setp.lt.s32	%p5, %r95, %r6;
and.pred %p6, %p4, %p5;
@!%p6 bra BB6_12;
bra.uni BB6_8;

BB6_8:
add.u64 %rd55, %SP, 12;
cvta.to.local.u64 %rd56, %rd55;
ld.local.u32 %r96, [%rd56];
mul.lo.s32 %r42, %r25, %r96;
add.s32 %r97, %r42, %r36;
setp.gt.s32	%p7, %r97, -1;
setp.lt.s32	%p8, %r97, %r9;
and.pred %p9, %p7, %p8;
@!%p9 bra BB6_12;
bra.uni BB6_9;

BB6_9:
add.u64 %rd57, %SP, 8;
cvta.to.local.u64 %rd58, %rd57;
ld.local.u32 %r98, [%rd58];
mul.lo.s32 %r43, %r26, %r98;
add.s32 %r99, %r43, %r37;
setp.gt.s32	%p10, %r99, -1;
setp.lt.s32	%p11, %r99, %r12;
and.pred %p12, %p10, %p11;
@!%p12 bra BB6_12;
bra.uni BB6_10;

BB6_10:
add.u64 %rd59, %SP, 4;
cvta.to.local.u64 %rd60, %rd59;
ld.local.u32 %r100, [%rd60];
mul.lo.s32 %r44, %r27, %r100;
add.s32 %r101, %r44, %r38;
setp.gt.s32	%p13, %r101, -1;
setp.lt.s32	%p14, %r101, %r15;
and.pred %p15, %p13, %p14;
@!%p15 bra BB6_12;
bra.uni BB6_11;

BB6_11:
rem.s32 %r127, %r129, %r24;
mul.lo.s32 %r126, %r16, %r127;
sub.s32 %r125, %r126, %r17;
add.u64 %rd61, %SP, 0;
cvta.to.local.u64 %rd62, %rd61;
ld.local.u32 %r131, [%rd62];
mul.lo.s32 %r46, %r28, %r131;
add.s32 %r102, %r46, %r125;
setp.gt.s32	%p16, %r102, -1;
setp.lt.s32	%p17, %r102, %r18;
and.pred %p18, %p16, %p17;
@%p18 bra BB6_13;
bra.uni BB6_12;

BB6_13:
mul.lo.s32 %r124, %r3, %r130;
mad.lo.s32 %r103, %r9, %r124, %r42;
mad.lo.s32 %r104, %r12, %r103, %r43;
mad.lo.s32 %r105, %r15, %r104, %r44;
mad.lo.s32 %r106, %r18, %r105, %r46;
cvt.s64.s32	%rd65, %r106;
add.s64 %rd66, %rd65, %rd2;
shl.b64 %rd68, %rd66, 2;
add.s64 %rd69, %rd67, %rd68;
ld.global.f32 %f4, [%rd69];
bra.uni BB6_14;

BB6_12:
add.u64 %rd84, %SP, 0;
cvta.to.local.u64 %rd83, %rd84;
ld.local.u32 %r131, [%rd83];
mov.f32 %f4, 0f00000000;

BB6_14:
add.u64 %rd93, %SP, 0;
st.global.f32 [%rd92], %f4;
setp.ne.s32	%p19, %r131, %r29;
@%p19 bra BB6_19;

add.u64 %rd93, %SP, 4;
add.u64 %rd72, %SP, 0;
cvta.to.local.u64 %rd73, %rd72;
mov.u32 %r107, 0;
st.local.u32 [%rd73], %r107;
ld.local.u32 %r108, [%rd50];
setp.ne.s32	%p20, %r108, %r30;
@%p20 bra BB6_19;

add.u64 %rd93, %SP, 8;
st.local.u32 [%rd50], %r107;
ld.local.u32 %r110, [%rd48];
setp.ne.s32	%p21, %r110, %r31;
@%p21 bra BB6_19;

add.u64 %rd93, %SP, 12;
st.local.u32 [%rd48], %r107;
ld.local.u32 %r112, [%rd46];
setp.ne.s32	%p22, %r112, %r32;
@%p22 bra BB6_19;

add.u64 %rd93, %SP, 16;
st.local.u32 [%rd46], %r107;
setp.eq.s32	%p23, %r130, %r33;
@%p23 bra BB6_20;
bra.uni BB6_19;

BB6_20:
mov.u32 %r128, %ntid.x;
ld.param.u32 %r123, [_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
mov.u32 %r121, %nctaid.x;
add.u64 %rd81, %SP, 16;
cvta.to.local.u64 %rd82, %rd81;
st.local.u32 [%rd82], %r107;
mad.lo.s32 %r129, %r121, %r128, %r129;
setp.lt.s32	%p24, %r129, %r123;
@%p24 bra BB6_6;

BB6_21:
ret;
}


.visible .entry _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot7[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<29>;
.reg .f32 %f<5>;
.reg .b32 %r<153>;
.reg .b64 %rd<102>;

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation[24];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape[24];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad[24];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride[24];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape[28];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape[28];

mov.u64 %rd101, __local_depot7;
cvta.local.u64 %SP, %rd101;
ld.param.u32 %r59, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd10, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd11, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd12, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd13, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd14, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd15, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd16, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd17, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 5;
@%p1 bra BB7_2;

cvta.to.global.u64 %rd18, %rd16;
mul.wide.u32 %rd19, %r1, 4;
add.s64 %rd20, %rd18, %rd19;
ld.global.u32 %r60, [%rd20];
mov.u64 %rd21, _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation;
add.s64 %rd22, %rd21, %rd19;
st.shared.u32 [%rd22], %r60;
cvta.to.global.u64 %rd23, %rd13;
add.s64 %rd24, %rd23, %rd19;
ld.global.u32 %r61, [%rd24];
mov.u64 %rd25, _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape;
add.s64 %rd26, %rd25, %rd19;
st.shared.u32 [%rd26], %r61;
cvta.to.global.u64 %rd27, %rd14;
add.s64 %rd28, %rd27, %rd19;
ld.global.u32 %r62, [%rd28];
mov.u64 %rd29, _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad;
add.s64 %rd30, %rd29, %rd19;
st.shared.u32 [%rd30], %r62;
cvta.to.global.u64 %rd31, %rd15;
add.s64 %rd32, %rd31, %rd19;
ld.global.u32 %r63, [%rd32];
mov.u64 %rd33, _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride;
add.s64 %rd34, %rd33, %rd19;
st.shared.u32 [%rd34], %r63;

BB7_2:
setp.gt.u32	%p2, %r1, 6;
@%p2 bra BB7_4;

cvta.to.global.u64 %rd35, %rd11;
cvta.to.global.u64 %rd36, %rd12;
mul.wide.u32 %rd37, %r1, 4;
add.s64 %rd38, %rd36, %rd37;
ld.global.u32 %r64, [%rd38];
mov.u64 %rd39, _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape;
add.s64 %rd40, %rd39, %rd37;
st.shared.u32 [%rd40], %r64;
add.s64 %rd41, %rd35, %rd37;
ld.global.u32 %r65, [%rd41];
mov.u64 %rd42, _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape;
add.s64 %rd43, %rd42, %rd37;
st.shared.u32 [%rd43], %r65;

BB7_4:
bar.sync 0;
mov.u32 %r66, %ntid.x;
mov.u32 %r67, %ctaid.x;
mad.lo.s32 %r150, %r66, %r67, %r1;
setp.ge.s32	%p3, %r150, %r59;
@%p3 bra BB7_23;

ld.shared.u32 %r3, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation];
ld.shared.u32 %r4, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride];
ld.shared.u32 %r5, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad];
ld.shared.u32 %r6, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+4];
ld.shared.u32 %r7, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+4];
ld.shared.u32 %r8, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+4];
ld.shared.u32 %r9, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+8];
ld.shared.u32 %r10, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+8];
ld.shared.u32 %r11, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+8];
ld.shared.u32 %r12, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+12];
ld.shared.u32 %r13, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+12];
ld.shared.u32 %r14, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+12];
ld.shared.u32 %r15, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+16];
ld.shared.u32 %r16, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+16];
ld.shared.u32 %r17, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+16];
ld.shared.u32 %r18, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+20];
ld.shared.u32 %r19, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+20];
ld.shared.u32 %r20, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+20];
ld.shared.u32 %r21, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+24];
ld.shared.u32 %r68, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+16];
ld.shared.u32 %r69, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+20];
mul.lo.s32 %r70, %r68, %r69;
ld.shared.u32 %r71, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r72, %r71, %r70;
ld.shared.u32 %r73, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r74, %r73, %r72;
ld.shared.u32 %r75, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r76, %r75, %r74;
ld.shared.u32 %r77, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape];
mul.lo.s32 %r22, %r77, %r76;
ld.shared.u32 %r23, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+4];
ld.shared.u32 %r24, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+8];
ld.shared.u32 %r25, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+12];
ld.shared.u32 %r26, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+16];
ld.shared.u32 %r27, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+20];
ld.shared.u32 %r28, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+24];
ld.shared.u32 %r29, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+4];
ld.shared.u32 %r30, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+8];
ld.shared.u32 %r31, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+12];
ld.shared.u32 %r32, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+16];
ld.shared.u32 %r33, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+20];
add.s32 %r34, %r69, -1;
add.s32 %r35, %r68, -1;
add.s32 %r36, %r71, -1;
add.s32 %r37, %r73, -1;
add.s32 %r38, %r75, -1;
add.s32 %r39, %r77, -1;
cvta.to.global.u64 %rd56, %rd17;
cvta.to.global.u64 %rd72, %rd10;

BB7_6:
div.s32 %r79, %r150, %r28;
rem.s32 %r80, %r79, %r27;
div.s32 %r81, %r79, %r27;
rem.s32 %r82, %r81, %r26;
div.s32 %r83, %r81, %r26;
rem.s32 %r84, %r83, %r25;
div.s32 %r85, %r83, %r25;
rem.s32 %r86, %r85, %r24;
div.s32 %r87, %r85, %r24;
rem.s32 %r88, %r87, %r23;
div.s32 %r89, %r87, %r23;
mul.lo.s32 %r90, %r22, %r89;
mad.lo.s32 %r91, %r23, %r90, %r88;
mul.lo.s32 %r92, %r4, %r88;
sub.s32 %r41, %r92, %r5;
mad.lo.s32 %r93, %r6, %r89, %r41;
add.u64 %rd44, %SP, 20;
cvta.to.local.u64 %rd45, %rd44;
mov.u32 %r151, 0;
st.local.u32 [%rd45], %r151;
mad.lo.s32 %r94, %r24, %r91, %r86;
mul.lo.s32 %r95, %r7, %r86;
sub.s32 %r42, %r95, %r8;
mad.lo.s32 %r96, %r9, %r93, %r42;
add.u64 %rd46, %SP, 16;
cvta.to.local.u64 %rd47, %rd46;
st.local.u32 [%rd47], %r151;
mad.lo.s32 %r97, %r25, %r94, %r84;
mul.lo.s32 %r98, %r10, %r84;
sub.s32 %r43, %r98, %r11;
mad.lo.s32 %r99, %r12, %r96, %r43;
add.u64 %rd48, %SP, 12;
cvta.to.local.u64 %rd49, %rd48;
st.local.u32 [%rd49], %r151;
mad.lo.s32 %r100, %r26, %r97, %r82;
mul.lo.s32 %r101, %r13, %r82;
sub.s32 %r44, %r101, %r14;
mad.lo.s32 %r102, %r15, %r99, %r44;
add.u64 %rd50, %SP, 8;
cvta.to.local.u64 %rd51, %rd50;
st.local.u32 [%rd51], %r151;
mad.lo.s32 %r103, %r27, %r100, %r80;
mul.lo.s32 %r104, %r16, %r80;
sub.s32 %r45, %r104, %r17;
mad.lo.s32 %r105, %r18, %r102, %r45;
add.u64 %rd52, %SP, 4;
cvta.to.local.u64 %rd53, %rd52;
st.local.u32 [%rd53], %r151;
rem.s32 %r106, %r150, %r28;
mad.lo.s32 %r107, %r28, %r103, %r106;
mul.lo.s32 %r108, %r19, %r106;
sub.s32 %r46, %r108, %r20;
mad.lo.s32 %r109, %r21, %r105, %r46;
add.u64 %rd54, %SP, 0;
cvta.to.local.u64 %rd55, %rd54;
st.local.u32 [%rd55], %r151;
mul.wide.s32 %rd57, %r107, 4;
add.s64 %rd99, %rd56, %rd57;
cvt.s64.s32	%rd2, %r109;
bra.uni BB7_7;

BB7_21:
add.u64 %rd93, %SP, 20;
cvta.to.local.u64 %rd92, %rd93;
mul.lo.s32 %r134, %r24, %r23;
mul.lo.s32 %r135, %r25, %r134;
mul.lo.s32 %r136, %r26, %r135;
mul.lo.s32 %r137, %r27, %r136;
mul.lo.s32 %r138, %r28, %r137;
mul.wide.s32 %rd83, %r138, 4;
add.s64 %rd99, %rd99, %rd83;
cvta.to.local.u64 %rd84, %rd100;
ld.local.u32 %r139, [%rd84];
add.s32 %r140, %r139, 1;
st.local.u32 [%rd84], %r140;
ld.local.u32 %r151, [%rd92];

BB7_7:
mul.lo.s32 %r48, %r3, %r151;
add.s32 %r110, %r48, %r41;
setp.gt.s32	%p4, %r110, -1;
setp.lt.s32	%p5, %r110, %r6;
and.pred %p6, %p4, %p5;
@!%p6 bra BB7_13;
bra.uni BB7_8;

BB7_8:
add.u64 %rd58, %SP, 16;
cvta.to.local.u64 %rd59, %rd58;
ld.local.u32 %r111, [%rd59];
mul.lo.s32 %r49, %r29, %r111;
add.s32 %r112, %r49, %r42;
setp.gt.s32	%p7, %r112, -1;
setp.lt.s32	%p8, %r112, %r9;
and.pred %p9, %p7, %p8;
@!%p9 bra BB7_13;
bra.uni BB7_9;

BB7_9:
add.u64 %rd60, %SP, 12;
cvta.to.local.u64 %rd61, %rd60;
ld.local.u32 %r113, [%rd61];
mul.lo.s32 %r50, %r30, %r113;
add.s32 %r114, %r50, %r43;
setp.gt.s32	%p10, %r114, -1;
setp.lt.s32	%p11, %r114, %r12;
and.pred %p12, %p10, %p11;
@!%p12 bra BB7_13;
bra.uni BB7_10;

BB7_10:
add.u64 %rd62, %SP, 8;
cvta.to.local.u64 %rd63, %rd62;
ld.local.u32 %r115, [%rd63];
mul.lo.s32 %r51, %r31, %r115;
add.s32 %r116, %r51, %r44;
setp.gt.s32	%p13, %r116, -1;
setp.lt.s32	%p14, %r116, %r15;
and.pred %p15, %p13, %p14;
@!%p15 bra BB7_13;
bra.uni BB7_11;

BB7_11:
add.u64 %rd64, %SP, 4;
cvta.to.local.u64 %rd65, %rd64;
ld.local.u32 %r117, [%rd65];
mul.lo.s32 %r52, %r32, %r117;
add.s32 %r118, %r52, %r45;
setp.gt.s32	%p16, %r118, -1;
setp.lt.s32	%p17, %r118, %r18;
and.pred %p18, %p16, %p17;
@!%p18 bra BB7_13;
bra.uni BB7_12;

BB7_12:
rem.s32 %r148, %r150, %r28;
mul.lo.s32 %r147, %r19, %r148;
sub.s32 %r146, %r147, %r20;
add.u64 %rd66, %SP, 0;
cvta.to.local.u64 %rd67, %rd66;
ld.local.u32 %r152, [%rd67];
mul.lo.s32 %r54, %r33, %r152;
add.s32 %r119, %r54, %r146;
setp.gt.s32	%p19, %r119, -1;
setp.lt.s32	%p20, %r119, %r21;
and.pred %p21, %p19, %p20;
@%p21 bra BB7_14;
bra.uni BB7_13;

BB7_14:
mul.lo.s32 %r149, %r3, %r151;
mad.lo.s32 %r120, %r9, %r149, %r49;
mad.lo.s32 %r121, %r12, %r120, %r50;
mad.lo.s32 %r122, %r15, %r121, %r51;
mad.lo.s32 %r123, %r18, %r122, %r52;
mad.lo.s32 %r124, %r21, %r123, %r54;
cvt.s64.s32	%rd70, %r124;
add.s64 %rd71, %rd70, %rd2;
shl.b64 %rd73, %rd71, 2;
add.s64 %rd74, %rd72, %rd73;
ld.global.f32 %f4, [%rd74];
bra.uni BB7_15;

BB7_13:
add.u64 %rd90, %SP, 0;
cvta.to.local.u64 %rd89, %rd90;
ld.local.u32 %r152, [%rd89];
mov.f32 %f4, 0f00000000;

BB7_15:
add.u64 %rd100, %SP, 0;
st.global.f32 [%rd99], %f4;
setp.ne.s32	%p22, %r152, %r34;
@%p22 bra BB7_21;

add.u64 %rd100, %SP, 4;
add.u64 %rd77, %SP, 0;
cvta.to.local.u64 %rd78, %rd77;
mov.u32 %r125, 0;
st.local.u32 [%rd78], %r125;
ld.local.u32 %r126, [%rd53];
setp.ne.s32	%p23, %r126, %r35;
@%p23 bra BB7_21;

add.u64 %rd100, %SP, 8;
st.local.u32 [%rd53], %r125;
ld.local.u32 %r128, [%rd51];
setp.ne.s32	%p24, %r128, %r36;
@%p24 bra BB7_21;

add.u64 %rd100, %SP, 12;
st.local.u32 [%rd51], %r125;
ld.local.u32 %r130, [%rd49];
setp.ne.s32	%p25, %r130, %r37;
@%p25 bra BB7_21;

add.u64 %rd100, %SP, 16;
st.local.u32 [%rd49], %r125;
ld.local.u32 %r132, [%rd47];
setp.ne.s32	%p26, %r132, %r38;
@%p26 bra BB7_21;

add.u64 %rd100, %SP, 20;
st.local.u32 [%rd47], %r125;
setp.eq.s32	%p27, %r151, %r39;
@%p27 bra BB7_22;
bra.uni BB7_21;

BB7_22:
mov.u32 %r145, %ntid.x;
ld.param.u32 %r144, [_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
mov.u32 %r142, %nctaid.x;
add.u64 %rd87, %SP, 20;
cvta.to.local.u64 %rd88, %rd87;
st.local.u32 [%rd88], %r125;
mad.lo.s32 %r150, %r142, %r145, %r150;
setp.lt.s32	%p28, %r150, %r144;
@%p28 bra BB7_6;

BB7_23:
ret;
}


.visible .entry _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot8[28];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<33>;
.reg .f32 %f<5>;
.reg .b32 %r<174>;
.reg .b64 %rd<109>;

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation[28];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape[28];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad[28];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride[28];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape[32];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape[32];

mov.u64 %rd108, __local_depot8;
cvta.local.u64 %SP, %rd108;
ld.param.u32 %r67, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd11, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd12, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd13, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd14, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd15, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd16, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd17, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd18, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 6;
@%p1 bra BB8_2;

cvta.to.global.u64 %rd19, %rd17;
mul.wide.u32 %rd20, %r1, 4;
add.s64 %rd21, %rd19, %rd20;
ld.global.u32 %r68, [%rd21];
mov.u64 %rd22, _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation;
add.s64 %rd23, %rd22, %rd20;
st.shared.u32 [%rd23], %r68;
cvta.to.global.u64 %rd24, %rd14;
add.s64 %rd25, %rd24, %rd20;
ld.global.u32 %r69, [%rd25];
mov.u64 %rd26, _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape;
add.s64 %rd27, %rd26, %rd20;
st.shared.u32 [%rd27], %r69;
cvta.to.global.u64 %rd28, %rd15;
add.s64 %rd29, %rd28, %rd20;
ld.global.u32 %r70, [%rd29];
mov.u64 %rd30, _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad;
add.s64 %rd31, %rd30, %rd20;
st.shared.u32 [%rd31], %r70;
cvta.to.global.u64 %rd32, %rd16;
add.s64 %rd33, %rd32, %rd20;
ld.global.u32 %r71, [%rd33];
mov.u64 %rd34, _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride;
add.s64 %rd35, %rd34, %rd20;
st.shared.u32 [%rd35], %r71;

BB8_2:
setp.gt.u32	%p2, %r1, 7;
@%p2 bra BB8_4;

cvta.to.global.u64 %rd36, %rd12;
cvta.to.global.u64 %rd37, %rd13;
mul.wide.u32 %rd38, %r1, 4;
add.s64 %rd39, %rd37, %rd38;
ld.global.u32 %r72, [%rd39];
mov.u64 %rd40, _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape;
add.s64 %rd41, %rd40, %rd38;
st.shared.u32 [%rd41], %r72;
add.s64 %rd42, %rd36, %rd38;
ld.global.u32 %r73, [%rd42];
mov.u64 %rd43, _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape;
add.s64 %rd44, %rd43, %rd38;
st.shared.u32 [%rd44], %r73;

BB8_4:
bar.sync 0;
mov.u32 %r74, %ntid.x;
mov.u32 %r75, %ctaid.x;
mad.lo.s32 %r171, %r74, %r75, %r1;
setp.ge.s32	%p3, %r171, %r67;
@%p3 bra BB8_25;

ld.shared.u32 %r3, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation];
ld.shared.u32 %r4, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride];
ld.shared.u32 %r5, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad];
ld.shared.u32 %r6, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+4];
ld.shared.u32 %r7, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+4];
ld.shared.u32 %r8, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+4];
ld.shared.u32 %r9, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+8];
ld.shared.u32 %r10, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+8];
ld.shared.u32 %r11, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+8];
ld.shared.u32 %r12, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+12];
ld.shared.u32 %r13, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+12];
ld.shared.u32 %r14, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+12];
ld.shared.u32 %r15, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+16];
ld.shared.u32 %r16, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+16];
ld.shared.u32 %r17, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+16];
ld.shared.u32 %r18, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+20];
ld.shared.u32 %r19, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+20];
ld.shared.u32 %r20, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+20];
ld.shared.u32 %r21, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+24];
ld.shared.u32 %r22, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+24];
ld.shared.u32 %r23, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+24];
ld.shared.u32 %r24, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+28];
ld.shared.u32 %r76, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+20];
ld.shared.u32 %r77, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+24];
mul.lo.s32 %r78, %r76, %r77;
ld.shared.u32 %r79, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+16];
mul.lo.s32 %r80, %r79, %r78;
ld.shared.u32 %r81, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r82, %r81, %r80;
ld.shared.u32 %r83, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r84, %r83, %r82;
ld.shared.u32 %r85, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r86, %r85, %r84;
ld.shared.u32 %r87, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape];
mul.lo.s32 %r25, %r87, %r86;
ld.shared.u32 %r26, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+4];
ld.shared.u32 %r27, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+8];
ld.shared.u32 %r28, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+12];
ld.shared.u32 %r29, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+16];
ld.shared.u32 %r30, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+20];
ld.shared.u32 %r31, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+24];
ld.shared.u32 %r32, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+28];
ld.shared.u32 %r33, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+4];
ld.shared.u32 %r34, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+8];
ld.shared.u32 %r35, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+12];
ld.shared.u32 %r36, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+16];
ld.shared.u32 %r37, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+20];
ld.shared.u32 %r38, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+24];
add.s32 %r39, %r77, -1;
add.s32 %r40, %r76, -1;
add.s32 %r41, %r79, -1;
add.s32 %r42, %r81, -1;
add.s32 %r43, %r83, -1;
add.s32 %r44, %r85, -1;
add.s32 %r45, %r87, -1;
cvta.to.global.u64 %rd59, %rd18;
cvta.to.global.u64 %rd77, %rd11;

BB8_6:
div.s32 %r89, %r171, %r32;
rem.s32 %r90, %r89, %r31;
div.s32 %r91, %r89, %r31;
rem.s32 %r92, %r91, %r30;
div.s32 %r93, %r91, %r30;
rem.s32 %r94, %r93, %r29;
div.s32 %r95, %r93, %r29;
rem.s32 %r96, %r95, %r28;
div.s32 %r97, %r95, %r28;
rem.s32 %r98, %r97, %r27;
div.s32 %r99, %r97, %r27;
rem.s32 %r100, %r99, %r26;
div.s32 %r101, %r99, %r26;
mul.lo.s32 %r102, %r25, %r101;
mad.lo.s32 %r103, %r26, %r102, %r100;
mul.lo.s32 %r104, %r4, %r100;
sub.s32 %r47, %r104, %r5;
mad.lo.s32 %r105, %r6, %r101, %r47;
add.u64 %rd45, %SP, 24;
cvta.to.local.u64 %rd46, %rd45;
mov.u32 %r172, 0;
st.local.u32 [%rd46], %r172;
mad.lo.s32 %r106, %r27, %r103, %r98;
mul.lo.s32 %r107, %r7, %r98;
sub.s32 %r48, %r107, %r8;
mad.lo.s32 %r108, %r9, %r105, %r48;
add.u64 %rd47, %SP, 20;
cvta.to.local.u64 %rd48, %rd47;
st.local.u32 [%rd48], %r172;
mad.lo.s32 %r109, %r28, %r106, %r96;
mul.lo.s32 %r110, %r10, %r96;
sub.s32 %r49, %r110, %r11;
mad.lo.s32 %r111, %r12, %r108, %r49;
add.u64 %rd49, %SP, 16;
cvta.to.local.u64 %rd50, %rd49;
st.local.u32 [%rd50], %r172;
mad.lo.s32 %r112, %r29, %r109, %r94;
mul.lo.s32 %r113, %r13, %r94;
sub.s32 %r50, %r113, %r14;
mad.lo.s32 %r114, %r15, %r111, %r50;
add.u64 %rd51, %SP, 12;
cvta.to.local.u64 %rd52, %rd51;
st.local.u32 [%rd52], %r172;
mad.lo.s32 %r115, %r30, %r112, %r92;
mul.lo.s32 %r116, %r16, %r92;
sub.s32 %r51, %r116, %r17;
mad.lo.s32 %r117, %r18, %r114, %r51;
add.u64 %rd53, %SP, 8;
cvta.to.local.u64 %rd54, %rd53;
st.local.u32 [%rd54], %r172;
mad.lo.s32 %r118, %r31, %r115, %r90;
mul.lo.s32 %r119, %r19, %r90;
sub.s32 %r52, %r119, %r20;
mad.lo.s32 %r120, %r21, %r117, %r52;
add.u64 %rd55, %SP, 4;
cvta.to.local.u64 %rd56, %rd55;
st.local.u32 [%rd56], %r172;
rem.s32 %r121, %r171, %r32;
mad.lo.s32 %r122, %r32, %r118, %r121;
mul.lo.s32 %r123, %r22, %r121;
sub.s32 %r53, %r123, %r23;
mad.lo.s32 %r124, %r24, %r120, %r53;
add.u64 %rd57, %SP, 0;
cvta.to.local.u64 %rd58, %rd57;
st.local.u32 [%rd58], %r172;
mul.wide.s32 %rd60, %r122, 4;
add.s64 %rd106, %rd59, %rd60;
cvt.s64.s32	%rd2, %r124;
bra.uni BB8_7;

BB8_23:
add.u64 %rd99, %SP, 24;
cvta.to.local.u64 %rd98, %rd99;
mul.lo.s32 %r154, %r27, %r26;
mul.lo.s32 %r155, %r28, %r154;
mul.lo.s32 %r156, %r29, %r155;
mul.lo.s32 %r157, %r30, %r156;
mul.lo.s32 %r158, %r31, %r157;
mul.lo.s32 %r159, %r32, %r158;
mul.wide.s32 %rd89, %r159, 4;
add.s64 %rd106, %rd106, %rd89;
cvta.to.local.u64 %rd90, %rd107;
ld.local.u32 %r160, [%rd90];
add.s32 %r161, %r160, 1;
st.local.u32 [%rd90], %r161;
ld.local.u32 %r172, [%rd98];

BB8_7:
mul.lo.s32 %r55, %r3, %r172;
add.s32 %r125, %r55, %r47;
setp.gt.s32	%p4, %r125, -1;
setp.lt.s32	%p5, %r125, %r6;
and.pred %p6, %p4, %p5;
@!%p6 bra BB8_14;
bra.uni BB8_8;

BB8_8:
add.u64 %rd61, %SP, 20;
cvta.to.local.u64 %rd62, %rd61;
ld.local.u32 %r126, [%rd62];
mul.lo.s32 %r56, %r33, %r126;
add.s32 %r127, %r56, %r48;
setp.gt.s32	%p7, %r127, -1;
setp.lt.s32	%p8, %r127, %r9;
and.pred %p9, %p7, %p8;
@!%p9 bra BB8_14;
bra.uni BB8_9;

BB8_9:
add.u64 %rd63, %SP, 16;
cvta.to.local.u64 %rd64, %rd63;
ld.local.u32 %r128, [%rd64];
mul.lo.s32 %r57, %r34, %r128;
add.s32 %r129, %r57, %r49;
setp.gt.s32	%p10, %r129, -1;
setp.lt.s32	%p11, %r129, %r12;
and.pred %p12, %p10, %p11;
@!%p12 bra BB8_14;
bra.uni BB8_10;

BB8_10:
add.u64 %rd65, %SP, 12;
cvta.to.local.u64 %rd66, %rd65;
ld.local.u32 %r130, [%rd66];
mul.lo.s32 %r58, %r35, %r130;
add.s32 %r131, %r58, %r50;
setp.gt.s32	%p13, %r131, -1;
setp.lt.s32	%p14, %r131, %r15;
and.pred %p15, %p13, %p14;
@!%p15 bra BB8_14;
bra.uni BB8_11;

BB8_11:
add.u64 %rd67, %SP, 8;
cvta.to.local.u64 %rd68, %rd67;
ld.local.u32 %r132, [%rd68];
mul.lo.s32 %r59, %r36, %r132;
add.s32 %r133, %r59, %r51;
setp.gt.s32	%p16, %r133, -1;
setp.lt.s32	%p17, %r133, %r18;
and.pred %p18, %p16, %p17;
@!%p18 bra BB8_14;
bra.uni BB8_12;

BB8_12:
add.u64 %rd69, %SP, 4;
cvta.to.local.u64 %rd70, %rd69;
ld.local.u32 %r134, [%rd70];
mul.lo.s32 %r60, %r37, %r134;
add.s32 %r135, %r60, %r52;
setp.gt.s32	%p19, %r135, -1;
setp.lt.s32	%p20, %r135, %r21;
and.pred %p21, %p19, %p20;
@!%p21 bra BB8_14;
bra.uni BB8_13;

BB8_13:
rem.s32 %r168, %r171, %r32;
mul.lo.s32 %r167, %r22, %r168;
sub.s32 %r166, %r167, %r23;
add.u64 %rd71, %SP, 0;
cvta.to.local.u64 %rd72, %rd71;
ld.local.u32 %r173, [%rd72];
mul.lo.s32 %r62, %r38, %r173;
add.s32 %r136, %r62, %r166;
setp.gt.s32	%p22, %r136, -1;
setp.lt.s32	%p23, %r136, %r24;
and.pred %p24, %p22, %p23;
@%p24 bra BB8_15;
bra.uni BB8_14;

BB8_15:
mul.lo.s32 %r170, %r3, %r172;
mad.lo.s32 %r137, %r9, %r170, %r56;
mad.lo.s32 %r138, %r12, %r137, %r57;
mad.lo.s32 %r139, %r15, %r138, %r58;
mad.lo.s32 %r140, %r18, %r139, %r59;
mad.lo.s32 %r141, %r21, %r140, %r60;
mad.lo.s32 %r142, %r24, %r141, %r62;
cvt.s64.s32	%rd75, %r142;
add.s64 %rd76, %rd75, %rd2;
shl.b64 %rd78, %rd76, 2;
add.s64 %rd79, %rd77, %rd78;
ld.global.f32 %f4, [%rd79];
bra.uni BB8_16;

BB8_14:
add.u64 %rd96, %SP, 0;
cvta.to.local.u64 %rd95, %rd96;
ld.local.u32 %r173, [%rd95];
mov.f32 %f4, 0f00000000;

BB8_16:
add.u64 %rd107, %SP, 0;
st.global.f32 [%rd106], %f4;
setp.ne.s32	%p25, %r173, %r39;
@%p25 bra BB8_23;

add.u64 %rd107, %SP, 4;
add.u64 %rd82, %SP, 0;
cvta.to.local.u64 %rd83, %rd82;
mov.u32 %r143, 0;
st.local.u32 [%rd83], %r143;
ld.local.u32 %r144, [%rd56];
setp.ne.s32	%p26, %r144, %r40;
@%p26 bra BB8_23;

add.u64 %rd107, %SP, 8;
st.local.u32 [%rd56], %r143;
ld.local.u32 %r146, [%rd54];
setp.ne.s32	%p27, %r146, %r41;
@%p27 bra BB8_23;

add.u64 %rd107, %SP, 12;
st.local.u32 [%rd54], %r143;
ld.local.u32 %r148, [%rd52];
setp.ne.s32	%p28, %r148, %r42;
@%p28 bra BB8_23;

add.u64 %rd107, %SP, 16;
st.local.u32 [%rd52], %r143;
ld.local.u32 %r150, [%rd50];
setp.ne.s32	%p29, %r150, %r43;
@%p29 bra BB8_23;

add.u64 %rd107, %SP, 20;
st.local.u32 [%rd50], %r143;
ld.local.u32 %r152, [%rd48];
setp.ne.s32	%p30, %r152, %r44;
@%p30 bra BB8_23;

add.u64 %rd107, %SP, 24;
st.local.u32 [%rd48], %r143;
setp.eq.s32	%p31, %r172, %r45;
@%p31 bra BB8_24;
bra.uni BB8_23;

BB8_24:
mov.u32 %r169, %ntid.x;
ld.param.u32 %r165, [_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
mov.u32 %r163, %nctaid.x;
add.u64 %rd93, %SP, 24;
cvta.to.local.u64 %rd94, %rd93;
st.local.u32 [%rd94], %r143;
mad.lo.s32 %r171, %r163, %r169, %r171;
setp.lt.s32	%p32, %r171, %r165;
@%p32 bra BB8_6;

BB8_25:
ret;
}


.visible .entry _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot9[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<37>;
.reg .f32 %f<5>;
.reg .b32 %r<195>;
.reg .b64 %rd<116>;

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation[32];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape[32];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad[32];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride[32];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape[36];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape[36];

mov.u64 %rd115, __local_depot9;
cvta.local.u64 %SP, %rd115;
ld.param.u32 %r75, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd12, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd13, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd14, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd15, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd16, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd17, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd18, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd19, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 7;
@%p1 bra BB9_2;

cvta.to.global.u64 %rd20, %rd18;
mul.wide.u32 %rd21, %r1, 4;
add.s64 %rd22, %rd20, %rd21;
ld.global.u32 %r76, [%rd22];
mov.u64 %rd23, _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation;
add.s64 %rd24, %rd23, %rd21;
st.shared.u32 [%rd24], %r76;
cvta.to.global.u64 %rd25, %rd15;
add.s64 %rd26, %rd25, %rd21;
ld.global.u32 %r77, [%rd26];
mov.u64 %rd27, _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape;
add.s64 %rd28, %rd27, %rd21;
st.shared.u32 [%rd28], %r77;
cvta.to.global.u64 %rd29, %rd16;
add.s64 %rd30, %rd29, %rd21;
ld.global.u32 %r78, [%rd30];
mov.u64 %rd31, _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad;
add.s64 %rd32, %rd31, %rd21;
st.shared.u32 [%rd32], %r78;
cvta.to.global.u64 %rd33, %rd17;
add.s64 %rd34, %rd33, %rd21;
ld.global.u32 %r79, [%rd34];
mov.u64 %rd35, _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride;
add.s64 %rd36, %rd35, %rd21;
st.shared.u32 [%rd36], %r79;

BB9_2:
setp.gt.u32	%p2, %r1, 8;
@%p2 bra BB9_4;

cvta.to.global.u64 %rd37, %rd13;
cvta.to.global.u64 %rd38, %rd14;
mul.wide.u32 %rd39, %r1, 4;
add.s64 %rd40, %rd38, %rd39;
ld.global.u32 %r80, [%rd40];
mov.u64 %rd41, _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape;
add.s64 %rd42, %rd41, %rd39;
st.shared.u32 [%rd42], %r80;
add.s64 %rd43, %rd37, %rd39;
ld.global.u32 %r81, [%rd43];
mov.u64 %rd44, _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape;
add.s64 %rd45, %rd44, %rd39;
st.shared.u32 [%rd45], %r81;

BB9_4:
bar.sync 0;
mov.u32 %r82, %ntid.x;
mov.u32 %r83, %ctaid.x;
mad.lo.s32 %r192, %r82, %r83, %r1;
setp.ge.s32	%p3, %r192, %r75;
@%p3 bra BB9_27;

ld.shared.u32 %r3, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation];
ld.shared.u32 %r4, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride];
ld.shared.u32 %r5, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad];
ld.shared.u32 %r6, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+4];
ld.shared.u32 %r7, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+4];
ld.shared.u32 %r8, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+4];
ld.shared.u32 %r9, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+8];
ld.shared.u32 %r10, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+8];
ld.shared.u32 %r11, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+8];
ld.shared.u32 %r12, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+12];
ld.shared.u32 %r13, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+12];
ld.shared.u32 %r14, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+12];
ld.shared.u32 %r15, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+16];
ld.shared.u32 %r16, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+16];
ld.shared.u32 %r17, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+16];
ld.shared.u32 %r18, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+20];
ld.shared.u32 %r19, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+20];
ld.shared.u32 %r20, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+20];
ld.shared.u32 %r21, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+24];
ld.shared.u32 %r22, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+24];
ld.shared.u32 %r23, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+24];
ld.shared.u32 %r24, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+28];
ld.shared.u32 %r25, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+28];
ld.shared.u32 %r26, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+28];
ld.shared.u32 %r27, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+32];
ld.shared.u32 %r84, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+24];
ld.shared.u32 %r85, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+28];
mul.lo.s32 %r86, %r84, %r85;
ld.shared.u32 %r87, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+20];
mul.lo.s32 %r88, %r87, %r86;
ld.shared.u32 %r89, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+16];
mul.lo.s32 %r90, %r89, %r88;
ld.shared.u32 %r91, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r92, %r91, %r90;
ld.shared.u32 %r93, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r94, %r93, %r92;
ld.shared.u32 %r95, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r96, %r95, %r94;
ld.shared.u32 %r97, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape];
mul.lo.s32 %r28, %r97, %r96;
ld.shared.u32 %r29, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+4];
ld.shared.u32 %r30, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+8];
ld.shared.u32 %r31, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+12];
ld.shared.u32 %r32, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+16];
ld.shared.u32 %r33, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+20];
ld.shared.u32 %r34, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+24];
ld.shared.u32 %r35, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+28];
ld.shared.u32 %r36, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+32];
ld.shared.u32 %r37, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+4];
ld.shared.u32 %r38, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+8];
ld.shared.u32 %r39, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+12];
ld.shared.u32 %r40, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+16];
ld.shared.u32 %r41, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+20];
ld.shared.u32 %r42, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+24];
ld.shared.u32 %r43, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+28];
add.s32 %r44, %r85, -1;
add.s32 %r45, %r84, -1;
add.s32 %r46, %r87, -1;
add.s32 %r47, %r89, -1;
add.s32 %r48, %r91, -1;
add.s32 %r49, %r93, -1;
add.s32 %r50, %r95, -1;
add.s32 %r51, %r97, -1;
cvta.to.global.u64 %rd62, %rd19;
cvta.to.global.u64 %rd82, %rd12;

BB9_6:
div.s32 %r99, %r192, %r36;
rem.s32 %r100, %r99, %r35;
div.s32 %r101, %r99, %r35;
rem.s32 %r102, %r101, %r34;
div.s32 %r103, %r101, %r34;
rem.s32 %r104, %r103, %r33;
div.s32 %r105, %r103, %r33;
rem.s32 %r106, %r105, %r32;
div.s32 %r107, %r105, %r32;
rem.s32 %r108, %r107, %r31;
div.s32 %r109, %r107, %r31;
rem.s32 %r110, %r109, %r30;
div.s32 %r111, %r109, %r30;
rem.s32 %r112, %r111, %r29;
div.s32 %r113, %r111, %r29;
mul.lo.s32 %r114, %r28, %r113;
mad.lo.s32 %r115, %r29, %r114, %r112;
mul.lo.s32 %r116, %r4, %r112;
sub.s32 %r53, %r116, %r5;
mad.lo.s32 %r117, %r6, %r113, %r53;
add.u64 %rd46, %SP, 28;
cvta.to.local.u64 %rd47, %rd46;
mov.u32 %r193, 0;
st.local.u32 [%rd47], %r193;
mad.lo.s32 %r118, %r30, %r115, %r110;
mul.lo.s32 %r119, %r7, %r110;
sub.s32 %r54, %r119, %r8;
mad.lo.s32 %r120, %r9, %r117, %r54;
add.u64 %rd48, %SP, 24;
cvta.to.local.u64 %rd49, %rd48;
st.local.u32 [%rd49], %r193;
mad.lo.s32 %r121, %r31, %r118, %r108;
mul.lo.s32 %r122, %r10, %r108;
sub.s32 %r55, %r122, %r11;
mad.lo.s32 %r123, %r12, %r120, %r55;
add.u64 %rd50, %SP, 20;
cvta.to.local.u64 %rd51, %rd50;
st.local.u32 [%rd51], %r193;
mad.lo.s32 %r124, %r32, %r121, %r106;
mul.lo.s32 %r125, %r13, %r106;
sub.s32 %r56, %r125, %r14;
mad.lo.s32 %r126, %r15, %r123, %r56;
add.u64 %rd52, %SP, 16;
cvta.to.local.u64 %rd53, %rd52;
st.local.u32 [%rd53], %r193;
mad.lo.s32 %r127, %r33, %r124, %r104;
mul.lo.s32 %r128, %r16, %r104;
sub.s32 %r57, %r128, %r17;
mad.lo.s32 %r129, %r18, %r126, %r57;
add.u64 %rd54, %SP, 12;
cvta.to.local.u64 %rd55, %rd54;
st.local.u32 [%rd55], %r193;
mad.lo.s32 %r130, %r34, %r127, %r102;
mul.lo.s32 %r131, %r19, %r102;
sub.s32 %r58, %r131, %r20;
mad.lo.s32 %r132, %r21, %r129, %r58;
add.u64 %rd56, %SP, 8;
cvta.to.local.u64 %rd57, %rd56;
st.local.u32 [%rd57], %r193;
mad.lo.s32 %r133, %r35, %r130, %r100;
mul.lo.s32 %r134, %r22, %r100;
sub.s32 %r59, %r134, %r23;
mad.lo.s32 %r135, %r24, %r132, %r59;
add.u64 %rd58, %SP, 4;
cvta.to.local.u64 %rd59, %rd58;
st.local.u32 [%rd59], %r193;
rem.s32 %r136, %r192, %r36;
mad.lo.s32 %r137, %r36, %r133, %r136;
mul.lo.s32 %r138, %r25, %r136;
sub.s32 %r60, %r138, %r26;
mad.lo.s32 %r139, %r27, %r135, %r60;
add.u64 %rd60, %SP, 0;
cvta.to.local.u64 %rd61, %rd60;
st.local.u32 [%rd61], %r193;
mul.wide.s32 %rd63, %r137, 4;
add.s64 %rd113, %rd62, %rd63;
cvt.s64.s32	%rd2, %r139;
bra.uni BB9_7;

BB9_25:
add.u64 %rd105, %SP, 28;
cvta.to.local.u64 %rd104, %rd105;
mul.lo.s32 %r174, %r30, %r29;
mul.lo.s32 %r175, %r31, %r174;
mul.lo.s32 %r176, %r32, %r175;
mul.lo.s32 %r177, %r33, %r176;
mul.lo.s32 %r178, %r34, %r177;
mul.lo.s32 %r179, %r35, %r178;
mul.lo.s32 %r180, %r36, %r179;
mul.wide.s32 %rd95, %r180, 4;
add.s64 %rd113, %rd113, %rd95;
cvta.to.local.u64 %rd96, %rd114;
ld.local.u32 %r181, [%rd96];
add.s32 %r182, %r181, 1;
st.local.u32 [%rd96], %r182;
ld.local.u32 %r193, [%rd104];

BB9_7:
mul.lo.s32 %r62, %r3, %r193;
add.s32 %r140, %r62, %r53;
setp.gt.s32	%p4, %r140, -1;
setp.lt.s32	%p5, %r140, %r6;
and.pred %p6, %p4, %p5;
@!%p6 bra BB9_15;
bra.uni BB9_8;

BB9_8:
add.u64 %rd64, %SP, 24;
cvta.to.local.u64 %rd65, %rd64;
ld.local.u32 %r141, [%rd65];
mul.lo.s32 %r63, %r37, %r141;
add.s32 %r142, %r63, %r54;
setp.gt.s32	%p7, %r142, -1;
setp.lt.s32	%p8, %r142, %r9;
and.pred %p9, %p7, %p8;
@!%p9 bra BB9_15;
bra.uni BB9_9;

BB9_9:
add.u64 %rd66, %SP, 20;
cvta.to.local.u64 %rd67, %rd66;
ld.local.u32 %r143, [%rd67];
mul.lo.s32 %r64, %r38, %r143;
add.s32 %r144, %r64, %r55;
setp.gt.s32	%p10, %r144, -1;
setp.lt.s32	%p11, %r144, %r12;
and.pred %p12, %p10, %p11;
@!%p12 bra BB9_15;
bra.uni BB9_10;

BB9_10:
add.u64 %rd68, %SP, 16;
cvta.to.local.u64 %rd69, %rd68;
ld.local.u32 %r145, [%rd69];
mul.lo.s32 %r65, %r39, %r145;
add.s32 %r146, %r65, %r56;
setp.gt.s32	%p13, %r146, -1;
setp.lt.s32	%p14, %r146, %r15;
and.pred %p15, %p13, %p14;
@!%p15 bra BB9_15;
bra.uni BB9_11;

BB9_11:
add.u64 %rd70, %SP, 12;
cvta.to.local.u64 %rd71, %rd70;
ld.local.u32 %r147, [%rd71];
mul.lo.s32 %r66, %r40, %r147;
add.s32 %r148, %r66, %r57;
setp.gt.s32	%p16, %r148, -1;
setp.lt.s32	%p17, %r148, %r18;
and.pred %p18, %p16, %p17;
@!%p18 bra BB9_15;
bra.uni BB9_12;

BB9_12:
add.u64 %rd72, %SP, 8;
cvta.to.local.u64 %rd73, %rd72;
ld.local.u32 %r149, [%rd73];
mul.lo.s32 %r67, %r41, %r149;
add.s32 %r150, %r67, %r58;
setp.gt.s32	%p19, %r150, -1;
setp.lt.s32	%p20, %r150, %r21;
and.pred %p21, %p19, %p20;
@!%p21 bra BB9_15;
bra.uni BB9_13;

BB9_13:
add.u64 %rd74, %SP, 4;
cvta.to.local.u64 %rd75, %rd74;
ld.local.u32 %r151, [%rd75];
mul.lo.s32 %r68, %r42, %r151;
add.s32 %r152, %r68, %r59;
setp.gt.s32	%p22, %r152, -1;
setp.lt.s32	%p23, %r152, %r24;
and.pred %p24, %p22, %p23;
@!%p24 bra BB9_15;
bra.uni BB9_14;

BB9_14:
rem.s32 %r190, %r192, %r36;
mul.lo.s32 %r189, %r25, %r190;
sub.s32 %r188, %r189, %r26;
add.u64 %rd76, %SP, 0;
cvta.to.local.u64 %rd77, %rd76;
ld.local.u32 %r194, [%rd77];
mul.lo.s32 %r70, %r43, %r194;
add.s32 %r153, %r70, %r188;
setp.gt.s32	%p25, %r153, -1;
setp.lt.s32	%p26, %r153, %r27;
and.pred %p27, %p25, %p26;
@%p27 bra BB9_16;
bra.uni BB9_15;

BB9_16:
mul.lo.s32 %r191, %r3, %r193;
mad.lo.s32 %r154, %r9, %r191, %r63;
mad.lo.s32 %r155, %r12, %r154, %r64;
mad.lo.s32 %r156, %r15, %r155, %r65;
mad.lo.s32 %r157, %r18, %r156, %r66;
mad.lo.s32 %r158, %r21, %r157, %r67;
mad.lo.s32 %r159, %r24, %r158, %r68;
mad.lo.s32 %r160, %r27, %r159, %r70;
cvt.s64.s32	%rd80, %r160;
add.s64 %rd81, %rd80, %rd2;
shl.b64 %rd83, %rd81, 2;
add.s64 %rd84, %rd82, %rd83;
ld.global.f32 %f4, [%rd84];
bra.uni BB9_17;

BB9_15:
add.u64 %rd102, %SP, 0;
cvta.to.local.u64 %rd101, %rd102;
ld.local.u32 %r194, [%rd101];
mov.f32 %f4, 0f00000000;

BB9_17:
add.u64 %rd114, %SP, 0;
st.global.f32 [%rd113], %f4;
setp.ne.s32	%p28, %r194, %r44;
@%p28 bra BB9_25;

add.u64 %rd114, %SP, 4;
add.u64 %rd87, %SP, 0;
cvta.to.local.u64 %rd88, %rd87;
mov.u32 %r161, 0;
st.local.u32 [%rd88], %r161;
ld.local.u32 %r162, [%rd59];
setp.ne.s32	%p29, %r162, %r45;
@%p29 bra BB9_25;

add.u64 %rd114, %SP, 8;
st.local.u32 [%rd59], %r161;
ld.local.u32 %r164, [%rd57];
setp.ne.s32	%p30, %r164, %r46;
@%p30 bra BB9_25;

add.u64 %rd114, %SP, 12;
st.local.u32 [%rd57], %r161;
ld.local.u32 %r166, [%rd55];
setp.ne.s32	%p31, %r166, %r47;
@%p31 bra BB9_25;

add.u64 %rd114, %SP, 16;
st.local.u32 [%rd55], %r161;
ld.local.u32 %r168, [%rd53];
setp.ne.s32	%p32, %r168, %r48;
@%p32 bra BB9_25;

add.u64 %rd114, %SP, 20;
st.local.u32 [%rd53], %r161;
ld.local.u32 %r170, [%rd51];
setp.ne.s32	%p33, %r170, %r49;
@%p33 bra BB9_25;

add.u64 %rd114, %SP, 24;
st.local.u32 [%rd51], %r161;
ld.local.u32 %r172, [%rd49];
setp.ne.s32	%p34, %r172, %r50;
@%p34 bra BB9_25;

add.u64 %rd114, %SP, 28;
st.local.u32 [%rd49], %r161;
setp.eq.s32	%p35, %r193, %r51;
@%p35 bra BB9_26;
bra.uni BB9_25;

BB9_26:
mov.u32 %r187, %ntid.x;
ld.param.u32 %r186, [_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
mov.u32 %r184, %nctaid.x;
add.u64 %rd99, %SP, 28;
cvta.to.local.u64 %rd100, %rd99;
st.local.u32 [%rd100], %r161;
mad.lo.s32 %r192, %r184, %r187, %r192;
setp.lt.s32	%p36, %r192, %r186;
@%p36 bra BB9_6;

BB9_27:
ret;
}


.visible .entry _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot10[36];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<41>;
.reg .f32 %f<5>;
.reg .b32 %r<320>;
.reg .b64 %rd<124>;

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation[36];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape[36];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad[36];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride[36];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape[40];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape[40];

mov.u64 %rd123, __local_depot10;
cvta.local.u64 %SP, %rd123;
ld.param.u32 %r83, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd13, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd14, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd15, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd16, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd17, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd18, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd19, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd20, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 8;
@%p1 bra BB10_2;

cvta.to.global.u64 %rd21, %rd19;
mul.wide.u32 %rd22, %r1, 4;
add.s64 %rd23, %rd21, %rd22;
ld.global.u32 %r84, [%rd23];
mov.u64 %rd24, _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation;
add.s64 %rd25, %rd24, %rd22;
st.shared.u32 [%rd25], %r84;
cvta.to.global.u64 %rd26, %rd16;
add.s64 %rd27, %rd26, %rd22;
ld.global.u32 %r85, [%rd27];
mov.u64 %rd28, _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape;
add.s64 %rd29, %rd28, %rd22;
st.shared.u32 [%rd29], %r85;
cvta.to.global.u64 %rd30, %rd17;
add.s64 %rd31, %rd30, %rd22;
ld.global.u32 %r86, [%rd31];
mov.u64 %rd32, _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad;
add.s64 %rd33, %rd32, %rd22;
st.shared.u32 [%rd33], %r86;
cvta.to.global.u64 %rd34, %rd18;
add.s64 %rd35, %rd34, %rd22;
ld.global.u32 %r87, [%rd35];
mov.u64 %rd36, _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride;
add.s64 %rd37, %rd36, %rd22;
st.shared.u32 [%rd37], %r87;

BB10_2:
setp.gt.u32	%p2, %r1, 9;
@%p2 bra BB10_4;

cvta.to.global.u64 %rd38, %rd14;
cvta.to.global.u64 %rd39, %rd15;
mul.wide.u32 %rd40, %r1, 4;
add.s64 %rd41, %rd39, %rd40;
ld.global.u32 %r88, [%rd41];
mov.u64 %rd42, _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape;
add.s64 %rd43, %rd42, %rd40;
st.shared.u32 [%rd43], %r88;
add.s64 %rd44, %rd38, %rd40;
ld.global.u32 %r89, [%rd44];
mov.u64 %rd45, _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape;
add.s64 %rd46, %rd45, %rd40;
st.shared.u32 [%rd46], %r89;

BB10_4:
bar.sync 0;
mov.u32 %r90, %ntid.x;
mov.u32 %r91, %ctaid.x;
mad.lo.s32 %r317, %r90, %r91, %r1;
setp.ge.s32	%p3, %r317, %r83;
@%p3 bra BB10_29;

ld.shared.u32 %r3, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation];
ld.shared.u32 %r4, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride];
ld.shared.u32 %r5, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad];
ld.shared.u32 %r6, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+4];
ld.shared.u32 %r7, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+4];
ld.shared.u32 %r8, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+4];
ld.shared.u32 %r9, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+8];
ld.shared.u32 %r10, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+8];
ld.shared.u32 %r11, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+8];
ld.shared.u32 %r12, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+12];
ld.shared.u32 %r13, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+12];
ld.shared.u32 %r14, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+12];
ld.shared.u32 %r15, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+16];
ld.shared.u32 %r16, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+16];
ld.shared.u32 %r17, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+16];
ld.shared.u32 %r18, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+20];
ld.shared.u32 %r19, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+20];
ld.shared.u32 %r20, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+20];
ld.shared.u32 %r21, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+24];
ld.shared.u32 %r22, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+24];
ld.shared.u32 %r23, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+24];
ld.shared.u32 %r24, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+28];
ld.shared.u32 %r25, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+28];
ld.shared.u32 %r26, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+28];
ld.shared.u32 %r27, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+32];
ld.shared.u32 %r28, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+32];
ld.shared.u32 %r29, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+32];
ld.shared.u32 %r30, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+36];
ld.shared.u32 %r92, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+28];
ld.shared.u32 %r93, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+32];
mul.lo.s32 %r94, %r92, %r93;
ld.shared.u32 %r95, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+24];
mul.lo.s32 %r96, %r95, %r94;
ld.shared.u32 %r97, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+20];
mul.lo.s32 %r98, %r97, %r96;
ld.shared.u32 %r99, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+16];
mul.lo.s32 %r100, %r99, %r98;
ld.shared.u32 %r101, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r102, %r101, %r100;
ld.shared.u32 %r103, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r104, %r103, %r102;
ld.shared.u32 %r105, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r106, %r105, %r104;
ld.shared.u32 %r107, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape];
mul.lo.s32 %r31, %r107, %r106;
ld.shared.u32 %r32, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+4];
ld.shared.u32 %r33, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+8];
ld.shared.u32 %r34, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+12];
ld.shared.u32 %r35, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+16];
ld.shared.u32 %r36, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+20];
ld.shared.u32 %r37, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+24];
ld.shared.u32 %r38, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+28];
ld.shared.u32 %r39, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+32];
ld.shared.u32 %r40, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+36];
ld.shared.u32 %r41, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+4];
ld.shared.u32 %r42, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+8];
ld.shared.u32 %r43, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+12];
ld.shared.u32 %r44, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+16];
ld.shared.u32 %r45, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+20];
ld.shared.u32 %r46, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+24];
ld.shared.u32 %r47, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+28];
ld.shared.u32 %r48, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+32];
add.s32 %r49, %r93, -1;
add.s32 %r50, %r92, -1;
add.s32 %r51, %r95, -1;
add.s32 %r52, %r97, -1;
add.s32 %r53, %r99, -1;
add.s32 %r54, %r101, -1;
add.s32 %r55, %r103, -1;
add.s32 %r56, %r105, -1;
add.s32 %r57, %r107, -1;
cvta.to.global.u64 %rd65, %rd20;
cvta.to.global.u64 %rd87, %rd13;

BB10_6:
div.s32 %r109, %r317, %r40;
rem.s32 %r110, %r109, %r39;
div.s32 %r111, %r109, %r39;
rem.s32 %r112, %r111, %r38;
div.s32 %r113, %r111, %r38;
rem.s32 %r114, %r113, %r37;
div.s32 %r115, %r113, %r37;
rem.s32 %r116, %r115, %r36;
div.s32 %r117, %r115, %r36;
rem.s32 %r118, %r117, %r35;
div.s32 %r119, %r117, %r35;
rem.s32 %r120, %r119, %r34;
div.s32 %r121, %r119, %r34;
rem.s32 %r122, %r121, %r33;
div.s32 %r123, %r121, %r33;
rem.s32 %r124, %r123, %r32;
div.s32 %r125, %r123, %r32;
mul.lo.s32 %r126, %r31, %r125;
mad.lo.s32 %r127, %r32, %r126, %r124;
add.u64 %rd47, %SP, 32;
cvta.to.local.u64 %rd48, %rd47;
mov.u32 %r318, 0;
st.local.u32 [%rd48], %r318;
mad.lo.s32 %r130, %r33, %r127, %r122;
add.u64 %rd49, %SP, 28;
cvta.to.local.u64 %rd50, %rd49;
st.local.u32 [%rd50], %r318;
mad.lo.s32 %r133, %r34, %r130, %r120;
add.u64 %rd51, %SP, 24;
cvta.to.local.u64 %rd52, %rd51;
st.local.u32 [%rd52], %r318;
mad.lo.s32 %r136, %r35, %r133, %r118;
add.u64 %rd53, %SP, 20;
cvta.to.local.u64 %rd54, %rd53;
st.local.u32 [%rd54], %r318;
mad.lo.s32 %r139, %r36, %r136, %r116;
add.u64 %rd55, %SP, 16;
cvta.to.local.u64 %rd56, %rd55;
st.local.u32 [%rd56], %r318;
mad.lo.s32 %r142, %r37, %r139, %r114;
add.u64 %rd57, %SP, 12;
cvta.to.local.u64 %rd58, %rd57;
st.local.u32 [%rd58], %r318;
mad.lo.s32 %r145, %r38, %r142, %r112;
add.u64 %rd59, %SP, 8;
cvta.to.local.u64 %rd60, %rd59;
st.local.u32 [%rd60], %r318;
mad.lo.s32 %r148, %r39, %r145, %r110;
add.u64 %rd61, %SP, 4;
cvta.to.local.u64 %rd62, %rd61;
st.local.u32 [%rd62], %r318;
rem.s32 %r151, %r317, %r40;
mad.lo.s32 %r152, %r40, %r148, %r151;
add.u64 %rd63, %SP, 0;
cvta.to.local.u64 %rd64, %rd63;
st.local.u32 [%rd64], %r318;
mul.wide.s32 %rd66, %r152, 4;
add.s64 %rd121, %rd65, %rd66;
bra.uni BB10_7;

BB10_27:
add.u64 %rd120, %SP, 32;
cvta.to.local.u64 %rd119, %rd120;
mul.lo.s32 %r194, %r33, %r32;
mul.lo.s32 %r195, %r34, %r194;
mul.lo.s32 %r196, %r35, %r195;
mul.lo.s32 %r197, %r36, %r196;
mul.lo.s32 %r198, %r37, %r197;
mul.lo.s32 %r199, %r38, %r198;
mul.lo.s32 %r200, %r39, %r199;
mul.lo.s32 %r201, %r40, %r200;
mul.wide.s32 %rd101, %r201, 4;
add.s64 %rd121, %rd121, %rd101;
cvta.to.local.u64 %rd102, %rd122;
ld.local.u32 %r202, [%rd102];
add.s32 %r203, %r202, 1;
st.local.u32 [%rd102], %r203;
ld.local.u32 %r318, [%rd119];

BB10_7:
div.s32 %r217, %r317, %r40;
div.s32 %r216, %r217, %r39;
div.s32 %r215, %r216, %r38;
div.s32 %r214, %r215, %r37;
div.s32 %r213, %r214, %r36;
div.s32 %r212, %r213, %r35;
div.s32 %r211, %r212, %r34;
div.s32 %r210, %r211, %r33;
rem.s32 %r209, %r210, %r32;
mul.lo.s32 %r208, %r4, %r209;
sub.s32 %r207, %r208, %r5;
mul.lo.s32 %r69, %r3, %r318;
add.s32 %r155, %r69, %r207;
setp.gt.s32	%p4, %r155, -1;
setp.lt.s32	%p5, %r155, %r6;
and.pred %p6, %p4, %p5;
@!%p6 bra BB10_16;
bra.uni BB10_8;

BB10_8:
div.s32 %r228, %r317, %r40;
div.s32 %r227, %r228, %r39;
div.s32 %r226, %r227, %r38;
div.s32 %r225, %r226, %r37;
div.s32 %r224, %r225, %r36;
div.s32 %r223, %r224, %r35;
div.s32 %r222, %r223, %r34;
rem.s32 %r221, %r222, %r33;
mul.lo.s32 %r220, %r7, %r221;
sub.s32 %r219, %r220, %r8;
add.u64 %rd67, %SP, 28;
cvta.to.local.u64 %rd68, %rd67;
ld.local.u32 %r156, [%rd68];
mul.lo.s32 %r70, %r41, %r156;
add.s32 %r157, %r70, %r219;
setp.gt.s32	%p7, %r157, -1;
setp.lt.s32	%p8, %r157, %r9;
and.pred %p9, %p7, %p8;
@!%p9 bra BB10_16;
bra.uni BB10_9;

BB10_9:
div.s32 %r237, %r317, %r40;
div.s32 %r236, %r237, %r39;
div.s32 %r235, %r236, %r38;
div.s32 %r234, %r235, %r37;
div.s32 %r233, %r234, %r36;
div.s32 %r232, %r233, %r35;
rem.s32 %r231, %r232, %r34;
mul.lo.s32 %r230, %r10, %r231;
sub.s32 %r229, %r230, %r11;
add.u64 %rd69, %SP, 24;
cvta.to.local.u64 %rd70, %rd69;
ld.local.u32 %r158, [%rd70];
mul.lo.s32 %r71, %r42, %r158;
add.s32 %r159, %r71, %r229;
setp.gt.s32	%p10, %r159, -1;
setp.lt.s32	%p11, %r159, %r12;
and.pred %p12, %p10, %p11;
@!%p12 bra BB10_16;
bra.uni BB10_10;

BB10_10:
div.s32 %r245, %r317, %r40;
div.s32 %r244, %r245, %r39;
div.s32 %r243, %r244, %r38;
div.s32 %r242, %r243, %r37;
div.s32 %r241, %r242, %r36;
rem.s32 %r240, %r241, %r35;
mul.lo.s32 %r239, %r13, %r240;
sub.s32 %r238, %r239, %r14;
add.u64 %rd71, %SP, 20;
cvta.to.local.u64 %rd72, %rd71;
ld.local.u32 %r160, [%rd72];
mul.lo.s32 %r72, %r43, %r160;
add.s32 %r161, %r72, %r238;
setp.gt.s32	%p13, %r161, -1;
setp.lt.s32	%p14, %r161, %r15;
and.pred %p15, %p13, %p14;
@!%p15 bra BB10_16;
bra.uni BB10_11;

BB10_11:
div.s32 %r252, %r317, %r40;
div.s32 %r251, %r252, %r39;
div.s32 %r250, %r251, %r38;
div.s32 %r249, %r250, %r37;
rem.s32 %r248, %r249, %r36;
mul.lo.s32 %r247, %r16, %r248;
sub.s32 %r246, %r247, %r17;
add.u64 %rd73, %SP, 16;
cvta.to.local.u64 %rd74, %rd73;
ld.local.u32 %r162, [%rd74];
mul.lo.s32 %r73, %r44, %r162;
add.s32 %r163, %r73, %r246;
setp.gt.s32	%p16, %r163, -1;
setp.lt.s32	%p17, %r163, %r18;
and.pred %p18, %p16, %p17;
@!%p18 bra BB10_16;
bra.uni BB10_12;

BB10_12:
div.s32 %r258, %r317, %r40;
div.s32 %r257, %r258, %r39;
div.s32 %r256, %r257, %r38;
rem.s32 %r255, %r256, %r37;
mul.lo.s32 %r254, %r19, %r255;
sub.s32 %r253, %r254, %r20;
add.u64 %rd75, %SP, 12;
cvta.to.local.u64 %rd76, %rd75;
ld.local.u32 %r164, [%rd76];
mul.lo.s32 %r74, %r45, %r164;
add.s32 %r165, %r74, %r253;
setp.gt.s32	%p19, %r165, -1;
setp.lt.s32	%p20, %r165, %r21;
and.pred %p21, %p19, %p20;
@!%p21 bra BB10_16;
bra.uni BB10_13;

BB10_13:
div.s32 %r263, %r317, %r40;
div.s32 %r262, %r263, %r39;
rem.s32 %r261, %r262, %r38;
mul.lo.s32 %r260, %r22, %r261;
sub.s32 %r259, %r260, %r23;
add.u64 %rd77, %SP, 8;
cvta.to.local.u64 %rd78, %rd77;
ld.local.u32 %r166, [%rd78];
mul.lo.s32 %r75, %r46, %r166;
add.s32 %r167, %r75, %r259;
setp.gt.s32	%p22, %r167, -1;
setp.lt.s32	%p23, %r167, %r24;
and.pred %p24, %p22, %p23;
@!%p24 bra BB10_16;
bra.uni BB10_14;

BB10_14:
div.s32 %r267, %r317, %r40;
rem.s32 %r266, %r267, %r39;
mul.lo.s32 %r265, %r25, %r266;
sub.s32 %r264, %r265, %r26;
add.u64 %rd79, %SP, 4;
cvta.to.local.u64 %rd80, %rd79;
ld.local.u32 %r168, [%rd80];
mul.lo.s32 %r76, %r47, %r168;
add.s32 %r169, %r76, %r264;
setp.gt.s32	%p25, %r169, -1;
setp.lt.s32	%p26, %r169, %r27;
and.pred %p27, %p25, %p26;
@!%p27 bra BB10_16;
bra.uni BB10_15;

BB10_15:
rem.s32 %r270, %r317, %r40;
mul.lo.s32 %r269, %r28, %r270;
sub.s32 %r268, %r269, %r29;
add.u64 %rd81, %SP, 0;
cvta.to.local.u64 %rd82, %rd81;
ld.local.u32 %r319, [%rd82];
mul.lo.s32 %r78, %r48, %r319;
add.s32 %r170, %r78, %r268;
setp.gt.s32	%p28, %r170, -1;
setp.lt.s32	%p29, %r170, %r30;
and.pred %p30, %p28, %p29;
@%p30 bra BB10_17;
bra.uni BB10_16;

BB10_17:
div.s32 %r315, %r317, %r40;
div.s32 %r314, %r315, %r39;
div.s32 %r313, %r314, %r38;
div.s32 %r312, %r313, %r37;
div.s32 %r311, %r312, %r36;
div.s32 %r310, %r311, %r35;
div.s32 %r309, %r310, %r34;
div.s32 %r308, %r309, %r33;
rem.s32 %r307, %r308, %r32;
mul.lo.s32 %r306, %r4, %r307;
sub.s32 %r305, %r306, %r5;
div.s32 %r304, %r308, %r32;
rem.s32 %r303, %r309, %r33;
mul.lo.s32 %r302, %r7, %r303;
sub.s32 %r301, %r302, %r8;
mad.lo.s32 %r300, %r6, %r304, %r305;
rem.s32 %r299, %r310, %r34;
mul.lo.s32 %r298, %r10, %r299;
sub.s32 %r297, %r298, %r11;
mad.lo.s32 %r296, %r9, %r300, %r301;
rem.s32 %r295, %r311, %r35;
mul.lo.s32 %r294, %r13, %r295;
sub.s32 %r293, %r294, %r14;
mad.lo.s32 %r292, %r12, %r296, %r297;
rem.s32 %r291, %r312, %r36;
mul.lo.s32 %r290, %r16, %r291;
sub.s32 %r289, %r290, %r17;
mad.lo.s32 %r288, %r15, %r292, %r293;
rem.s32 %r287, %r313, %r37;
mul.lo.s32 %r286, %r19, %r287;
sub.s32 %r285, %r286, %r20;
mad.lo.s32 %r284, %r18, %r288, %r289;
rem.s32 %r283, %r314, %r38;
mul.lo.s32 %r282, %r22, %r283;
sub.s32 %r281, %r282, %r23;
mad.lo.s32 %r280, %r21, %r284, %r285;
rem.s32 %r279, %r315, %r39;
mul.lo.s32 %r278, %r25, %r279;
sub.s32 %r277, %r278, %r26;
mad.lo.s32 %r276, %r24, %r280, %r281;
rem.s32 %r275, %r317, %r40;
mul.lo.s32 %r274, %r28, %r275;
sub.s32 %r273, %r274, %r29;
mad.lo.s32 %r272, %r27, %r276, %r277;
mad.lo.s32 %r271, %r30, %r272, %r273;
cvt.s64.s32	%rd118, %r271;
mad.lo.s32 %r171, %r9, %r69, %r70;
mad.lo.s32 %r172, %r12, %r171, %r71;
mad.lo.s32 %r173, %r15, %r172, %r72;
mad.lo.s32 %r174, %r18, %r173, %r73;
mad.lo.s32 %r175, %r21, %r174, %r74;
mad.lo.s32 %r176, %r24, %r175, %r75;
mad.lo.s32 %r177, %r27, %r176, %r76;
mad.lo.s32 %r178, %r30, %r177, %r78;
cvt.s64.s32	%rd85, %r178;
add.s64 %rd86, %rd85, %rd118;
shl.b64 %rd88, %rd86, 2;
add.s64 %rd89, %rd87, %rd88;
ld.global.f32 %f4, [%rd89];
bra.uni BB10_18;

BB10_16:
add.u64 %rd108, %SP, 0;
cvta.to.local.u64 %rd107, %rd108;
ld.local.u32 %r319, [%rd107];
mov.f32 %f4, 0f00000000;

BB10_18:
add.u64 %rd122, %SP, 0;
st.global.f32 [%rd121], %f4;
setp.ne.s32	%p31, %r319, %r49;
@%p31 bra BB10_27;

add.u64 %rd122, %SP, 4;
add.u64 %rd92, %SP, 0;
cvta.to.local.u64 %rd93, %rd92;
mov.u32 %r179, 0;
st.local.u32 [%rd93], %r179;
ld.local.u32 %r180, [%rd62];
setp.ne.s32	%p32, %r180, %r50;
@%p32 bra BB10_27;

add.u64 %rd122, %SP, 8;
st.local.u32 [%rd62], %r179;
ld.local.u32 %r182, [%rd60];
setp.ne.s32	%p33, %r182, %r51;
@%p33 bra BB10_27;

add.u64 %rd122, %SP, 12;
st.local.u32 [%rd60], %r179;
ld.local.u32 %r184, [%rd58];
setp.ne.s32	%p34, %r184, %r52;
@%p34 bra BB10_27;

add.u64 %rd122, %SP, 16;
st.local.u32 [%rd58], %r179;
ld.local.u32 %r186, [%rd56];
setp.ne.s32	%p35, %r186, %r53;
@%p35 bra BB10_27;

add.u64 %rd122, %SP, 20;
st.local.u32 [%rd56], %r179;
ld.local.u32 %r188, [%rd54];
setp.ne.s32	%p36, %r188, %r54;
@%p36 bra BB10_27;

add.u64 %rd122, %SP, 24;
st.local.u32 [%rd54], %r179;
ld.local.u32 %r190, [%rd52];
setp.ne.s32	%p37, %r190, %r55;
@%p37 bra BB10_27;

add.u64 %rd122, %SP, 28;
st.local.u32 [%rd52], %r179;
ld.local.u32 %r192, [%rd50];
setp.ne.s32	%p38, %r192, %r56;
@%p38 bra BB10_27;

add.u64 %rd122, %SP, 32;
st.local.u32 [%rd50], %r179;
setp.eq.s32	%p39, %r318, %r57;
@%p39 bra BB10_28;
bra.uni BB10_27;

BB10_28:
mov.u32 %r316, %ntid.x;
ld.param.u32 %r218, [_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
mov.u32 %r205, %nctaid.x;
add.u64 %rd105, %SP, 32;
cvta.to.local.u64 %rd106, %rd105;
st.local.u32 [%rd106], %r179;
mad.lo.s32 %r317, %r205, %r316, %r317;
setp.lt.s32	%p40, %r317, %r218;
@%p40 bra BB10_6;

BB10_29:
ret;
}


.visible .entry _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot11[40];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<45>;
.reg .f32 %f<5>;
.reg .b32 %r<358>;
.reg .b64 %rd<131>;

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation[40];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape[40];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad[40];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride[40];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape[44];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape[44];

mov.u64 %rd130, __local_depot11;
cvta.local.u64 %SP, %rd130;
ld.param.u32 %r91, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd14, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd15, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd16, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd17, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd18, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd19, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd20, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd21, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 9;
@%p1 bra BB11_2;

cvta.to.global.u64 %rd22, %rd20;
mul.wide.u32 %rd23, %r1, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.u32 %r92, [%rd24];
mov.u64 %rd25, _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation;
add.s64 %rd26, %rd25, %rd23;
st.shared.u32 [%rd26], %r92;
cvta.to.global.u64 %rd27, %rd17;
add.s64 %rd28, %rd27, %rd23;
ld.global.u32 %r93, [%rd28];
mov.u64 %rd29, _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape;
add.s64 %rd30, %rd29, %rd23;
st.shared.u32 [%rd30], %r93;
cvta.to.global.u64 %rd31, %rd18;
add.s64 %rd32, %rd31, %rd23;
ld.global.u32 %r94, [%rd32];
mov.u64 %rd33, _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad;
add.s64 %rd34, %rd33, %rd23;
st.shared.u32 [%rd34], %r94;
cvta.to.global.u64 %rd35, %rd19;
add.s64 %rd36, %rd35, %rd23;
ld.global.u32 %r95, [%rd36];
mov.u64 %rd37, _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride;
add.s64 %rd38, %rd37, %rd23;
st.shared.u32 [%rd38], %r95;

BB11_2:
setp.gt.u32	%p2, %r1, 10;
@%p2 bra BB11_4;

cvta.to.global.u64 %rd39, %rd15;
cvta.to.global.u64 %rd40, %rd16;
mul.wide.u32 %rd41, %r1, 4;
add.s64 %rd42, %rd40, %rd41;
ld.global.u32 %r96, [%rd42];
mov.u64 %rd43, _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape;
add.s64 %rd44, %rd43, %rd41;
st.shared.u32 [%rd44], %r96;
add.s64 %rd45, %rd39, %rd41;
ld.global.u32 %r97, [%rd45];
mov.u64 %rd46, _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape;
add.s64 %rd47, %rd46, %rd41;
st.shared.u32 [%rd47], %r97;

BB11_4:
bar.sync 0;
mov.u32 %r98, %ntid.x;
mov.u32 %r99, %ctaid.x;
mad.lo.s32 %r355, %r98, %r99, %r1;
setp.ge.s32	%p3, %r355, %r91;
@%p3 bra BB11_31;

ld.shared.u32 %r3, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation];
ld.shared.u32 %r4, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride];
ld.shared.u32 %r5, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad];
ld.shared.u32 %r6, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+4];
ld.shared.u32 %r7, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+4];
ld.shared.u32 %r8, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+4];
ld.shared.u32 %r9, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+8];
ld.shared.u32 %r10, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+8];
ld.shared.u32 %r11, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+8];
ld.shared.u32 %r12, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+12];
ld.shared.u32 %r13, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+12];
ld.shared.u32 %r14, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+12];
ld.shared.u32 %r15, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+16];
ld.shared.u32 %r16, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+16];
ld.shared.u32 %r17, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+16];
ld.shared.u32 %r18, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+20];
ld.shared.u32 %r19, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+20];
ld.shared.u32 %r20, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+20];
ld.shared.u32 %r21, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+24];
ld.shared.u32 %r22, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+24];
ld.shared.u32 %r23, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+24];
ld.shared.u32 %r24, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+28];
ld.shared.u32 %r25, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+28];
ld.shared.u32 %r26, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+28];
ld.shared.u32 %r27, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+32];
ld.shared.u32 %r28, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+32];
ld.shared.u32 %r29, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+32];
ld.shared.u32 %r30, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+36];
ld.shared.u32 %r31, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+36];
ld.shared.u32 %r32, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+36];
ld.shared.u32 %r33, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+40];
ld.shared.u32 %r100, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+32];
ld.shared.u32 %r101, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+36];
mul.lo.s32 %r102, %r100, %r101;
ld.shared.u32 %r103, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+28];
mul.lo.s32 %r104, %r103, %r102;
ld.shared.u32 %r105, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+24];
mul.lo.s32 %r106, %r105, %r104;
ld.shared.u32 %r107, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+20];
mul.lo.s32 %r108, %r107, %r106;
ld.shared.u32 %r109, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+16];
mul.lo.s32 %r110, %r109, %r108;
ld.shared.u32 %r111, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r112, %r111, %r110;
ld.shared.u32 %r113, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r114, %r113, %r112;
ld.shared.u32 %r115, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r116, %r115, %r114;
ld.shared.u32 %r117, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape];
mul.lo.s32 %r34, %r117, %r116;
ld.shared.u32 %r35, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+4];
ld.shared.u32 %r36, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+8];
ld.shared.u32 %r37, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+12];
ld.shared.u32 %r38, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+16];
ld.shared.u32 %r39, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+20];
ld.shared.u32 %r40, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+24];
ld.shared.u32 %r41, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+28];
ld.shared.u32 %r42, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+32];
ld.shared.u32 %r43, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+36];
ld.shared.u32 %r44, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+40];
ld.shared.u32 %r45, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+4];
ld.shared.u32 %r46, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+8];
ld.shared.u32 %r47, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+12];
ld.shared.u32 %r48, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+16];
ld.shared.u32 %r49, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+20];
ld.shared.u32 %r50, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+24];
ld.shared.u32 %r51, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+28];
ld.shared.u32 %r52, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+32];
ld.shared.u32 %r53, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+36];
add.s32 %r54, %r101, -1;
add.s32 %r55, %r100, -1;
add.s32 %r56, %r103, -1;
add.s32 %r57, %r105, -1;
add.s32 %r58, %r107, -1;
add.s32 %r59, %r109, -1;
add.s32 %r60, %r111, -1;
add.s32 %r61, %r113, -1;
add.s32 %r62, %r115, -1;
add.s32 %r63, %r117, -1;
cvta.to.global.u64 %rd68, %rd21;
cvta.to.global.u64 %rd92, %rd14;

BB11_6:
div.s32 %r119, %r355, %r44;
rem.s32 %r120, %r119, %r43;
div.s32 %r121, %r119, %r43;
rem.s32 %r122, %r121, %r42;
div.s32 %r123, %r121, %r42;
rem.s32 %r124, %r123, %r41;
div.s32 %r125, %r123, %r41;
rem.s32 %r126, %r125, %r40;
div.s32 %r127, %r125, %r40;
rem.s32 %r128, %r127, %r39;
div.s32 %r129, %r127, %r39;
rem.s32 %r130, %r129, %r38;
div.s32 %r131, %r129, %r38;
rem.s32 %r132, %r131, %r37;
div.s32 %r133, %r131, %r37;
rem.s32 %r134, %r133, %r36;
div.s32 %r135, %r133, %r36;
rem.s32 %r136, %r135, %r35;
div.s32 %r137, %r135, %r35;
mul.lo.s32 %r138, %r34, %r137;
mad.lo.s32 %r139, %r35, %r138, %r136;
add.u64 %rd48, %SP, 36;
cvta.to.local.u64 %rd49, %rd48;
mov.u32 %r356, 0;
st.local.u32 [%rd49], %r356;
mad.lo.s32 %r142, %r36, %r139, %r134;
add.u64 %rd50, %SP, 32;
cvta.to.local.u64 %rd51, %rd50;
st.local.u32 [%rd51], %r356;
mad.lo.s32 %r145, %r37, %r142, %r132;
add.u64 %rd52, %SP, 28;
cvta.to.local.u64 %rd53, %rd52;
st.local.u32 [%rd53], %r356;
mad.lo.s32 %r148, %r38, %r145, %r130;
add.u64 %rd54, %SP, 24;
cvta.to.local.u64 %rd55, %rd54;
st.local.u32 [%rd55], %r356;
mad.lo.s32 %r151, %r39, %r148, %r128;
add.u64 %rd56, %SP, 20;
cvta.to.local.u64 %rd57, %rd56;
st.local.u32 [%rd57], %r356;
mad.lo.s32 %r154, %r40, %r151, %r126;
add.u64 %rd58, %SP, 16;
cvta.to.local.u64 %rd59, %rd58;
st.local.u32 [%rd59], %r356;
mad.lo.s32 %r157, %r41, %r154, %r124;
add.u64 %rd60, %SP, 12;
cvta.to.local.u64 %rd61, %rd60;
st.local.u32 [%rd61], %r356;
mad.lo.s32 %r160, %r42, %r157, %r122;
add.u64 %rd62, %SP, 8;
cvta.to.local.u64 %rd63, %rd62;
st.local.u32 [%rd63], %r356;
mad.lo.s32 %r163, %r43, %r160, %r120;
add.u64 %rd64, %SP, 4;
cvta.to.local.u64 %rd65, %rd64;
st.local.u32 [%rd65], %r356;
rem.s32 %r166, %r355, %r44;
mad.lo.s32 %r167, %r44, %r163, %r166;
add.u64 %rd66, %SP, 0;
cvta.to.local.u64 %rd67, %rd66;
st.local.u32 [%rd67], %r356;
mul.wide.s32 %rd69, %r167, 4;
add.s64 %rd128, %rd68, %rd69;
bra.uni BB11_7;

BB11_29:
add.u64 %rd127, %SP, 36;
cvta.to.local.u64 %rd126, %rd127;
mul.lo.s32 %r214, %r36, %r35;
mul.lo.s32 %r215, %r37, %r214;
mul.lo.s32 %r216, %r38, %r215;
mul.lo.s32 %r217, %r39, %r216;
mul.lo.s32 %r218, %r40, %r217;
mul.lo.s32 %r219, %r41, %r218;
mul.lo.s32 %r220, %r42, %r219;
mul.lo.s32 %r221, %r43, %r220;
mul.lo.s32 %r222, %r44, %r221;
mul.wide.s32 %rd107, %r222, 4;
add.s64 %rd128, %rd128, %rd107;
cvta.to.local.u64 %rd108, %rd129;
ld.local.u32 %r223, [%rd108];
add.s32 %r224, %r223, 1;
st.local.u32 [%rd108], %r224;
ld.local.u32 %r356, [%rd126];

BB11_7:
div.s32 %r239, %r355, %r44;
div.s32 %r238, %r239, %r43;
div.s32 %r237, %r238, %r42;
div.s32 %r236, %r237, %r41;
div.s32 %r235, %r236, %r40;
div.s32 %r234, %r235, %r39;
div.s32 %r233, %r234, %r38;
div.s32 %r232, %r233, %r37;
div.s32 %r231, %r232, %r36;
rem.s32 %r230, %r231, %r35;
mul.lo.s32 %r229, %r4, %r230;
sub.s32 %r228, %r229, %r5;
mul.lo.s32 %r76, %r3, %r356;
add.s32 %r170, %r76, %r228;
setp.gt.s32	%p4, %r170, -1;
setp.lt.s32	%p5, %r170, %r6;
and.pred %p6, %p4, %p5;
@!%p6 bra BB11_17;
bra.uni BB11_8;

BB11_8:
div.s32 %r251, %r355, %r44;
div.s32 %r250, %r251, %r43;
div.s32 %r249, %r250, %r42;
div.s32 %r248, %r249, %r41;
div.s32 %r247, %r248, %r40;
div.s32 %r246, %r247, %r39;
div.s32 %r245, %r246, %r38;
div.s32 %r244, %r245, %r37;
rem.s32 %r243, %r244, %r36;
mul.lo.s32 %r242, %r7, %r243;
sub.s32 %r241, %r242, %r8;
add.u64 %rd70, %SP, 32;
cvta.to.local.u64 %rd71, %rd70;
ld.local.u32 %r171, [%rd71];
mul.lo.s32 %r77, %r45, %r171;
add.s32 %r172, %r77, %r241;
setp.gt.s32	%p7, %r172, -1;
setp.lt.s32	%p8, %r172, %r9;
and.pred %p9, %p7, %p8;
@!%p9 bra BB11_17;
bra.uni BB11_9;

BB11_9:
div.s32 %r261, %r355, %r44;
div.s32 %r260, %r261, %r43;
div.s32 %r259, %r260, %r42;
div.s32 %r258, %r259, %r41;
div.s32 %r257, %r258, %r40;
div.s32 %r256, %r257, %r39;
div.s32 %r255, %r256, %r38;
rem.s32 %r254, %r255, %r37;
mul.lo.s32 %r253, %r10, %r254;
sub.s32 %r252, %r253, %r11;
add.u64 %rd72, %SP, 28;
cvta.to.local.u64 %rd73, %rd72;
ld.local.u32 %r173, [%rd73];
mul.lo.s32 %r78, %r46, %r173;
add.s32 %r174, %r78, %r252;
setp.gt.s32	%p10, %r174, -1;
setp.lt.s32	%p11, %r174, %r12;
and.pred %p12, %p10, %p11;
@!%p12 bra BB11_17;
bra.uni BB11_10;

BB11_10:
div.s32 %r270, %r355, %r44;
div.s32 %r269, %r270, %r43;
div.s32 %r268, %r269, %r42;
div.s32 %r267, %r268, %r41;
div.s32 %r266, %r267, %r40;
div.s32 %r265, %r266, %r39;
rem.s32 %r264, %r265, %r38;
mul.lo.s32 %r263, %r13, %r264;
sub.s32 %r262, %r263, %r14;
add.u64 %rd74, %SP, 24;
cvta.to.local.u64 %rd75, %rd74;
ld.local.u32 %r175, [%rd75];
mul.lo.s32 %r79, %r47, %r175;
add.s32 %r176, %r79, %r262;
setp.gt.s32	%p13, %r176, -1;
setp.lt.s32	%p14, %r176, %r15;
and.pred %p15, %p13, %p14;
@!%p15 bra BB11_17;
bra.uni BB11_11;

BB11_11:
div.s32 %r278, %r355, %r44;
div.s32 %r277, %r278, %r43;
div.s32 %r276, %r277, %r42;
div.s32 %r275, %r276, %r41;
div.s32 %r274, %r275, %r40;
rem.s32 %r273, %r274, %r39;
mul.lo.s32 %r272, %r16, %r273;
sub.s32 %r271, %r272, %r17;
add.u64 %rd76, %SP, 20;
cvta.to.local.u64 %rd77, %rd76;
ld.local.u32 %r177, [%rd77];
mul.lo.s32 %r80, %r48, %r177;
add.s32 %r178, %r80, %r271;
setp.gt.s32	%p16, %r178, -1;
setp.lt.s32	%p17, %r178, %r18;
and.pred %p18, %p16, %p17;
@!%p18 bra BB11_17;
bra.uni BB11_12;

BB11_12:
div.s32 %r285, %r355, %r44;
div.s32 %r284, %r285, %r43;
div.s32 %r283, %r284, %r42;
div.s32 %r282, %r283, %r41;
rem.s32 %r281, %r282, %r40;
mul.lo.s32 %r280, %r19, %r281;
sub.s32 %r279, %r280, %r20;
add.u64 %rd78, %SP, 16;
cvta.to.local.u64 %rd79, %rd78;
ld.local.u32 %r179, [%rd79];
mul.lo.s32 %r81, %r49, %r179;
add.s32 %r180, %r81, %r279;
setp.gt.s32	%p19, %r180, -1;
setp.lt.s32	%p20, %r180, %r21;
and.pred %p21, %p19, %p20;
@!%p21 bra BB11_17;
bra.uni BB11_13;

BB11_13:
div.s32 %r291, %r355, %r44;
div.s32 %r290, %r291, %r43;
div.s32 %r289, %r290, %r42;
rem.s32 %r288, %r289, %r41;
mul.lo.s32 %r287, %r22, %r288;
sub.s32 %r286, %r287, %r23;
add.u64 %rd80, %SP, 12;
cvta.to.local.u64 %rd81, %rd80;
ld.local.u32 %r181, [%rd81];
mul.lo.s32 %r82, %r50, %r181;
add.s32 %r182, %r82, %r286;
setp.gt.s32	%p22, %r182, -1;
setp.lt.s32	%p23, %r182, %r24;
and.pred %p24, %p22, %p23;
@!%p24 bra BB11_17;
bra.uni BB11_14;

BB11_14:
div.s32 %r296, %r355, %r44;
div.s32 %r295, %r296, %r43;
rem.s32 %r294, %r295, %r42;
mul.lo.s32 %r293, %r25, %r294;
sub.s32 %r292, %r293, %r26;
add.u64 %rd82, %SP, 8;
cvta.to.local.u64 %rd83, %rd82;
ld.local.u32 %r183, [%rd83];
mul.lo.s32 %r83, %r51, %r183;
add.s32 %r184, %r83, %r292;
setp.gt.s32	%p25, %r184, -1;
setp.lt.s32	%p26, %r184, %r27;
and.pred %p27, %p25, %p26;
@!%p27 bra BB11_17;
bra.uni BB11_15;

BB11_15:
div.s32 %r300, %r355, %r44;
rem.s32 %r299, %r300, %r43;
mul.lo.s32 %r298, %r28, %r299;
sub.s32 %r297, %r298, %r29;
add.u64 %rd84, %SP, 4;
cvta.to.local.u64 %rd85, %rd84;
ld.local.u32 %r185, [%rd85];
mul.lo.s32 %r84, %r52, %r185;
add.s32 %r186, %r84, %r297;
setp.gt.s32	%p28, %r186, -1;
setp.lt.s32	%p29, %r186, %r30;
and.pred %p30, %p28, %p29;
@!%p30 bra BB11_17;
bra.uni BB11_16;

BB11_16:
rem.s32 %r303, %r355, %r44;
mul.lo.s32 %r302, %r31, %r303;
sub.s32 %r301, %r302, %r32;
add.u64 %rd86, %SP, 0;
cvta.to.local.u64 %rd87, %rd86;
ld.local.u32 %r357, [%rd87];
mul.lo.s32 %r86, %r53, %r357;
add.s32 %r187, %r86, %r301;
setp.gt.s32	%p31, %r187, -1;
setp.lt.s32	%p32, %r187, %r33;
and.pred %p33, %p31, %p32;
@%p33 bra BB11_18;
bra.uni BB11_17;

BB11_18:
div.s32 %r353, %r355, %r44;
div.s32 %r352, %r353, %r43;
div.s32 %r351, %r352, %r42;
div.s32 %r350, %r351, %r41;
div.s32 %r349, %r350, %r40;
div.s32 %r348, %r349, %r39;
div.s32 %r347, %r348, %r38;
div.s32 %r346, %r347, %r37;
div.s32 %r345, %r346, %r36;
rem.s32 %r344, %r345, %r35;
mul.lo.s32 %r343, %r4, %r344;
sub.s32 %r342, %r343, %r5;
div.s32 %r341, %r345, %r35;
rem.s32 %r340, %r346, %r36;
mul.lo.s32 %r339, %r7, %r340;
sub.s32 %r338, %r339, %r8;
mad.lo.s32 %r337, %r6, %r341, %r342;
rem.s32 %r336, %r347, %r37;
mul.lo.s32 %r335, %r10, %r336;
sub.s32 %r334, %r335, %r11;
mad.lo.s32 %r333, %r9, %r337, %r338;
rem.s32 %r332, %r348, %r38;
mul.lo.s32 %r331, %r13, %r332;
sub.s32 %r330, %r331, %r14;
mad.lo.s32 %r329, %r12, %r333, %r334;
rem.s32 %r328, %r349, %r39;
mul.lo.s32 %r327, %r16, %r328;
sub.s32 %r326, %r327, %r17;
mad.lo.s32 %r325, %r15, %r329, %r330;
rem.s32 %r324, %r350, %r40;
mul.lo.s32 %r323, %r19, %r324;
sub.s32 %r322, %r323, %r20;
mad.lo.s32 %r321, %r18, %r325, %r326;
rem.s32 %r320, %r351, %r41;
mul.lo.s32 %r319, %r22, %r320;
sub.s32 %r318, %r319, %r23;
mad.lo.s32 %r317, %r21, %r321, %r322;
rem.s32 %r316, %r352, %r42;
mul.lo.s32 %r315, %r25, %r316;
sub.s32 %r314, %r315, %r26;
mad.lo.s32 %r313, %r24, %r317, %r318;
rem.s32 %r312, %r353, %r43;
mul.lo.s32 %r311, %r28, %r312;
sub.s32 %r310, %r311, %r29;
mad.lo.s32 %r309, %r27, %r313, %r314;
rem.s32 %r308, %r355, %r44;
mul.lo.s32 %r307, %r31, %r308;
sub.s32 %r306, %r307, %r32;
mad.lo.s32 %r305, %r30, %r309, %r310;
mad.lo.s32 %r304, %r33, %r305, %r306;
cvt.s64.s32	%rd125, %r304;
mad.lo.s32 %r188, %r9, %r76, %r77;
mad.lo.s32 %r189, %r12, %r188, %r78;
mad.lo.s32 %r190, %r15, %r189, %r79;
mad.lo.s32 %r191, %r18, %r190, %r80;
mad.lo.s32 %r192, %r21, %r191, %r81;
mad.lo.s32 %r193, %r24, %r192, %r82;
mad.lo.s32 %r194, %r27, %r193, %r83;
mad.lo.s32 %r195, %r30, %r194, %r84;
mad.lo.s32 %r196, %r33, %r195, %r86;
cvt.s64.s32	%rd90, %r196;
add.s64 %rd91, %rd90, %rd125;
shl.b64 %rd93, %rd91, 2;
add.s64 %rd94, %rd92, %rd93;
ld.global.f32 %f4, [%rd94];
bra.uni BB11_19;

BB11_17:
add.u64 %rd114, %SP, 0;
cvta.to.local.u64 %rd113, %rd114;
ld.local.u32 %r357, [%rd113];
mov.f32 %f4, 0f00000000;

BB11_19:
add.u64 %rd129, %SP, 0;
st.global.f32 [%rd128], %f4;
setp.ne.s32	%p34, %r357, %r54;
@%p34 bra BB11_29;

add.u64 %rd129, %SP, 4;
add.u64 %rd97, %SP, 0;
cvta.to.local.u64 %rd98, %rd97;
mov.u32 %r197, 0;
st.local.u32 [%rd98], %r197;
ld.local.u32 %r198, [%rd65];
setp.ne.s32	%p35, %r198, %r55;
@%p35 bra BB11_29;

add.u64 %rd129, %SP, 8;
st.local.u32 [%rd65], %r197;
ld.local.u32 %r200, [%rd63];
setp.ne.s32	%p36, %r200, %r56;
@%p36 bra BB11_29;

add.u64 %rd129, %SP, 12;
st.local.u32 [%rd63], %r197;
ld.local.u32 %r202, [%rd61];
setp.ne.s32	%p37, %r202, %r57;
@%p37 bra BB11_29;

add.u64 %rd129, %SP, 16;
st.local.u32 [%rd61], %r197;
ld.local.u32 %r204, [%rd59];
setp.ne.s32	%p38, %r204, %r58;
@%p38 bra BB11_29;

add.u64 %rd129, %SP, 20;
st.local.u32 [%rd59], %r197;
ld.local.u32 %r206, [%rd57];
setp.ne.s32	%p39, %r206, %r59;
@%p39 bra BB11_29;

add.u64 %rd129, %SP, 24;
st.local.u32 [%rd57], %r197;
ld.local.u32 %r208, [%rd55];
setp.ne.s32	%p40, %r208, %r60;
@%p40 bra BB11_29;

add.u64 %rd129, %SP, 28;
st.local.u32 [%rd55], %r197;
ld.local.u32 %r210, [%rd53];
setp.ne.s32	%p41, %r210, %r61;
@%p41 bra BB11_29;

add.u64 %rd129, %SP, 32;
st.local.u32 [%rd53], %r197;
ld.local.u32 %r212, [%rd51];
setp.ne.s32	%p42, %r212, %r62;
@%p42 bra BB11_29;

add.u64 %rd129, %SP, 36;
st.local.u32 [%rd51], %r197;
setp.eq.s32	%p43, %r356, %r63;
@%p43 bra BB11_30;
bra.uni BB11_29;

BB11_30:
mov.u32 %r354, %ntid.x;
ld.param.u32 %r240, [_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
mov.u32 %r226, %nctaid.x;
add.u64 %rd111, %SP, 36;
cvta.to.local.u64 %rd112, %rd111;
st.local.u32 [%rd112], %r197;
mad.lo.s32 %r355, %r226, %r354, %r355;
setp.lt.s32	%p44, %r355, %r240;
@%p44 bra BB11_6;

BB11_31:
ret;
}


.visible .entry _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.reg .pred %p<9>;
.reg .b32 %r<37>;
.reg .f64 %fd<5>;
.reg .b64 %rd<35>;

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation[4];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape[4];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad[4];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride[4];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape[8];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape[8];

ld.param.u32 %r15, [_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd5, [_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd6, [_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd7, [_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd8, [_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd9, [_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd10, [_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd11, [_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd12, [_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
@%p1 bra BB12_2;

cvta.to.global.u64 %rd13, %rd11;
ld.global.u32 %r16, [%rd13];
st.shared.u32 [_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation], %r16;
cvta.to.global.u64 %rd14, %rd8;
ld.global.u32 %r17, [%rd14];
st.shared.u32 [_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape], %r17;
cvta.to.global.u64 %rd15, %rd9;
ld.global.u32 %r18, [%rd15];
st.shared.u32 [_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad], %r18;
cvta.to.global.u64 %rd16, %rd10;
ld.global.u32 %r19, [%rd16];
st.shared.u32 [_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride], %r19;

BB12_2:
setp.gt.u32	%p2, %r1, 1;
@%p2 bra BB12_4;

cvta.to.global.u64 %rd17, %rd6;
cvta.to.global.u64 %rd18, %rd7;
mul.wide.u32 %rd19, %r1, 4;
add.s64 %rd20, %rd18, %rd19;
ld.global.u32 %r20, [%rd20];
mov.u64 %rd21, _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape;
add.s64 %rd22, %rd21, %rd19;
st.shared.u32 [%rd22], %r20;
add.s64 %rd23, %rd17, %rd19;
ld.global.u32 %r21, [%rd23];
mov.u64 %rd24, _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape;
add.s64 %rd25, %rd24, %rd19;
st.shared.u32 [%rd25], %r21;

BB12_4:
bar.sync 0;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mad.lo.s32 %r35, %r22, %r23, %r1;
setp.ge.s32	%p3, %r35, %r15;
@%p3 bra BB12_12;

ld.shared.u32 %r3, [_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation];
ld.shared.u32 %r4, [_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+4];
ld.shared.u32 %r5, [_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape];
ld.shared.u32 %r6, [_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride];
ld.shared.u32 %r7, [_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad];
ld.shared.u32 %r8, [_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+4];
cvta.to.global.u64 %rd26, %rd12;
cvta.to.global.u64 %rd30, %rd5;

BB12_6:
div.s32 %r25, %r35, %r4;
mul.lo.s32 %r26, %r5, %r25;
rem.s32 %r27, %r35, %r4;
mad.lo.s32 %r28, %r4, %r26, %r27;
mul.lo.s32 %r29, %r6, %r27;
sub.s32 %r10, %r29, %r7;
mad.lo.s32 %r30, %r8, %r25, %r10;
mul.wide.s32 %rd27, %r28, 8;
add.s64 %rd34, %rd26, %rd27;
cvt.s64.s32	%rd2, %r30;
mov.u32 %r36, 0;
bra.uni BB12_7;

BB12_10:
mul.wide.s32 %rd33, %r4, 8;
add.s64 %rd34, %rd34, %rd33;
add.s32 %r36, %r36, 1;

BB12_7:
mul.lo.s32 %r12, %r3, %r36;
add.s32 %r31, %r12, %r10;
setp.gt.s32	%p4, %r31, -1;
setp.lt.s32	%p5, %r31, %r8;
and.pred %p6, %p4, %p5;
mov.f64 %fd4, 0d0000000000000000;
@!%p6 bra BB12_9;
bra.uni BB12_8;

BB12_8:
cvt.s64.s32	%rd28, %r12;
add.s64 %rd29, %rd28, %rd2;
shl.b64 %rd31, %rd29, 3;
add.s64 %rd32, %rd30, %rd31;
ld.global.f64 %fd4, [%rd32];

BB12_9:
st.global.f64 [%rd34], %fd4;
add.s32 %r32, %r5, -1;
setp.eq.s32	%p7, %r36, %r32;
@%p7 bra BB12_11;
bra.uni BB12_10;

BB12_11:
mov.u32 %r34, %nctaid.x;
mad.lo.s32 %r35, %r34, %r22, %r35;
setp.lt.s32	%p8, %r35, %r15;
@%p8 bra BB12_6;

BB12_12:
ret;
}


.visible .entry _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot13[8];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b32 %r<60>;
.reg .f64 %fd<6>;
.reg .b64 %rd<66>;

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation[8];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape[8];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad[8];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride[8];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape[12];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape[12];

mov.u64 %rd65, __local_depot13;
cvta.local.u64 %SP, %rd65;
ld.param.u32 %r24, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd6, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd7, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd8, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd9, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd10, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd11, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd12, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd13, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 1;
@%p1 bra BB13_2;

cvta.to.global.u64 %rd14, %rd12;
mul.wide.u32 %rd15, %r1, 4;
add.s64 %rd16, %rd14, %rd15;
ld.global.u32 %r25, [%rd16];
mov.u64 %rd17, _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation;
add.s64 %rd18, %rd17, %rd15;
st.shared.u32 [%rd18], %r25;
cvta.to.global.u64 %rd19, %rd9;
add.s64 %rd20, %rd19, %rd15;
ld.global.u32 %r26, [%rd20];
mov.u64 %rd21, _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape;
add.s64 %rd22, %rd21, %rd15;
st.shared.u32 [%rd22], %r26;
cvta.to.global.u64 %rd23, %rd10;
add.s64 %rd24, %rd23, %rd15;
ld.global.u32 %r27, [%rd24];
mov.u64 %rd25, _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad;
add.s64 %rd26, %rd25, %rd15;
st.shared.u32 [%rd26], %r27;
cvta.to.global.u64 %rd27, %rd11;
add.s64 %rd28, %rd27, %rd15;
ld.global.u32 %r28, [%rd28];
mov.u64 %rd29, _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride;
add.s64 %rd30, %rd29, %rd15;
st.shared.u32 [%rd30], %r28;

BB13_2:
setp.gt.u32	%p2, %r1, 2;
@%p2 bra BB13_4;

cvta.to.global.u64 %rd31, %rd7;
cvta.to.global.u64 %rd32, %rd8;
mul.wide.u32 %rd33, %r1, 4;
add.s64 %rd34, %rd32, %rd33;
ld.global.u32 %r29, [%rd34];
mov.u64 %rd35, _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape;
add.s64 %rd36, %rd35, %rd33;
st.shared.u32 [%rd36], %r29;
add.s64 %rd37, %rd31, %rd33;
ld.global.u32 %r30, [%rd37];
mov.u64 %rd38, _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape;
add.s64 %rd39, %rd38, %rd33;
st.shared.u32 [%rd39], %r30;

BB13_4:
bar.sync 0;
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mad.lo.s32 %r58, %r31, %r32, %r1;
setp.ge.s32	%p3, %r58, %r24;
@%p3 bra BB13_14;

ld.shared.u32 %r3, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation];
ld.shared.u32 %r4, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride];
ld.shared.u32 %r5, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad];
ld.shared.u32 %r6, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+4];
ld.shared.u32 %r7, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+4];
ld.shared.u32 %r8, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+4];
ld.shared.u32 %r9, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+8];
ld.shared.u32 %r33, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape];
ld.shared.u32 %r34, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r10, %r33, %r34;
ld.shared.u32 %r11, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+4];
ld.shared.u32 %r12, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+8];
ld.shared.u32 %r13, [_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+4];
add.s32 %r14, %r34, -1;
add.s32 %r15, %r33, -1;
cvta.to.global.u64 %rd44, %rd13;
cvta.to.global.u64 %rd50, %rd6;

BB13_6:
div.s32 %r36, %r58, %r12;
rem.s32 %r37, %r36, %r11;
div.s32 %r38, %r36, %r11;
mul.lo.s32 %r39, %r10, %r38;
mad.lo.s32 %r40, %r11, %r39, %r37;
mul.lo.s32 %r41, %r4, %r37;
sub.s32 %r17, %r41, %r5;
mad.lo.s32 %r42, %r6, %r38, %r17;
add.u64 %rd40, %SP, 4;
cvta.to.local.u64 %rd41, %rd40;
mov.u32 %r59, 0;
st.local.u32 [%rd41], %r59;
rem.s32 %r43, %r58, %r12;
mad.lo.s32 %r44, %r12, %r40, %r43;
mul.lo.s32 %r45, %r7, %r43;
sub.s32 %r18, %r45, %r8;
mad.lo.s32 %r46, %r9, %r42, %r18;
add.u64 %rd42, %SP, 0;
cvta.to.local.u64 %rd43, %rd42;
st.local.u32 [%rd43], %r59;
mul.wide.s32 %rd45, %r44, 8;
add.s64 %rd63, %rd44, %rd45;
cvt.s64.s32	%rd2, %r46;
bra.uni BB13_7;

BB13_12:
mov.u64 %rd4, %rd64;
mul.lo.s32 %r52, %r12, %r11;
mul.wide.s32 %rd57, %r52, 8;
add.s64 %rd63, %rd63, %rd57;
cvta.to.local.u64 %rd58, %rd4;
ld.local.u32 %r53, [%rd58];
add.s32 %r54, %r53, 1;
st.local.u32 [%rd58], %r54;
ld.local.u32 %r59, [%rd41];

BB13_7:
mul.lo.s32 %r20, %r3, %r59;
add.s32 %r47, %r20, %r17;
setp.gt.s32	%p4, %r47, -1;
setp.lt.s32	%p5, %r47, %r6;
and.pred %p6, %p4, %p5;
ld.local.u32 %r21, [%rd43];
mov.f64 %fd5, 0d0000000000000000;
@!%p6 bra BB13_10;
bra.uni BB13_8;

BB13_8:
mad.lo.s32 %r48, %r13, %r21, %r18;
setp.gt.s32	%p7, %r48, -1;
setp.lt.s32	%p8, %r48, %r9;
and.pred %p9, %p7, %p8;
@!%p9 bra BB13_10;
bra.uni BB13_9;

BB13_9:
mul.lo.s32 %r49, %r9, %r20;
mad.lo.s32 %r50, %r13, %r21, %r49;
cvt.s64.s32	%rd48, %r50;
add.s64 %rd49, %rd48, %rd2;
shl.b64 %rd51, %rd49, 3;
add.s64 %rd52, %rd50, %rd51;
ld.global.f64 %fd5, [%rd52];

BB13_10:
st.global.f64 [%rd63], %fd5;
setp.ne.s32	%p10, %r21, %r14;
mov.u64 %rd64, %rd42;
@%p10 bra BB13_12;

add.u64 %rd55, %SP, 0;
cvta.to.local.u64 %rd56, %rd55;
mov.u32 %r51, 0;
st.local.u32 [%rd56], %r51;
setp.eq.s32	%p11, %r59, %r15;
mov.u64 %rd64, %rd40;
@%p11 bra BB13_13;
bra.uni BB13_12;

BB13_13:
mov.u32 %r56, %nctaid.x;
add.u64 %rd61, %SP, 4;
cvta.to.local.u64 %rd62, %rd61;
st.local.u32 [%rd62], %r51;
mad.lo.s32 %r58, %r56, %r31, %r58;
setp.lt.s32	%p12, %r58, %r24;
@%p12 bra BB13_6;

BB13_14:
ret;
}


.visible .entry _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot14[12];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b32 %r<84>;
.reg .f64 %fd<5>;
.reg .b64 %rd<74>;

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation[12];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape[12];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad[12];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride[12];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape[16];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape[16];

mov.u64 %rd73, __local_depot14;
cvta.local.u64 %SP, %rd73;
ld.param.u32 %r35, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd7, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd8, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd9, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd10, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd11, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd12, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd13, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd14, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 2;
@%p1 bra BB14_2;

cvta.to.global.u64 %rd15, %rd13;
mul.wide.u32 %rd16, %r1, 4;
add.s64 %rd17, %rd15, %rd16;
ld.global.u32 %r36, [%rd17];
mov.u64 %rd18, _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation;
add.s64 %rd19, %rd18, %rd16;
st.shared.u32 [%rd19], %r36;
cvta.to.global.u64 %rd20, %rd10;
add.s64 %rd21, %rd20, %rd16;
ld.global.u32 %r37, [%rd21];
mov.u64 %rd22, _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape;
add.s64 %rd23, %rd22, %rd16;
st.shared.u32 [%rd23], %r37;
cvta.to.global.u64 %rd24, %rd11;
add.s64 %rd25, %rd24, %rd16;
ld.global.u32 %r38, [%rd25];
mov.u64 %rd26, _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad;
add.s64 %rd27, %rd26, %rd16;
st.shared.u32 [%rd27], %r38;
cvta.to.global.u64 %rd28, %rd12;
add.s64 %rd29, %rd28, %rd16;
ld.global.u32 %r39, [%rd29];
mov.u64 %rd30, _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride;
add.s64 %rd31, %rd30, %rd16;
st.shared.u32 [%rd31], %r39;

BB14_2:
setp.gt.u32	%p2, %r1, 3;
@%p2 bra BB14_4;

cvta.to.global.u64 %rd32, %rd8;
cvta.to.global.u64 %rd33, %rd9;
mul.wide.u32 %rd34, %r1, 4;
add.s64 %rd35, %rd33, %rd34;
ld.global.u32 %r40, [%rd35];
mov.u64 %rd36, _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape;
add.s64 %rd37, %rd36, %rd34;
st.shared.u32 [%rd37], %r40;
add.s64 %rd38, %rd32, %rd34;
ld.global.u32 %r41, [%rd38];
mov.u64 %rd39, _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape;
add.s64 %rd40, %rd39, %rd34;
st.shared.u32 [%rd40], %r41;

BB14_4:
bar.sync 0;
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mad.lo.s32 %r81, %r42, %r43, %r1;
setp.ge.s32	%p3, %r81, %r35;
@%p3 bra BB14_17;

ld.shared.u32 %r3, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation];
ld.shared.u32 %r4, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride];
ld.shared.u32 %r5, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad];
ld.shared.u32 %r6, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+4];
ld.shared.u32 %r7, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+4];
ld.shared.u32 %r8, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+4];
ld.shared.u32 %r9, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+8];
ld.shared.u32 %r10, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+8];
ld.shared.u32 %r11, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+8];
ld.shared.u32 %r12, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+12];
ld.shared.u32 %r44, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+4];
ld.shared.u32 %r45, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r46, %r44, %r45;
ld.shared.u32 %r47, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape];
mul.lo.s32 %r13, %r47, %r46;
ld.shared.u32 %r14, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+4];
ld.shared.u32 %r15, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+8];
ld.shared.u32 %r16, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+12];
ld.shared.u32 %r17, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+4];
ld.shared.u32 %r18, [_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+8];
add.s32 %r19, %r45, -1;
add.s32 %r20, %r44, -1;
add.s32 %r21, %r47, -1;
cvta.to.global.u64 %rd47, %rd14;
cvta.to.global.u64 %rd57, %rd7;

BB14_6:
div.s32 %r49, %r81, %r16;
rem.s32 %r50, %r49, %r15;
div.s32 %r51, %r49, %r15;
rem.s32 %r52, %r51, %r14;
div.s32 %r53, %r51, %r14;
mul.lo.s32 %r54, %r13, %r53;
mad.lo.s32 %r55, %r14, %r54, %r52;
mul.lo.s32 %r56, %r4, %r52;
sub.s32 %r23, %r56, %r5;
mad.lo.s32 %r57, %r6, %r53, %r23;
add.u64 %rd41, %SP, 8;
cvta.to.local.u64 %rd42, %rd41;
mov.u32 %r82, 0;
st.local.u32 [%rd42], %r82;
mad.lo.s32 %r58, %r15, %r55, %r50;
mul.lo.s32 %r59, %r7, %r50;
sub.s32 %r24, %r59, %r8;
mad.lo.s32 %r60, %r9, %r57, %r24;
add.u64 %rd43, %SP, 4;
cvta.to.local.u64 %rd44, %rd43;
st.local.u32 [%rd44], %r82;
rem.s32 %r61, %r81, %r16;
mad.lo.s32 %r62, %r16, %r58, %r61;
mul.lo.s32 %r63, %r10, %r61;
sub.s32 %r25, %r63, %r11;
mad.lo.s32 %r64, %r12, %r60, %r25;
add.u64 %rd45, %SP, 0;
cvta.to.local.u64 %rd46, %rd45;
st.local.u32 [%rd46], %r82;
mul.wide.s32 %rd48, %r62, 8;
add.s64 %rd71, %rd47, %rd48;
cvt.s64.s32	%rd2, %r64;
bra.uni BB14_7;

BB14_15:
mov.u64 %rd5, %rd72;
mul.lo.s32 %r74, %r15, %r14;
mul.lo.s32 %r75, %r16, %r74;
mul.wide.s32 %rd65, %r75, 8;
add.s64 %rd71, %rd71, %rd65;
cvta.to.local.u64 %rd66, %rd5;
ld.local.u32 %r76, [%rd66];
add.s32 %r77, %r76, 1;
st.local.u32 [%rd66], %r77;
ld.local.u32 %r82, [%rd42];

BB14_7:
mul.lo.s32 %r27, %r3, %r82;
add.s32 %r65, %r27, %r23;
setp.gt.s32	%p4, %r65, -1;
setp.lt.s32	%p5, %r65, %r6;
and.pred %p6, %p4, %p5;
@!%p6 bra BB14_10;
bra.uni BB14_8;

BB14_8:
add.u64 %rd49, %SP, 4;
cvta.to.local.u64 %rd50, %rd49;
ld.local.u32 %r66, [%rd50];
mul.lo.s32 %r28, %r17, %r66;
add.s32 %r67, %r28, %r24;
setp.gt.s32	%p7, %r67, -1;
setp.lt.s32	%p8, %r67, %r9;
and.pred %p9, %p7, %p8;
@!%p9 bra BB14_10;
bra.uni BB14_9;

BB14_9:
add.u64 %rd51, %SP, 0;
cvta.to.local.u64 %rd52, %rd51;
ld.local.u32 %r83, [%rd52];
mul.lo.s32 %r30, %r18, %r83;
add.s32 %r68, %r30, %r25;
setp.gt.s32	%p10, %r68, -1;
setp.lt.s32	%p11, %r68, %r12;
and.pred %p12, %p10, %p11;
@%p12 bra BB14_11;
bra.uni BB14_10;

BB14_11:
mad.lo.s32 %r69, %r9, %r27, %r28;
mad.lo.s32 %r70, %r12, %r69, %r30;
cvt.s64.s32	%rd55, %r70;
add.s64 %rd56, %rd55, %rd2;
shl.b64 %rd58, %rd56, 3;
add.s64 %rd59, %rd57, %rd58;
ld.global.f64 %fd4, [%rd59];
bra.uni BB14_12;

BB14_10:
ld.local.u32 %r83, [%rd46];
mov.f64 %fd4, 0d0000000000000000;

BB14_12:
st.global.f64 [%rd71], %fd4;
setp.ne.s32	%p13, %r83, %r19;
mov.u64 %rd72, %rd45;
@%p13 bra BB14_15;

add.u64 %rd62, %SP, 0;
cvta.to.local.u64 %rd63, %rd62;
mov.u32 %r71, 0;
st.local.u32 [%rd63], %r71;
ld.local.u32 %r72, [%rd44];
setp.ne.s32	%p14, %r72, %r20;
mov.u64 %rd72, %rd43;
@%p14 bra BB14_15;

st.local.u32 [%rd44], %r71;
setp.eq.s32	%p15, %r82, %r21;
mov.u64 %rd72, %rd41;
@%p15 bra BB14_16;
bra.uni BB14_15;

BB14_16:
mov.u32 %r79, %nctaid.x;
add.u64 %rd69, %SP, 8;
cvta.to.local.u64 %rd70, %rd69;
st.local.u32 [%rd70], %r71;
mad.lo.s32 %r81, %r79, %r42, %r81;
setp.lt.s32	%p16, %r81, %r35;
@%p16 bra BB14_6;

BB14_17:
ret;
}


.visible .entry _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot15[16];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .b32 %r<105>;
.reg .f64 %fd<5>;
.reg .b64 %rd<82>;

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation[16];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape[16];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad[16];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride[16];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape[20];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape[20];

mov.u64 %rd81, __local_depot15;
cvta.local.u64 %SP, %rd81;
ld.param.u32 %r43, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd8, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd9, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd10, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd11, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd12, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd13, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd14, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd15, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 3;
@%p1 bra BB15_2;

cvta.to.global.u64 %rd16, %rd14;
mul.wide.u32 %rd17, %r1, 4;
add.s64 %rd18, %rd16, %rd17;
ld.global.u32 %r44, [%rd18];
mov.u64 %rd19, _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation;
add.s64 %rd20, %rd19, %rd17;
st.shared.u32 [%rd20], %r44;
cvta.to.global.u64 %rd21, %rd11;
add.s64 %rd22, %rd21, %rd17;
ld.global.u32 %r45, [%rd22];
mov.u64 %rd23, _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape;
add.s64 %rd24, %rd23, %rd17;
st.shared.u32 [%rd24], %r45;
cvta.to.global.u64 %rd25, %rd12;
add.s64 %rd26, %rd25, %rd17;
ld.global.u32 %r46, [%rd26];
mov.u64 %rd27, _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad;
add.s64 %rd28, %rd27, %rd17;
st.shared.u32 [%rd28], %r46;
cvta.to.global.u64 %rd29, %rd13;
add.s64 %rd30, %rd29, %rd17;
ld.global.u32 %r47, [%rd30];
mov.u64 %rd31, _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride;
add.s64 %rd32, %rd31, %rd17;
st.shared.u32 [%rd32], %r47;

BB15_2:
setp.gt.u32	%p2, %r1, 4;
@%p2 bra BB15_4;

cvta.to.global.u64 %rd33, %rd9;
cvta.to.global.u64 %rd34, %rd10;
mul.wide.u32 %rd35, %r1, 4;
add.s64 %rd36, %rd34, %rd35;
ld.global.u32 %r48, [%rd36];
mov.u64 %rd37, _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape;
add.s64 %rd38, %rd37, %rd35;
st.shared.u32 [%rd38], %r48;
add.s64 %rd39, %rd33, %rd35;
ld.global.u32 %r49, [%rd39];
mov.u64 %rd40, _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape;
add.s64 %rd41, %rd40, %rd35;
st.shared.u32 [%rd41], %r49;

BB15_4:
bar.sync 0;
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mad.lo.s32 %r102, %r50, %r51, %r1;
setp.ge.s32	%p3, %r102, %r43;
@%p3 bra BB15_19;

ld.shared.u32 %r3, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation];
ld.shared.u32 %r4, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride];
ld.shared.u32 %r5, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad];
ld.shared.u32 %r6, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+4];
ld.shared.u32 %r7, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+4];
ld.shared.u32 %r8, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+4];
ld.shared.u32 %r9, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+8];
ld.shared.u32 %r10, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+8];
ld.shared.u32 %r11, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+8];
ld.shared.u32 %r12, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+12];
ld.shared.u32 %r13, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+12];
ld.shared.u32 %r14, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+12];
ld.shared.u32 %r15, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+16];
ld.shared.u32 %r52, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+8];
ld.shared.u32 %r53, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r54, %r52, %r53;
ld.shared.u32 %r55, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r56, %r55, %r54;
ld.shared.u32 %r57, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape];
mul.lo.s32 %r16, %r57, %r56;
ld.shared.u32 %r17, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+4];
ld.shared.u32 %r18, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+8];
ld.shared.u32 %r19, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+12];
ld.shared.u32 %r20, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+16];
ld.shared.u32 %r21, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+4];
ld.shared.u32 %r22, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+8];
ld.shared.u32 %r23, [_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+12];
add.s32 %r24, %r53, -1;
add.s32 %r25, %r52, -1;
add.s32 %r26, %r55, -1;
add.s32 %r27, %r57, -1;
cvta.to.global.u64 %rd50, %rd15;
cvta.to.global.u64 %rd62, %rd8;

BB15_6:
div.s32 %r59, %r102, %r20;
rem.s32 %r60, %r59, %r19;
div.s32 %r61, %r59, %r19;
rem.s32 %r62, %r61, %r18;
div.s32 %r63, %r61, %r18;
rem.s32 %r64, %r63, %r17;
div.s32 %r65, %r63, %r17;
mul.lo.s32 %r66, %r16, %r65;
mad.lo.s32 %r67, %r17, %r66, %r64;
mul.lo.s32 %r68, %r4, %r64;
sub.s32 %r29, %r68, %r5;
mad.lo.s32 %r69, %r6, %r65, %r29;
add.u64 %rd42, %SP, 12;
cvta.to.local.u64 %rd43, %rd42;
mov.u32 %r103, 0;
st.local.u32 [%rd43], %r103;
mad.lo.s32 %r70, %r18, %r67, %r62;
mul.lo.s32 %r71, %r7, %r62;
sub.s32 %r30, %r71, %r8;
mad.lo.s32 %r72, %r9, %r69, %r30;
add.u64 %rd44, %SP, 8;
cvta.to.local.u64 %rd45, %rd44;
st.local.u32 [%rd45], %r103;
mad.lo.s32 %r73, %r19, %r70, %r60;
mul.lo.s32 %r74, %r10, %r60;
sub.s32 %r31, %r74, %r11;
mad.lo.s32 %r75, %r12, %r72, %r31;
add.u64 %rd46, %SP, 4;
cvta.to.local.u64 %rd47, %rd46;
st.local.u32 [%rd47], %r103;
rem.s32 %r76, %r102, %r20;
mad.lo.s32 %r77, %r20, %r73, %r76;
mul.lo.s32 %r78, %r13, %r76;
sub.s32 %r32, %r78, %r14;
mad.lo.s32 %r79, %r15, %r75, %r32;
add.u64 %rd48, %SP, 0;
cvta.to.local.u64 %rd49, %rd48;
st.local.u32 [%rd49], %r103;
mul.wide.s32 %rd51, %r77, 8;
add.s64 %rd79, %rd50, %rd51;
cvt.s64.s32	%rd2, %r79;
bra.uni BB15_7;

BB15_17:
mov.u64 %rd6, %rd80;
mul.lo.s32 %r94, %r18, %r17;
mul.lo.s32 %r95, %r19, %r94;
mul.lo.s32 %r96, %r20, %r95;
mul.wide.s32 %rd71, %r96, 8;
add.s64 %rd79, %rd79, %rd71;
cvta.to.local.u64 %rd72, %rd6;
ld.local.u32 %r97, [%rd72];
add.s32 %r98, %r97, 1;
st.local.u32 [%rd72], %r98;
ld.local.u32 %r103, [%rd43];

BB15_7:
mul.lo.s32 %r34, %r3, %r103;
add.s32 %r80, %r34, %r29;
setp.gt.s32	%p4, %r80, -1;
setp.lt.s32	%p5, %r80, %r6;
and.pred %p6, %p4, %p5;
@!%p6 bra BB15_11;
bra.uni BB15_8;

BB15_8:
add.u64 %rd52, %SP, 8;
cvta.to.local.u64 %rd53, %rd52;
ld.local.u32 %r81, [%rd53];
mul.lo.s32 %r35, %r21, %r81;
add.s32 %r82, %r35, %r30;
setp.gt.s32	%p7, %r82, -1;
setp.lt.s32	%p8, %r82, %r9;
and.pred %p9, %p7, %p8;
@!%p9 bra BB15_11;
bra.uni BB15_9;

BB15_9:
add.u64 %rd54, %SP, 4;
cvta.to.local.u64 %rd55, %rd54;
ld.local.u32 %r83, [%rd55];
mul.lo.s32 %r36, %r22, %r83;
add.s32 %r84, %r36, %r31;
setp.gt.s32	%p10, %r84, -1;
setp.lt.s32	%p11, %r84, %r12;
and.pred %p12, %p10, %p11;
@!%p12 bra BB15_11;
bra.uni BB15_10;

BB15_10:
add.u64 %rd56, %SP, 0;
cvta.to.local.u64 %rd57, %rd56;
ld.local.u32 %r104, [%rd57];
mul.lo.s32 %r38, %r23, %r104;
add.s32 %r85, %r38, %r32;
setp.gt.s32	%p13, %r85, -1;
setp.lt.s32	%p14, %r85, %r15;
and.pred %p15, %p13, %p14;
@%p15 bra BB15_12;
bra.uni BB15_11;

BB15_12:
mad.lo.s32 %r86, %r9, %r34, %r35;
mad.lo.s32 %r87, %r12, %r86, %r36;
mad.lo.s32 %r88, %r15, %r87, %r38;
cvt.s64.s32	%rd60, %r88;
add.s64 %rd61, %rd60, %rd2;
shl.b64 %rd63, %rd61, 3;
add.s64 %rd64, %rd62, %rd63;
ld.global.f64 %fd4, [%rd64];
bra.uni BB15_13;

BB15_11:
ld.local.u32 %r104, [%rd49];
mov.f64 %fd4, 0d0000000000000000;

BB15_13:
add.u64 %rd77, %SP, 0;
st.global.f64 [%rd79], %fd4;
setp.ne.s32	%p16, %r104, %r24;
mov.u64 %rd80, %rd77;
@%p16 bra BB15_17;

add.u64 %rd78, %SP, 4;
add.u64 %rd67, %SP, 0;
cvta.to.local.u64 %rd68, %rd67;
mov.u32 %r89, 0;
st.local.u32 [%rd68], %r89;
ld.local.u32 %r90, [%rd47];
setp.ne.s32	%p17, %r90, %r25;
mov.u64 %rd80, %rd78;
@%p17 bra BB15_17;

st.local.u32 [%rd47], %r89;
ld.local.u32 %r92, [%rd45];
setp.ne.s32	%p18, %r92, %r26;
mov.u64 %rd80, %rd44;
@%p18 bra BB15_17;

st.local.u32 [%rd45], %r89;
setp.eq.s32	%p19, %r103, %r27;
mov.u64 %rd80, %rd42;
@%p19 bra BB15_18;
bra.uni BB15_17;

BB15_18:
mov.u32 %r100, %nctaid.x;
add.u64 %rd75, %SP, 12;
cvta.to.local.u64 %rd76, %rd75;
st.local.u32 [%rd76], %r89;
mad.lo.s32 %r102, %r100, %r50, %r102;
setp.lt.s32	%p20, %r102, %r43;
@%p20 bra BB15_6;

BB15_19:
ret;
}


.visible .entry _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot16[20];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<25>;
.reg .b32 %r<132>;
.reg .f64 %fd<5>;
.reg .b64 %rd<95>;

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation[20];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape[20];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad[20];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride[20];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape[24];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape[24];

mov.u64 %rd94, __local_depot16;
cvta.local.u64 %SP, %rd94;
ld.param.u32 %r51, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd9, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd10, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd11, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd12, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd13, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd14, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd15, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd16, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 4;
@%p1 bra BB16_2;

cvta.to.global.u64 %rd17, %rd15;
mul.wide.u32 %rd18, %r1, 4;
add.s64 %rd19, %rd17, %rd18;
ld.global.u32 %r52, [%rd19];
mov.u64 %rd20, _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation;
add.s64 %rd21, %rd20, %rd18;
st.shared.u32 [%rd21], %r52;
cvta.to.global.u64 %rd22, %rd12;
add.s64 %rd23, %rd22, %rd18;
ld.global.u32 %r53, [%rd23];
mov.u64 %rd24, _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape;
add.s64 %rd25, %rd24, %rd18;
st.shared.u32 [%rd25], %r53;
cvta.to.global.u64 %rd26, %rd13;
add.s64 %rd27, %rd26, %rd18;
ld.global.u32 %r54, [%rd27];
mov.u64 %rd28, _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad;
add.s64 %rd29, %rd28, %rd18;
st.shared.u32 [%rd29], %r54;
cvta.to.global.u64 %rd30, %rd14;
add.s64 %rd31, %rd30, %rd18;
ld.global.u32 %r55, [%rd31];
mov.u64 %rd32, _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride;
add.s64 %rd33, %rd32, %rd18;
st.shared.u32 [%rd33], %r55;

BB16_2:
setp.gt.u32	%p2, %r1, 5;
@%p2 bra BB16_4;

cvta.to.global.u64 %rd34, %rd10;
cvta.to.global.u64 %rd35, %rd11;
mul.wide.u32 %rd36, %r1, 4;
add.s64 %rd37, %rd35, %rd36;
ld.global.u32 %r56, [%rd37];
mov.u64 %rd38, _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape;
add.s64 %rd39, %rd38, %rd36;
st.shared.u32 [%rd39], %r56;
add.s64 %rd40, %rd34, %rd36;
ld.global.u32 %r57, [%rd40];
mov.u64 %rd41, _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape;
add.s64 %rd42, %rd41, %rd36;
st.shared.u32 [%rd42], %r57;

BB16_4:
bar.sync 0;
mov.u32 %r58, %ntid.x;
mov.u32 %r59, %ctaid.x;
mad.lo.s32 %r129, %r58, %r59, %r1;
setp.ge.s32	%p3, %r129, %r51;
@%p3 bra BB16_21;

ld.shared.u32 %r3, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation];
ld.shared.u32 %r4, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride];
ld.shared.u32 %r5, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad];
ld.shared.u32 %r6, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+4];
ld.shared.u32 %r7, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+4];
ld.shared.u32 %r8, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+4];
ld.shared.u32 %r9, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+8];
ld.shared.u32 %r10, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+8];
ld.shared.u32 %r11, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+8];
ld.shared.u32 %r12, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+12];
ld.shared.u32 %r13, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+12];
ld.shared.u32 %r14, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+12];
ld.shared.u32 %r15, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+16];
ld.shared.u32 %r16, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+16];
ld.shared.u32 %r17, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+16];
ld.shared.u32 %r18, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+20];
ld.shared.u32 %r60, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+12];
ld.shared.u32 %r61, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+16];
mul.lo.s32 %r62, %r60, %r61;
ld.shared.u32 %r63, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r64, %r63, %r62;
ld.shared.u32 %r65, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r66, %r65, %r64;
ld.shared.u32 %r67, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape];
mul.lo.s32 %r19, %r67, %r66;
ld.shared.u32 %r20, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+4];
ld.shared.u32 %r21, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+8];
ld.shared.u32 %r22, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+12];
ld.shared.u32 %r23, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+16];
ld.shared.u32 %r24, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+20];
ld.shared.u32 %r25, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+4];
ld.shared.u32 %r26, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+8];
ld.shared.u32 %r27, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+12];
ld.shared.u32 %r28, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+16];
add.s32 %r29, %r61, -1;
add.s32 %r30, %r60, -1;
add.s32 %r31, %r63, -1;
add.s32 %r32, %r65, -1;
add.s32 %r33, %r67, -1;
cvta.to.global.u64 %rd53, %rd16;
cvta.to.global.u64 %rd67, %rd9;

BB16_6:
div.s32 %r69, %r129, %r24;
rem.s32 %r70, %r69, %r23;
div.s32 %r71, %r69, %r23;
rem.s32 %r72, %r71, %r22;
div.s32 %r73, %r71, %r22;
rem.s32 %r74, %r73, %r21;
div.s32 %r75, %r73, %r21;
rem.s32 %r76, %r75, %r20;
div.s32 %r77, %r75, %r20;
mul.lo.s32 %r78, %r19, %r77;
mad.lo.s32 %r79, %r20, %r78, %r76;
mul.lo.s32 %r80, %r4, %r76;
sub.s32 %r35, %r80, %r5;
mad.lo.s32 %r81, %r6, %r77, %r35;
add.u64 %rd43, %SP, 16;
cvta.to.local.u64 %rd44, %rd43;
mov.u32 %r130, 0;
st.local.u32 [%rd44], %r130;
mad.lo.s32 %r82, %r21, %r79, %r74;
mul.lo.s32 %r83, %r7, %r74;
sub.s32 %r36, %r83, %r8;
mad.lo.s32 %r84, %r9, %r81, %r36;
add.u64 %rd45, %SP, 12;
cvta.to.local.u64 %rd46, %rd45;
st.local.u32 [%rd46], %r130;
mad.lo.s32 %r85, %r22, %r82, %r72;
mul.lo.s32 %r86, %r10, %r72;
sub.s32 %r37, %r86, %r11;
mad.lo.s32 %r87, %r12, %r84, %r37;
add.u64 %rd47, %SP, 8;
cvta.to.local.u64 %rd48, %rd47;
st.local.u32 [%rd48], %r130;
mad.lo.s32 %r88, %r23, %r85, %r70;
mul.lo.s32 %r89, %r13, %r70;
sub.s32 %r38, %r89, %r14;
mad.lo.s32 %r90, %r15, %r87, %r38;
add.u64 %rd49, %SP, 4;
cvta.to.local.u64 %rd50, %rd49;
st.local.u32 [%rd50], %r130;
rem.s32 %r91, %r129, %r24;
mad.lo.s32 %r92, %r24, %r88, %r91;
mul.lo.s32 %r93, %r16, %r91;
sub.s32 %r39, %r93, %r17;
mad.lo.s32 %r94, %r18, %r90, %r39;
add.u64 %rd51, %SP, 0;
cvta.to.local.u64 %rd52, %rd51;
st.local.u32 [%rd52], %r130;
mul.wide.s32 %rd54, %r92, 8;
add.s64 %rd92, %rd53, %rd54;
cvt.s64.s32	%rd2, %r94;
bra.uni BB16_7;

BB16_19:
add.u64 %rd91, %SP, 16;
cvta.to.local.u64 %rd90, %rd91;
mul.lo.s32 %r114, %r21, %r20;
mul.lo.s32 %r115, %r22, %r114;
mul.lo.s32 %r116, %r23, %r115;
mul.lo.s32 %r117, %r24, %r116;
mul.wide.s32 %rd77, %r117, 8;
add.s64 %rd92, %rd92, %rd77;
cvta.to.local.u64 %rd78, %rd93;
ld.local.u32 %r118, [%rd78];
add.s32 %r119, %r118, 1;
st.local.u32 [%rd78], %r119;
ld.local.u32 %r130, [%rd90];

BB16_7:
mul.lo.s32 %r41, %r3, %r130;
add.s32 %r95, %r41, %r35;
setp.gt.s32	%p4, %r95, -1;
setp.lt.s32	%p5, %r95, %r6;
and.pred %p6, %p4, %p5;
@!%p6 bra BB16_12;
bra.uni BB16_8;

BB16_8:
add.u64 %rd55, %SP, 12;
cvta.to.local.u64 %rd56, %rd55;
ld.local.u32 %r96, [%rd56];
mul.lo.s32 %r42, %r25, %r96;
add.s32 %r97, %r42, %r36;
setp.gt.s32	%p7, %r97, -1;
setp.lt.s32	%p8, %r97, %r9;
and.pred %p9, %p7, %p8;
@!%p9 bra BB16_12;
bra.uni BB16_9;

BB16_9:
add.u64 %rd57, %SP, 8;
cvta.to.local.u64 %rd58, %rd57;
ld.local.u32 %r98, [%rd58];
mul.lo.s32 %r43, %r26, %r98;
add.s32 %r99, %r43, %r37;
setp.gt.s32	%p10, %r99, -1;
setp.lt.s32	%p11, %r99, %r12;
and.pred %p12, %p10, %p11;
@!%p12 bra BB16_12;
bra.uni BB16_10;

BB16_10:
add.u64 %rd59, %SP, 4;
cvta.to.local.u64 %rd60, %rd59;
ld.local.u32 %r100, [%rd60];
mul.lo.s32 %r44, %r27, %r100;
add.s32 %r101, %r44, %r38;
setp.gt.s32	%p13, %r101, -1;
setp.lt.s32	%p14, %r101, %r15;
and.pred %p15, %p13, %p14;
@!%p15 bra BB16_12;
bra.uni BB16_11;

BB16_11:
rem.s32 %r127, %r129, %r24;
mul.lo.s32 %r126, %r16, %r127;
sub.s32 %r125, %r126, %r17;
add.u64 %rd61, %SP, 0;
cvta.to.local.u64 %rd62, %rd61;
ld.local.u32 %r131, [%rd62];
mul.lo.s32 %r46, %r28, %r131;
add.s32 %r102, %r46, %r125;
setp.gt.s32	%p16, %r102, -1;
setp.lt.s32	%p17, %r102, %r18;
and.pred %p18, %p16, %p17;
@%p18 bra BB16_13;
bra.uni BB16_12;

BB16_13:
mul.lo.s32 %r124, %r3, %r130;
mad.lo.s32 %r103, %r9, %r124, %r42;
mad.lo.s32 %r104, %r12, %r103, %r43;
mad.lo.s32 %r105, %r15, %r104, %r44;
mad.lo.s32 %r106, %r18, %r105, %r46;
cvt.s64.s32	%rd65, %r106;
add.s64 %rd66, %rd65, %rd2;
shl.b64 %rd68, %rd66, 3;
add.s64 %rd69, %rd67, %rd68;
ld.global.f64 %fd4, [%rd69];
bra.uni BB16_14;

BB16_12:
add.u64 %rd84, %SP, 0;
cvta.to.local.u64 %rd83, %rd84;
ld.local.u32 %r131, [%rd83];
mov.f64 %fd4, 0d0000000000000000;

BB16_14:
add.u64 %rd93, %SP, 0;
st.global.f64 [%rd92], %fd4;
setp.ne.s32	%p19, %r131, %r29;
@%p19 bra BB16_19;

add.u64 %rd93, %SP, 4;
add.u64 %rd72, %SP, 0;
cvta.to.local.u64 %rd73, %rd72;
mov.u32 %r107, 0;
st.local.u32 [%rd73], %r107;
ld.local.u32 %r108, [%rd50];
setp.ne.s32	%p20, %r108, %r30;
@%p20 bra BB16_19;

add.u64 %rd93, %SP, 8;
st.local.u32 [%rd50], %r107;
ld.local.u32 %r110, [%rd48];
setp.ne.s32	%p21, %r110, %r31;
@%p21 bra BB16_19;

add.u64 %rd93, %SP, 12;
st.local.u32 [%rd48], %r107;
ld.local.u32 %r112, [%rd46];
setp.ne.s32	%p22, %r112, %r32;
@%p22 bra BB16_19;

add.u64 %rd93, %SP, 16;
st.local.u32 [%rd46], %r107;
setp.eq.s32	%p23, %r130, %r33;
@%p23 bra BB16_20;
bra.uni BB16_19;

BB16_20:
mov.u32 %r128, %ntid.x;
ld.param.u32 %r123, [_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
mov.u32 %r121, %nctaid.x;
add.u64 %rd81, %SP, 16;
cvta.to.local.u64 %rd82, %rd81;
st.local.u32 [%rd82], %r107;
mad.lo.s32 %r129, %r121, %r128, %r129;
setp.lt.s32	%p24, %r129, %r123;
@%p24 bra BB16_6;

BB16_21:
ret;
}


.visible .entry _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot17[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<29>;
.reg .b32 %r<153>;
.reg .f64 %fd<5>;
.reg .b64 %rd<102>;

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation[24];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape[24];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad[24];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride[24];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape[28];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape[28];

mov.u64 %rd101, __local_depot17;
cvta.local.u64 %SP, %rd101;
ld.param.u32 %r59, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd10, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd11, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd12, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd13, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd14, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd15, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd16, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd17, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 5;
@%p1 bra BB17_2;

cvta.to.global.u64 %rd18, %rd16;
mul.wide.u32 %rd19, %r1, 4;
add.s64 %rd20, %rd18, %rd19;
ld.global.u32 %r60, [%rd20];
mov.u64 %rd21, _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation;
add.s64 %rd22, %rd21, %rd19;
st.shared.u32 [%rd22], %r60;
cvta.to.global.u64 %rd23, %rd13;
add.s64 %rd24, %rd23, %rd19;
ld.global.u32 %r61, [%rd24];
mov.u64 %rd25, _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape;
add.s64 %rd26, %rd25, %rd19;
st.shared.u32 [%rd26], %r61;
cvta.to.global.u64 %rd27, %rd14;
add.s64 %rd28, %rd27, %rd19;
ld.global.u32 %r62, [%rd28];
mov.u64 %rd29, _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad;
add.s64 %rd30, %rd29, %rd19;
st.shared.u32 [%rd30], %r62;
cvta.to.global.u64 %rd31, %rd15;
add.s64 %rd32, %rd31, %rd19;
ld.global.u32 %r63, [%rd32];
mov.u64 %rd33, _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride;
add.s64 %rd34, %rd33, %rd19;
st.shared.u32 [%rd34], %r63;

BB17_2:
setp.gt.u32	%p2, %r1, 6;
@%p2 bra BB17_4;

cvta.to.global.u64 %rd35, %rd11;
cvta.to.global.u64 %rd36, %rd12;
mul.wide.u32 %rd37, %r1, 4;
add.s64 %rd38, %rd36, %rd37;
ld.global.u32 %r64, [%rd38];
mov.u64 %rd39, _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape;
add.s64 %rd40, %rd39, %rd37;
st.shared.u32 [%rd40], %r64;
add.s64 %rd41, %rd35, %rd37;
ld.global.u32 %r65, [%rd41];
mov.u64 %rd42, _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape;
add.s64 %rd43, %rd42, %rd37;
st.shared.u32 [%rd43], %r65;

BB17_4:
bar.sync 0;
mov.u32 %r66, %ntid.x;
mov.u32 %r67, %ctaid.x;
mad.lo.s32 %r150, %r66, %r67, %r1;
setp.ge.s32	%p3, %r150, %r59;
@%p3 bra BB17_23;

ld.shared.u32 %r3, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation];
ld.shared.u32 %r4, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride];
ld.shared.u32 %r5, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad];
ld.shared.u32 %r6, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+4];
ld.shared.u32 %r7, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+4];
ld.shared.u32 %r8, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+4];
ld.shared.u32 %r9, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+8];
ld.shared.u32 %r10, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+8];
ld.shared.u32 %r11, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+8];
ld.shared.u32 %r12, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+12];
ld.shared.u32 %r13, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+12];
ld.shared.u32 %r14, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+12];
ld.shared.u32 %r15, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+16];
ld.shared.u32 %r16, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+16];
ld.shared.u32 %r17, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+16];
ld.shared.u32 %r18, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+20];
ld.shared.u32 %r19, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+20];
ld.shared.u32 %r20, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+20];
ld.shared.u32 %r21, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+24];
ld.shared.u32 %r68, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+16];
ld.shared.u32 %r69, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+20];
mul.lo.s32 %r70, %r68, %r69;
ld.shared.u32 %r71, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r72, %r71, %r70;
ld.shared.u32 %r73, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r74, %r73, %r72;
ld.shared.u32 %r75, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r76, %r75, %r74;
ld.shared.u32 %r77, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape];
mul.lo.s32 %r22, %r77, %r76;
ld.shared.u32 %r23, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+4];
ld.shared.u32 %r24, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+8];
ld.shared.u32 %r25, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+12];
ld.shared.u32 %r26, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+16];
ld.shared.u32 %r27, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+20];
ld.shared.u32 %r28, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+24];
ld.shared.u32 %r29, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+4];
ld.shared.u32 %r30, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+8];
ld.shared.u32 %r31, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+12];
ld.shared.u32 %r32, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+16];
ld.shared.u32 %r33, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+20];
add.s32 %r34, %r69, -1;
add.s32 %r35, %r68, -1;
add.s32 %r36, %r71, -1;
add.s32 %r37, %r73, -1;
add.s32 %r38, %r75, -1;
add.s32 %r39, %r77, -1;
cvta.to.global.u64 %rd56, %rd17;
cvta.to.global.u64 %rd72, %rd10;

BB17_6:
div.s32 %r79, %r150, %r28;
rem.s32 %r80, %r79, %r27;
div.s32 %r81, %r79, %r27;
rem.s32 %r82, %r81, %r26;
div.s32 %r83, %r81, %r26;
rem.s32 %r84, %r83, %r25;
div.s32 %r85, %r83, %r25;
rem.s32 %r86, %r85, %r24;
div.s32 %r87, %r85, %r24;
rem.s32 %r88, %r87, %r23;
div.s32 %r89, %r87, %r23;
mul.lo.s32 %r90, %r22, %r89;
mad.lo.s32 %r91, %r23, %r90, %r88;
mul.lo.s32 %r92, %r4, %r88;
sub.s32 %r41, %r92, %r5;
mad.lo.s32 %r93, %r6, %r89, %r41;
add.u64 %rd44, %SP, 20;
cvta.to.local.u64 %rd45, %rd44;
mov.u32 %r151, 0;
st.local.u32 [%rd45], %r151;
mad.lo.s32 %r94, %r24, %r91, %r86;
mul.lo.s32 %r95, %r7, %r86;
sub.s32 %r42, %r95, %r8;
mad.lo.s32 %r96, %r9, %r93, %r42;
add.u64 %rd46, %SP, 16;
cvta.to.local.u64 %rd47, %rd46;
st.local.u32 [%rd47], %r151;
mad.lo.s32 %r97, %r25, %r94, %r84;
mul.lo.s32 %r98, %r10, %r84;
sub.s32 %r43, %r98, %r11;
mad.lo.s32 %r99, %r12, %r96, %r43;
add.u64 %rd48, %SP, 12;
cvta.to.local.u64 %rd49, %rd48;
st.local.u32 [%rd49], %r151;
mad.lo.s32 %r100, %r26, %r97, %r82;
mul.lo.s32 %r101, %r13, %r82;
sub.s32 %r44, %r101, %r14;
mad.lo.s32 %r102, %r15, %r99, %r44;
add.u64 %rd50, %SP, 8;
cvta.to.local.u64 %rd51, %rd50;
st.local.u32 [%rd51], %r151;
mad.lo.s32 %r103, %r27, %r100, %r80;
mul.lo.s32 %r104, %r16, %r80;
sub.s32 %r45, %r104, %r17;
mad.lo.s32 %r105, %r18, %r102, %r45;
add.u64 %rd52, %SP, 4;
cvta.to.local.u64 %rd53, %rd52;
st.local.u32 [%rd53], %r151;
rem.s32 %r106, %r150, %r28;
mad.lo.s32 %r107, %r28, %r103, %r106;
mul.lo.s32 %r108, %r19, %r106;
sub.s32 %r46, %r108, %r20;
mad.lo.s32 %r109, %r21, %r105, %r46;
add.u64 %rd54, %SP, 0;
cvta.to.local.u64 %rd55, %rd54;
st.local.u32 [%rd55], %r151;
mul.wide.s32 %rd57, %r107, 8;
add.s64 %rd99, %rd56, %rd57;
cvt.s64.s32	%rd2, %r109;
bra.uni BB17_7;

BB17_21:
add.u64 %rd93, %SP, 20;
cvta.to.local.u64 %rd92, %rd93;
mul.lo.s32 %r134, %r24, %r23;
mul.lo.s32 %r135, %r25, %r134;
mul.lo.s32 %r136, %r26, %r135;
mul.lo.s32 %r137, %r27, %r136;
mul.lo.s32 %r138, %r28, %r137;
mul.wide.s32 %rd83, %r138, 8;
add.s64 %rd99, %rd99, %rd83;
cvta.to.local.u64 %rd84, %rd100;
ld.local.u32 %r139, [%rd84];
add.s32 %r140, %r139, 1;
st.local.u32 [%rd84], %r140;
ld.local.u32 %r151, [%rd92];

BB17_7:
mul.lo.s32 %r48, %r3, %r151;
add.s32 %r110, %r48, %r41;
setp.gt.s32	%p4, %r110, -1;
setp.lt.s32	%p5, %r110, %r6;
and.pred %p6, %p4, %p5;
@!%p6 bra BB17_13;
bra.uni BB17_8;

BB17_8:
add.u64 %rd58, %SP, 16;
cvta.to.local.u64 %rd59, %rd58;
ld.local.u32 %r111, [%rd59];
mul.lo.s32 %r49, %r29, %r111;
add.s32 %r112, %r49, %r42;
setp.gt.s32	%p7, %r112, -1;
setp.lt.s32	%p8, %r112, %r9;
and.pred %p9, %p7, %p8;
@!%p9 bra BB17_13;
bra.uni BB17_9;

BB17_9:
add.u64 %rd60, %SP, 12;
cvta.to.local.u64 %rd61, %rd60;
ld.local.u32 %r113, [%rd61];
mul.lo.s32 %r50, %r30, %r113;
add.s32 %r114, %r50, %r43;
setp.gt.s32	%p10, %r114, -1;
setp.lt.s32	%p11, %r114, %r12;
and.pred %p12, %p10, %p11;
@!%p12 bra BB17_13;
bra.uni BB17_10;

BB17_10:
add.u64 %rd62, %SP, 8;
cvta.to.local.u64 %rd63, %rd62;
ld.local.u32 %r115, [%rd63];
mul.lo.s32 %r51, %r31, %r115;
add.s32 %r116, %r51, %r44;
setp.gt.s32	%p13, %r116, -1;
setp.lt.s32	%p14, %r116, %r15;
and.pred %p15, %p13, %p14;
@!%p15 bra BB17_13;
bra.uni BB17_11;

BB17_11:
add.u64 %rd64, %SP, 4;
cvta.to.local.u64 %rd65, %rd64;
ld.local.u32 %r117, [%rd65];
mul.lo.s32 %r52, %r32, %r117;
add.s32 %r118, %r52, %r45;
setp.gt.s32	%p16, %r118, -1;
setp.lt.s32	%p17, %r118, %r18;
and.pred %p18, %p16, %p17;
@!%p18 bra BB17_13;
bra.uni BB17_12;

BB17_12:
rem.s32 %r148, %r150, %r28;
mul.lo.s32 %r147, %r19, %r148;
sub.s32 %r146, %r147, %r20;
add.u64 %rd66, %SP, 0;
cvta.to.local.u64 %rd67, %rd66;
ld.local.u32 %r152, [%rd67];
mul.lo.s32 %r54, %r33, %r152;
add.s32 %r119, %r54, %r146;
setp.gt.s32	%p19, %r119, -1;
setp.lt.s32	%p20, %r119, %r21;
and.pred %p21, %p19, %p20;
@%p21 bra BB17_14;
bra.uni BB17_13;

BB17_14:
mul.lo.s32 %r149, %r3, %r151;
mad.lo.s32 %r120, %r9, %r149, %r49;
mad.lo.s32 %r121, %r12, %r120, %r50;
mad.lo.s32 %r122, %r15, %r121, %r51;
mad.lo.s32 %r123, %r18, %r122, %r52;
mad.lo.s32 %r124, %r21, %r123, %r54;
cvt.s64.s32	%rd70, %r124;
add.s64 %rd71, %rd70, %rd2;
shl.b64 %rd73, %rd71, 3;
add.s64 %rd74, %rd72, %rd73;
ld.global.f64 %fd4, [%rd74];
bra.uni BB17_15;

BB17_13:
add.u64 %rd90, %SP, 0;
cvta.to.local.u64 %rd89, %rd90;
ld.local.u32 %r152, [%rd89];
mov.f64 %fd4, 0d0000000000000000;

BB17_15:
add.u64 %rd100, %SP, 0;
st.global.f64 [%rd99], %fd4;
setp.ne.s32	%p22, %r152, %r34;
@%p22 bra BB17_21;

add.u64 %rd100, %SP, 4;
add.u64 %rd77, %SP, 0;
cvta.to.local.u64 %rd78, %rd77;
mov.u32 %r125, 0;
st.local.u32 [%rd78], %r125;
ld.local.u32 %r126, [%rd53];
setp.ne.s32	%p23, %r126, %r35;
@%p23 bra BB17_21;

add.u64 %rd100, %SP, 8;
st.local.u32 [%rd53], %r125;
ld.local.u32 %r128, [%rd51];
setp.ne.s32	%p24, %r128, %r36;
@%p24 bra BB17_21;

add.u64 %rd100, %SP, 12;
st.local.u32 [%rd51], %r125;
ld.local.u32 %r130, [%rd49];
setp.ne.s32	%p25, %r130, %r37;
@%p25 bra BB17_21;

add.u64 %rd100, %SP, 16;
st.local.u32 [%rd49], %r125;
ld.local.u32 %r132, [%rd47];
setp.ne.s32	%p26, %r132, %r38;
@%p26 bra BB17_21;

add.u64 %rd100, %SP, 20;
st.local.u32 [%rd47], %r125;
setp.eq.s32	%p27, %r151, %r39;
@%p27 bra BB17_22;
bra.uni BB17_21;

BB17_22:
mov.u32 %r145, %ntid.x;
ld.param.u32 %r144, [_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
mov.u32 %r142, %nctaid.x;
add.u64 %rd87, %SP, 20;
cvta.to.local.u64 %rd88, %rd87;
st.local.u32 [%rd88], %r125;
mad.lo.s32 %r150, %r142, %r145, %r150;
setp.lt.s32	%p28, %r150, %r144;
@%p28 bra BB17_6;

BB17_23:
ret;
}


.visible .entry _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot18[28];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<33>;
.reg .b32 %r<174>;
.reg .f64 %fd<5>;
.reg .b64 %rd<109>;

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation[28];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape[28];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad[28];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride[28];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape[32];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape[32];

mov.u64 %rd108, __local_depot18;
cvta.local.u64 %SP, %rd108;
ld.param.u32 %r67, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd11, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd12, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd13, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd14, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd15, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd16, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd17, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd18, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 6;
@%p1 bra BB18_2;

cvta.to.global.u64 %rd19, %rd17;
mul.wide.u32 %rd20, %r1, 4;
add.s64 %rd21, %rd19, %rd20;
ld.global.u32 %r68, [%rd21];
mov.u64 %rd22, _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation;
add.s64 %rd23, %rd22, %rd20;
st.shared.u32 [%rd23], %r68;
cvta.to.global.u64 %rd24, %rd14;
add.s64 %rd25, %rd24, %rd20;
ld.global.u32 %r69, [%rd25];
mov.u64 %rd26, _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape;
add.s64 %rd27, %rd26, %rd20;
st.shared.u32 [%rd27], %r69;
cvta.to.global.u64 %rd28, %rd15;
add.s64 %rd29, %rd28, %rd20;
ld.global.u32 %r70, [%rd29];
mov.u64 %rd30, _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad;
add.s64 %rd31, %rd30, %rd20;
st.shared.u32 [%rd31], %r70;
cvta.to.global.u64 %rd32, %rd16;
add.s64 %rd33, %rd32, %rd20;
ld.global.u32 %r71, [%rd33];
mov.u64 %rd34, _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride;
add.s64 %rd35, %rd34, %rd20;
st.shared.u32 [%rd35], %r71;

BB18_2:
setp.gt.u32	%p2, %r1, 7;
@%p2 bra BB18_4;

cvta.to.global.u64 %rd36, %rd12;
cvta.to.global.u64 %rd37, %rd13;
mul.wide.u32 %rd38, %r1, 4;
add.s64 %rd39, %rd37, %rd38;
ld.global.u32 %r72, [%rd39];
mov.u64 %rd40, _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape;
add.s64 %rd41, %rd40, %rd38;
st.shared.u32 [%rd41], %r72;
add.s64 %rd42, %rd36, %rd38;
ld.global.u32 %r73, [%rd42];
mov.u64 %rd43, _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape;
add.s64 %rd44, %rd43, %rd38;
st.shared.u32 [%rd44], %r73;

BB18_4:
bar.sync 0;
mov.u32 %r74, %ntid.x;
mov.u32 %r75, %ctaid.x;
mad.lo.s32 %r171, %r74, %r75, %r1;
setp.ge.s32	%p3, %r171, %r67;
@%p3 bra BB18_25;

ld.shared.u32 %r3, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation];
ld.shared.u32 %r4, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride];
ld.shared.u32 %r5, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad];
ld.shared.u32 %r6, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+4];
ld.shared.u32 %r7, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+4];
ld.shared.u32 %r8, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+4];
ld.shared.u32 %r9, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+8];
ld.shared.u32 %r10, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+8];
ld.shared.u32 %r11, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+8];
ld.shared.u32 %r12, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+12];
ld.shared.u32 %r13, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+12];
ld.shared.u32 %r14, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+12];
ld.shared.u32 %r15, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+16];
ld.shared.u32 %r16, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+16];
ld.shared.u32 %r17, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+16];
ld.shared.u32 %r18, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+20];
ld.shared.u32 %r19, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+20];
ld.shared.u32 %r20, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+20];
ld.shared.u32 %r21, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+24];
ld.shared.u32 %r22, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+24];
ld.shared.u32 %r23, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+24];
ld.shared.u32 %r24, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+28];
ld.shared.u32 %r76, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+20];
ld.shared.u32 %r77, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+24];
mul.lo.s32 %r78, %r76, %r77;
ld.shared.u32 %r79, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+16];
mul.lo.s32 %r80, %r79, %r78;
ld.shared.u32 %r81, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r82, %r81, %r80;
ld.shared.u32 %r83, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r84, %r83, %r82;
ld.shared.u32 %r85, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r86, %r85, %r84;
ld.shared.u32 %r87, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape];
mul.lo.s32 %r25, %r87, %r86;
ld.shared.u32 %r26, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+4];
ld.shared.u32 %r27, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+8];
ld.shared.u32 %r28, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+12];
ld.shared.u32 %r29, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+16];
ld.shared.u32 %r30, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+20];
ld.shared.u32 %r31, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+24];
ld.shared.u32 %r32, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+28];
ld.shared.u32 %r33, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+4];
ld.shared.u32 %r34, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+8];
ld.shared.u32 %r35, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+12];
ld.shared.u32 %r36, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+16];
ld.shared.u32 %r37, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+20];
ld.shared.u32 %r38, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+24];
add.s32 %r39, %r77, -1;
add.s32 %r40, %r76, -1;
add.s32 %r41, %r79, -1;
add.s32 %r42, %r81, -1;
add.s32 %r43, %r83, -1;
add.s32 %r44, %r85, -1;
add.s32 %r45, %r87, -1;
cvta.to.global.u64 %rd59, %rd18;
cvta.to.global.u64 %rd77, %rd11;

BB18_6:
div.s32 %r89, %r171, %r32;
rem.s32 %r90, %r89, %r31;
div.s32 %r91, %r89, %r31;
rem.s32 %r92, %r91, %r30;
div.s32 %r93, %r91, %r30;
rem.s32 %r94, %r93, %r29;
div.s32 %r95, %r93, %r29;
rem.s32 %r96, %r95, %r28;
div.s32 %r97, %r95, %r28;
rem.s32 %r98, %r97, %r27;
div.s32 %r99, %r97, %r27;
rem.s32 %r100, %r99, %r26;
div.s32 %r101, %r99, %r26;
mul.lo.s32 %r102, %r25, %r101;
mad.lo.s32 %r103, %r26, %r102, %r100;
mul.lo.s32 %r104, %r4, %r100;
sub.s32 %r47, %r104, %r5;
mad.lo.s32 %r105, %r6, %r101, %r47;
add.u64 %rd45, %SP, 24;
cvta.to.local.u64 %rd46, %rd45;
mov.u32 %r172, 0;
st.local.u32 [%rd46], %r172;
mad.lo.s32 %r106, %r27, %r103, %r98;
mul.lo.s32 %r107, %r7, %r98;
sub.s32 %r48, %r107, %r8;
mad.lo.s32 %r108, %r9, %r105, %r48;
add.u64 %rd47, %SP, 20;
cvta.to.local.u64 %rd48, %rd47;
st.local.u32 [%rd48], %r172;
mad.lo.s32 %r109, %r28, %r106, %r96;
mul.lo.s32 %r110, %r10, %r96;
sub.s32 %r49, %r110, %r11;
mad.lo.s32 %r111, %r12, %r108, %r49;
add.u64 %rd49, %SP, 16;
cvta.to.local.u64 %rd50, %rd49;
st.local.u32 [%rd50], %r172;
mad.lo.s32 %r112, %r29, %r109, %r94;
mul.lo.s32 %r113, %r13, %r94;
sub.s32 %r50, %r113, %r14;
mad.lo.s32 %r114, %r15, %r111, %r50;
add.u64 %rd51, %SP, 12;
cvta.to.local.u64 %rd52, %rd51;
st.local.u32 [%rd52], %r172;
mad.lo.s32 %r115, %r30, %r112, %r92;
mul.lo.s32 %r116, %r16, %r92;
sub.s32 %r51, %r116, %r17;
mad.lo.s32 %r117, %r18, %r114, %r51;
add.u64 %rd53, %SP, 8;
cvta.to.local.u64 %rd54, %rd53;
st.local.u32 [%rd54], %r172;
mad.lo.s32 %r118, %r31, %r115, %r90;
mul.lo.s32 %r119, %r19, %r90;
sub.s32 %r52, %r119, %r20;
mad.lo.s32 %r120, %r21, %r117, %r52;
add.u64 %rd55, %SP, 4;
cvta.to.local.u64 %rd56, %rd55;
st.local.u32 [%rd56], %r172;
rem.s32 %r121, %r171, %r32;
mad.lo.s32 %r122, %r32, %r118, %r121;
mul.lo.s32 %r123, %r22, %r121;
sub.s32 %r53, %r123, %r23;
mad.lo.s32 %r124, %r24, %r120, %r53;
add.u64 %rd57, %SP, 0;
cvta.to.local.u64 %rd58, %rd57;
st.local.u32 [%rd58], %r172;
mul.wide.s32 %rd60, %r122, 8;
add.s64 %rd106, %rd59, %rd60;
cvt.s64.s32	%rd2, %r124;
bra.uni BB18_7;

BB18_23:
add.u64 %rd99, %SP, 24;
cvta.to.local.u64 %rd98, %rd99;
mul.lo.s32 %r154, %r27, %r26;
mul.lo.s32 %r155, %r28, %r154;
mul.lo.s32 %r156, %r29, %r155;
mul.lo.s32 %r157, %r30, %r156;
mul.lo.s32 %r158, %r31, %r157;
mul.lo.s32 %r159, %r32, %r158;
mul.wide.s32 %rd89, %r159, 8;
add.s64 %rd106, %rd106, %rd89;
cvta.to.local.u64 %rd90, %rd107;
ld.local.u32 %r160, [%rd90];
add.s32 %r161, %r160, 1;
st.local.u32 [%rd90], %r161;
ld.local.u32 %r172, [%rd98];

BB18_7:
mul.lo.s32 %r55, %r3, %r172;
add.s32 %r125, %r55, %r47;
setp.gt.s32	%p4, %r125, -1;
setp.lt.s32	%p5, %r125, %r6;
and.pred %p6, %p4, %p5;
@!%p6 bra BB18_14;
bra.uni BB18_8;

BB18_8:
add.u64 %rd61, %SP, 20;
cvta.to.local.u64 %rd62, %rd61;
ld.local.u32 %r126, [%rd62];
mul.lo.s32 %r56, %r33, %r126;
add.s32 %r127, %r56, %r48;
setp.gt.s32	%p7, %r127, -1;
setp.lt.s32	%p8, %r127, %r9;
and.pred %p9, %p7, %p8;
@!%p9 bra BB18_14;
bra.uni BB18_9;

BB18_9:
add.u64 %rd63, %SP, 16;
cvta.to.local.u64 %rd64, %rd63;
ld.local.u32 %r128, [%rd64];
mul.lo.s32 %r57, %r34, %r128;
add.s32 %r129, %r57, %r49;
setp.gt.s32	%p10, %r129, -1;
setp.lt.s32	%p11, %r129, %r12;
and.pred %p12, %p10, %p11;
@!%p12 bra BB18_14;
bra.uni BB18_10;

BB18_10:
add.u64 %rd65, %SP, 12;
cvta.to.local.u64 %rd66, %rd65;
ld.local.u32 %r130, [%rd66];
mul.lo.s32 %r58, %r35, %r130;
add.s32 %r131, %r58, %r50;
setp.gt.s32	%p13, %r131, -1;
setp.lt.s32	%p14, %r131, %r15;
and.pred %p15, %p13, %p14;
@!%p15 bra BB18_14;
bra.uni BB18_11;

BB18_11:
add.u64 %rd67, %SP, 8;
cvta.to.local.u64 %rd68, %rd67;
ld.local.u32 %r132, [%rd68];
mul.lo.s32 %r59, %r36, %r132;
add.s32 %r133, %r59, %r51;
setp.gt.s32	%p16, %r133, -1;
setp.lt.s32	%p17, %r133, %r18;
and.pred %p18, %p16, %p17;
@!%p18 bra BB18_14;
bra.uni BB18_12;

BB18_12:
add.u64 %rd69, %SP, 4;
cvta.to.local.u64 %rd70, %rd69;
ld.local.u32 %r134, [%rd70];
mul.lo.s32 %r60, %r37, %r134;
add.s32 %r135, %r60, %r52;
setp.gt.s32	%p19, %r135, -1;
setp.lt.s32	%p20, %r135, %r21;
and.pred %p21, %p19, %p20;
@!%p21 bra BB18_14;
bra.uni BB18_13;

BB18_13:
rem.s32 %r168, %r171, %r32;
mul.lo.s32 %r167, %r22, %r168;
sub.s32 %r166, %r167, %r23;
add.u64 %rd71, %SP, 0;
cvta.to.local.u64 %rd72, %rd71;
ld.local.u32 %r173, [%rd72];
mul.lo.s32 %r62, %r38, %r173;
add.s32 %r136, %r62, %r166;
setp.gt.s32	%p22, %r136, -1;
setp.lt.s32	%p23, %r136, %r24;
and.pred %p24, %p22, %p23;
@%p24 bra BB18_15;
bra.uni BB18_14;

BB18_15:
mul.lo.s32 %r170, %r3, %r172;
mad.lo.s32 %r137, %r9, %r170, %r56;
mad.lo.s32 %r138, %r12, %r137, %r57;
mad.lo.s32 %r139, %r15, %r138, %r58;
mad.lo.s32 %r140, %r18, %r139, %r59;
mad.lo.s32 %r141, %r21, %r140, %r60;
mad.lo.s32 %r142, %r24, %r141, %r62;
cvt.s64.s32	%rd75, %r142;
add.s64 %rd76, %rd75, %rd2;
shl.b64 %rd78, %rd76, 3;
add.s64 %rd79, %rd77, %rd78;
ld.global.f64 %fd4, [%rd79];
bra.uni BB18_16;

BB18_14:
add.u64 %rd96, %SP, 0;
cvta.to.local.u64 %rd95, %rd96;
ld.local.u32 %r173, [%rd95];
mov.f64 %fd4, 0d0000000000000000;

BB18_16:
add.u64 %rd107, %SP, 0;
st.global.f64 [%rd106], %fd4;
setp.ne.s32	%p25, %r173, %r39;
@%p25 bra BB18_23;

add.u64 %rd107, %SP, 4;
add.u64 %rd82, %SP, 0;
cvta.to.local.u64 %rd83, %rd82;
mov.u32 %r143, 0;
st.local.u32 [%rd83], %r143;
ld.local.u32 %r144, [%rd56];
setp.ne.s32	%p26, %r144, %r40;
@%p26 bra BB18_23;

add.u64 %rd107, %SP, 8;
st.local.u32 [%rd56], %r143;
ld.local.u32 %r146, [%rd54];
setp.ne.s32	%p27, %r146, %r41;
@%p27 bra BB18_23;

add.u64 %rd107, %SP, 12;
st.local.u32 [%rd54], %r143;
ld.local.u32 %r148, [%rd52];
setp.ne.s32	%p28, %r148, %r42;
@%p28 bra BB18_23;

add.u64 %rd107, %SP, 16;
st.local.u32 [%rd52], %r143;
ld.local.u32 %r150, [%rd50];
setp.ne.s32	%p29, %r150, %r43;
@%p29 bra BB18_23;

add.u64 %rd107, %SP, 20;
st.local.u32 [%rd50], %r143;
ld.local.u32 %r152, [%rd48];
setp.ne.s32	%p30, %r152, %r44;
@%p30 bra BB18_23;

add.u64 %rd107, %SP, 24;
st.local.u32 [%rd48], %r143;
setp.eq.s32	%p31, %r172, %r45;
@%p31 bra BB18_24;
bra.uni BB18_23;

BB18_24:
mov.u32 %r169, %ntid.x;
ld.param.u32 %r165, [_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
mov.u32 %r163, %nctaid.x;
add.u64 %rd93, %SP, 24;
cvta.to.local.u64 %rd94, %rd93;
st.local.u32 [%rd94], %r143;
mad.lo.s32 %r171, %r163, %r169, %r171;
setp.lt.s32	%p32, %r171, %r165;
@%p32 bra BB18_6;

BB18_25:
ret;
}


.visible .entry _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot19[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<37>;
.reg .b32 %r<195>;
.reg .f64 %fd<5>;
.reg .b64 %rd<116>;

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation[32];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape[32];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad[32];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride[32];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape[36];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape[36];

mov.u64 %rd115, __local_depot19;
cvta.local.u64 %SP, %rd115;
ld.param.u32 %r75, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd12, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd13, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd14, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd15, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd16, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd17, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd18, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd19, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 7;
@%p1 bra BB19_2;

cvta.to.global.u64 %rd20, %rd18;
mul.wide.u32 %rd21, %r1, 4;
add.s64 %rd22, %rd20, %rd21;
ld.global.u32 %r76, [%rd22];
mov.u64 %rd23, _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation;
add.s64 %rd24, %rd23, %rd21;
st.shared.u32 [%rd24], %r76;
cvta.to.global.u64 %rd25, %rd15;
add.s64 %rd26, %rd25, %rd21;
ld.global.u32 %r77, [%rd26];
mov.u64 %rd27, _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape;
add.s64 %rd28, %rd27, %rd21;
st.shared.u32 [%rd28], %r77;
cvta.to.global.u64 %rd29, %rd16;
add.s64 %rd30, %rd29, %rd21;
ld.global.u32 %r78, [%rd30];
mov.u64 %rd31, _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad;
add.s64 %rd32, %rd31, %rd21;
st.shared.u32 [%rd32], %r78;
cvta.to.global.u64 %rd33, %rd17;
add.s64 %rd34, %rd33, %rd21;
ld.global.u32 %r79, [%rd34];
mov.u64 %rd35, _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride;
add.s64 %rd36, %rd35, %rd21;
st.shared.u32 [%rd36], %r79;

BB19_2:
setp.gt.u32	%p2, %r1, 8;
@%p2 bra BB19_4;

cvta.to.global.u64 %rd37, %rd13;
cvta.to.global.u64 %rd38, %rd14;
mul.wide.u32 %rd39, %r1, 4;
add.s64 %rd40, %rd38, %rd39;
ld.global.u32 %r80, [%rd40];
mov.u64 %rd41, _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape;
add.s64 %rd42, %rd41, %rd39;
st.shared.u32 [%rd42], %r80;
add.s64 %rd43, %rd37, %rd39;
ld.global.u32 %r81, [%rd43];
mov.u64 %rd44, _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape;
add.s64 %rd45, %rd44, %rd39;
st.shared.u32 [%rd45], %r81;

BB19_4:
bar.sync 0;
mov.u32 %r82, %ntid.x;
mov.u32 %r83, %ctaid.x;
mad.lo.s32 %r192, %r82, %r83, %r1;
setp.ge.s32	%p3, %r192, %r75;
@%p3 bra BB19_27;

ld.shared.u32 %r3, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation];
ld.shared.u32 %r4, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride];
ld.shared.u32 %r5, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad];
ld.shared.u32 %r6, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+4];
ld.shared.u32 %r7, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+4];
ld.shared.u32 %r8, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+4];
ld.shared.u32 %r9, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+8];
ld.shared.u32 %r10, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+8];
ld.shared.u32 %r11, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+8];
ld.shared.u32 %r12, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+12];
ld.shared.u32 %r13, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+12];
ld.shared.u32 %r14, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+12];
ld.shared.u32 %r15, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+16];
ld.shared.u32 %r16, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+16];
ld.shared.u32 %r17, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+16];
ld.shared.u32 %r18, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+20];
ld.shared.u32 %r19, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+20];
ld.shared.u32 %r20, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+20];
ld.shared.u32 %r21, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+24];
ld.shared.u32 %r22, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+24];
ld.shared.u32 %r23, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+24];
ld.shared.u32 %r24, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+28];
ld.shared.u32 %r25, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+28];
ld.shared.u32 %r26, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+28];
ld.shared.u32 %r27, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+32];
ld.shared.u32 %r84, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+24];
ld.shared.u32 %r85, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+28];
mul.lo.s32 %r86, %r84, %r85;
ld.shared.u32 %r87, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+20];
mul.lo.s32 %r88, %r87, %r86;
ld.shared.u32 %r89, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+16];
mul.lo.s32 %r90, %r89, %r88;
ld.shared.u32 %r91, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r92, %r91, %r90;
ld.shared.u32 %r93, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r94, %r93, %r92;
ld.shared.u32 %r95, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r96, %r95, %r94;
ld.shared.u32 %r97, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape];
mul.lo.s32 %r28, %r97, %r96;
ld.shared.u32 %r29, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+4];
ld.shared.u32 %r30, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+8];
ld.shared.u32 %r31, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+12];
ld.shared.u32 %r32, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+16];
ld.shared.u32 %r33, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+20];
ld.shared.u32 %r34, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+24];
ld.shared.u32 %r35, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+28];
ld.shared.u32 %r36, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+32];
ld.shared.u32 %r37, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+4];
ld.shared.u32 %r38, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+8];
ld.shared.u32 %r39, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+12];
ld.shared.u32 %r40, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+16];
ld.shared.u32 %r41, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+20];
ld.shared.u32 %r42, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+24];
ld.shared.u32 %r43, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+28];
add.s32 %r44, %r85, -1;
add.s32 %r45, %r84, -1;
add.s32 %r46, %r87, -1;
add.s32 %r47, %r89, -1;
add.s32 %r48, %r91, -1;
add.s32 %r49, %r93, -1;
add.s32 %r50, %r95, -1;
add.s32 %r51, %r97, -1;
cvta.to.global.u64 %rd62, %rd19;
cvta.to.global.u64 %rd82, %rd12;

BB19_6:
div.s32 %r99, %r192, %r36;
rem.s32 %r100, %r99, %r35;
div.s32 %r101, %r99, %r35;
rem.s32 %r102, %r101, %r34;
div.s32 %r103, %r101, %r34;
rem.s32 %r104, %r103, %r33;
div.s32 %r105, %r103, %r33;
rem.s32 %r106, %r105, %r32;
div.s32 %r107, %r105, %r32;
rem.s32 %r108, %r107, %r31;
div.s32 %r109, %r107, %r31;
rem.s32 %r110, %r109, %r30;
div.s32 %r111, %r109, %r30;
rem.s32 %r112, %r111, %r29;
div.s32 %r113, %r111, %r29;
mul.lo.s32 %r114, %r28, %r113;
mad.lo.s32 %r115, %r29, %r114, %r112;
mul.lo.s32 %r116, %r4, %r112;
sub.s32 %r53, %r116, %r5;
mad.lo.s32 %r117, %r6, %r113, %r53;
add.u64 %rd46, %SP, 28;
cvta.to.local.u64 %rd47, %rd46;
mov.u32 %r193, 0;
st.local.u32 [%rd47], %r193;
mad.lo.s32 %r118, %r30, %r115, %r110;
mul.lo.s32 %r119, %r7, %r110;
sub.s32 %r54, %r119, %r8;
mad.lo.s32 %r120, %r9, %r117, %r54;
add.u64 %rd48, %SP, 24;
cvta.to.local.u64 %rd49, %rd48;
st.local.u32 [%rd49], %r193;
mad.lo.s32 %r121, %r31, %r118, %r108;
mul.lo.s32 %r122, %r10, %r108;
sub.s32 %r55, %r122, %r11;
mad.lo.s32 %r123, %r12, %r120, %r55;
add.u64 %rd50, %SP, 20;
cvta.to.local.u64 %rd51, %rd50;
st.local.u32 [%rd51], %r193;
mad.lo.s32 %r124, %r32, %r121, %r106;
mul.lo.s32 %r125, %r13, %r106;
sub.s32 %r56, %r125, %r14;
mad.lo.s32 %r126, %r15, %r123, %r56;
add.u64 %rd52, %SP, 16;
cvta.to.local.u64 %rd53, %rd52;
st.local.u32 [%rd53], %r193;
mad.lo.s32 %r127, %r33, %r124, %r104;
mul.lo.s32 %r128, %r16, %r104;
sub.s32 %r57, %r128, %r17;
mad.lo.s32 %r129, %r18, %r126, %r57;
add.u64 %rd54, %SP, 12;
cvta.to.local.u64 %rd55, %rd54;
st.local.u32 [%rd55], %r193;
mad.lo.s32 %r130, %r34, %r127, %r102;
mul.lo.s32 %r131, %r19, %r102;
sub.s32 %r58, %r131, %r20;
mad.lo.s32 %r132, %r21, %r129, %r58;
add.u64 %rd56, %SP, 8;
cvta.to.local.u64 %rd57, %rd56;
st.local.u32 [%rd57], %r193;
mad.lo.s32 %r133, %r35, %r130, %r100;
mul.lo.s32 %r134, %r22, %r100;
sub.s32 %r59, %r134, %r23;
mad.lo.s32 %r135, %r24, %r132, %r59;
add.u64 %rd58, %SP, 4;
cvta.to.local.u64 %rd59, %rd58;
st.local.u32 [%rd59], %r193;
rem.s32 %r136, %r192, %r36;
mad.lo.s32 %r137, %r36, %r133, %r136;
mul.lo.s32 %r138, %r25, %r136;
sub.s32 %r60, %r138, %r26;
mad.lo.s32 %r139, %r27, %r135, %r60;
add.u64 %rd60, %SP, 0;
cvta.to.local.u64 %rd61, %rd60;
st.local.u32 [%rd61], %r193;
mul.wide.s32 %rd63, %r137, 8;
add.s64 %rd113, %rd62, %rd63;
cvt.s64.s32	%rd2, %r139;
bra.uni BB19_7;

BB19_25:
add.u64 %rd105, %SP, 28;
cvta.to.local.u64 %rd104, %rd105;
mul.lo.s32 %r174, %r30, %r29;
mul.lo.s32 %r175, %r31, %r174;
mul.lo.s32 %r176, %r32, %r175;
mul.lo.s32 %r177, %r33, %r176;
mul.lo.s32 %r178, %r34, %r177;
mul.lo.s32 %r179, %r35, %r178;
mul.lo.s32 %r180, %r36, %r179;
mul.wide.s32 %rd95, %r180, 8;
add.s64 %rd113, %rd113, %rd95;
cvta.to.local.u64 %rd96, %rd114;
ld.local.u32 %r181, [%rd96];
add.s32 %r182, %r181, 1;
st.local.u32 [%rd96], %r182;
ld.local.u32 %r193, [%rd104];

BB19_7:
mul.lo.s32 %r62, %r3, %r193;
add.s32 %r140, %r62, %r53;
setp.gt.s32	%p4, %r140, -1;
setp.lt.s32	%p5, %r140, %r6;
and.pred %p6, %p4, %p5;
@!%p6 bra BB19_15;
bra.uni BB19_8;

BB19_8:
add.u64 %rd64, %SP, 24;
cvta.to.local.u64 %rd65, %rd64;
ld.local.u32 %r141, [%rd65];
mul.lo.s32 %r63, %r37, %r141;
add.s32 %r142, %r63, %r54;
setp.gt.s32	%p7, %r142, -1;
setp.lt.s32	%p8, %r142, %r9;
and.pred %p9, %p7, %p8;
@!%p9 bra BB19_15;
bra.uni BB19_9;

BB19_9:
add.u64 %rd66, %SP, 20;
cvta.to.local.u64 %rd67, %rd66;
ld.local.u32 %r143, [%rd67];
mul.lo.s32 %r64, %r38, %r143;
add.s32 %r144, %r64, %r55;
setp.gt.s32	%p10, %r144, -1;
setp.lt.s32	%p11, %r144, %r12;
and.pred %p12, %p10, %p11;
@!%p12 bra BB19_15;
bra.uni BB19_10;

BB19_10:
add.u64 %rd68, %SP, 16;
cvta.to.local.u64 %rd69, %rd68;
ld.local.u32 %r145, [%rd69];
mul.lo.s32 %r65, %r39, %r145;
add.s32 %r146, %r65, %r56;
setp.gt.s32	%p13, %r146, -1;
setp.lt.s32	%p14, %r146, %r15;
and.pred %p15, %p13, %p14;
@!%p15 bra BB19_15;
bra.uni BB19_11;

BB19_11:
add.u64 %rd70, %SP, 12;
cvta.to.local.u64 %rd71, %rd70;
ld.local.u32 %r147, [%rd71];
mul.lo.s32 %r66, %r40, %r147;
add.s32 %r148, %r66, %r57;
setp.gt.s32	%p16, %r148, -1;
setp.lt.s32	%p17, %r148, %r18;
and.pred %p18, %p16, %p17;
@!%p18 bra BB19_15;
bra.uni BB19_12;

BB19_12:
add.u64 %rd72, %SP, 8;
cvta.to.local.u64 %rd73, %rd72;
ld.local.u32 %r149, [%rd73];
mul.lo.s32 %r67, %r41, %r149;
add.s32 %r150, %r67, %r58;
setp.gt.s32	%p19, %r150, -1;
setp.lt.s32	%p20, %r150, %r21;
and.pred %p21, %p19, %p20;
@!%p21 bra BB19_15;
bra.uni BB19_13;

BB19_13:
add.u64 %rd74, %SP, 4;
cvta.to.local.u64 %rd75, %rd74;
ld.local.u32 %r151, [%rd75];
mul.lo.s32 %r68, %r42, %r151;
add.s32 %r152, %r68, %r59;
setp.gt.s32	%p22, %r152, -1;
setp.lt.s32	%p23, %r152, %r24;
and.pred %p24, %p22, %p23;
@!%p24 bra BB19_15;
bra.uni BB19_14;

BB19_14:
rem.s32 %r190, %r192, %r36;
mul.lo.s32 %r189, %r25, %r190;
sub.s32 %r188, %r189, %r26;
add.u64 %rd76, %SP, 0;
cvta.to.local.u64 %rd77, %rd76;
ld.local.u32 %r194, [%rd77];
mul.lo.s32 %r70, %r43, %r194;
add.s32 %r153, %r70, %r188;
setp.gt.s32	%p25, %r153, -1;
setp.lt.s32	%p26, %r153, %r27;
and.pred %p27, %p25, %p26;
@%p27 bra BB19_16;
bra.uni BB19_15;

BB19_16:
mul.lo.s32 %r191, %r3, %r193;
mad.lo.s32 %r154, %r9, %r191, %r63;
mad.lo.s32 %r155, %r12, %r154, %r64;
mad.lo.s32 %r156, %r15, %r155, %r65;
mad.lo.s32 %r157, %r18, %r156, %r66;
mad.lo.s32 %r158, %r21, %r157, %r67;
mad.lo.s32 %r159, %r24, %r158, %r68;
mad.lo.s32 %r160, %r27, %r159, %r70;
cvt.s64.s32	%rd80, %r160;
add.s64 %rd81, %rd80, %rd2;
shl.b64 %rd83, %rd81, 3;
add.s64 %rd84, %rd82, %rd83;
ld.global.f64 %fd4, [%rd84];
bra.uni BB19_17;

BB19_15:
add.u64 %rd102, %SP, 0;
cvta.to.local.u64 %rd101, %rd102;
ld.local.u32 %r194, [%rd101];
mov.f64 %fd4, 0d0000000000000000;

BB19_17:
add.u64 %rd114, %SP, 0;
st.global.f64 [%rd113], %fd4;
setp.ne.s32	%p28, %r194, %r44;
@%p28 bra BB19_25;

add.u64 %rd114, %SP, 4;
add.u64 %rd87, %SP, 0;
cvta.to.local.u64 %rd88, %rd87;
mov.u32 %r161, 0;
st.local.u32 [%rd88], %r161;
ld.local.u32 %r162, [%rd59];
setp.ne.s32	%p29, %r162, %r45;
@%p29 bra BB19_25;

add.u64 %rd114, %SP, 8;
st.local.u32 [%rd59], %r161;
ld.local.u32 %r164, [%rd57];
setp.ne.s32	%p30, %r164, %r46;
@%p30 bra BB19_25;

add.u64 %rd114, %SP, 12;
st.local.u32 [%rd57], %r161;
ld.local.u32 %r166, [%rd55];
setp.ne.s32	%p31, %r166, %r47;
@%p31 bra BB19_25;

add.u64 %rd114, %SP, 16;
st.local.u32 [%rd55], %r161;
ld.local.u32 %r168, [%rd53];
setp.ne.s32	%p32, %r168, %r48;
@%p32 bra BB19_25;

add.u64 %rd114, %SP, 20;
st.local.u32 [%rd53], %r161;
ld.local.u32 %r170, [%rd51];
setp.ne.s32	%p33, %r170, %r49;
@%p33 bra BB19_25;

add.u64 %rd114, %SP, 24;
st.local.u32 [%rd51], %r161;
ld.local.u32 %r172, [%rd49];
setp.ne.s32	%p34, %r172, %r50;
@%p34 bra BB19_25;

add.u64 %rd114, %SP, 28;
st.local.u32 [%rd49], %r161;
setp.eq.s32	%p35, %r193, %r51;
@%p35 bra BB19_26;
bra.uni BB19_25;

BB19_26:
mov.u32 %r187, %ntid.x;
ld.param.u32 %r186, [_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
mov.u32 %r184, %nctaid.x;
add.u64 %rd99, %SP, 28;
cvta.to.local.u64 %rd100, %rd99;
st.local.u32 [%rd100], %r161;
mad.lo.s32 %r192, %r184, %r187, %r192;
setp.lt.s32	%p36, %r192, %r186;
@%p36 bra BB19_6;

BB19_27:
ret;
}


.visible .entry _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot20[36];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<41>;
.reg .b32 %r<320>;
.reg .f64 %fd<5>;
.reg .b64 %rd<124>;

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation[36];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape[36];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad[36];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride[36];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape[40];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape[40];

mov.u64 %rd123, __local_depot20;
cvta.local.u64 %SP, %rd123;
ld.param.u32 %r83, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd13, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd14, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd15, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd16, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd17, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd18, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd19, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd20, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 8;
@%p1 bra BB20_2;

cvta.to.global.u64 %rd21, %rd19;
mul.wide.u32 %rd22, %r1, 4;
add.s64 %rd23, %rd21, %rd22;
ld.global.u32 %r84, [%rd23];
mov.u64 %rd24, _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation;
add.s64 %rd25, %rd24, %rd22;
st.shared.u32 [%rd25], %r84;
cvta.to.global.u64 %rd26, %rd16;
add.s64 %rd27, %rd26, %rd22;
ld.global.u32 %r85, [%rd27];
mov.u64 %rd28, _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape;
add.s64 %rd29, %rd28, %rd22;
st.shared.u32 [%rd29], %r85;
cvta.to.global.u64 %rd30, %rd17;
add.s64 %rd31, %rd30, %rd22;
ld.global.u32 %r86, [%rd31];
mov.u64 %rd32, _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad;
add.s64 %rd33, %rd32, %rd22;
st.shared.u32 [%rd33], %r86;
cvta.to.global.u64 %rd34, %rd18;
add.s64 %rd35, %rd34, %rd22;
ld.global.u32 %r87, [%rd35];
mov.u64 %rd36, _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride;
add.s64 %rd37, %rd36, %rd22;
st.shared.u32 [%rd37], %r87;

BB20_2:
setp.gt.u32	%p2, %r1, 9;
@%p2 bra BB20_4;

cvta.to.global.u64 %rd38, %rd14;
cvta.to.global.u64 %rd39, %rd15;
mul.wide.u32 %rd40, %r1, 4;
add.s64 %rd41, %rd39, %rd40;
ld.global.u32 %r88, [%rd41];
mov.u64 %rd42, _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape;
add.s64 %rd43, %rd42, %rd40;
st.shared.u32 [%rd43], %r88;
add.s64 %rd44, %rd38, %rd40;
ld.global.u32 %r89, [%rd44];
mov.u64 %rd45, _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape;
add.s64 %rd46, %rd45, %rd40;
st.shared.u32 [%rd46], %r89;

BB20_4:
bar.sync 0;
mov.u32 %r90, %ntid.x;
mov.u32 %r91, %ctaid.x;
mad.lo.s32 %r317, %r90, %r91, %r1;
setp.ge.s32	%p3, %r317, %r83;
@%p3 bra BB20_29;

ld.shared.u32 %r3, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation];
ld.shared.u32 %r4, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride];
ld.shared.u32 %r5, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad];
ld.shared.u32 %r6, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+4];
ld.shared.u32 %r7, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+4];
ld.shared.u32 %r8, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+4];
ld.shared.u32 %r9, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+8];
ld.shared.u32 %r10, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+8];
ld.shared.u32 %r11, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+8];
ld.shared.u32 %r12, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+12];
ld.shared.u32 %r13, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+12];
ld.shared.u32 %r14, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+12];
ld.shared.u32 %r15, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+16];
ld.shared.u32 %r16, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+16];
ld.shared.u32 %r17, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+16];
ld.shared.u32 %r18, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+20];
ld.shared.u32 %r19, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+20];
ld.shared.u32 %r20, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+20];
ld.shared.u32 %r21, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+24];
ld.shared.u32 %r22, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+24];
ld.shared.u32 %r23, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+24];
ld.shared.u32 %r24, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+28];
ld.shared.u32 %r25, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+28];
ld.shared.u32 %r26, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+28];
ld.shared.u32 %r27, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+32];
ld.shared.u32 %r28, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+32];
ld.shared.u32 %r29, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+32];
ld.shared.u32 %r30, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+36];
ld.shared.u32 %r92, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+28];
ld.shared.u32 %r93, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+32];
mul.lo.s32 %r94, %r92, %r93;
ld.shared.u32 %r95, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+24];
mul.lo.s32 %r96, %r95, %r94;
ld.shared.u32 %r97, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+20];
mul.lo.s32 %r98, %r97, %r96;
ld.shared.u32 %r99, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+16];
mul.lo.s32 %r100, %r99, %r98;
ld.shared.u32 %r101, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r102, %r101, %r100;
ld.shared.u32 %r103, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r104, %r103, %r102;
ld.shared.u32 %r105, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r106, %r105, %r104;
ld.shared.u32 %r107, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape];
mul.lo.s32 %r31, %r107, %r106;
ld.shared.u32 %r32, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+4];
ld.shared.u32 %r33, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+8];
ld.shared.u32 %r34, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+12];
ld.shared.u32 %r35, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+16];
ld.shared.u32 %r36, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+20];
ld.shared.u32 %r37, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+24];
ld.shared.u32 %r38, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+28];
ld.shared.u32 %r39, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+32];
ld.shared.u32 %r40, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+36];
ld.shared.u32 %r41, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+4];
ld.shared.u32 %r42, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+8];
ld.shared.u32 %r43, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+12];
ld.shared.u32 %r44, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+16];
ld.shared.u32 %r45, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+20];
ld.shared.u32 %r46, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+24];
ld.shared.u32 %r47, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+28];
ld.shared.u32 %r48, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+32];
add.s32 %r49, %r93, -1;
add.s32 %r50, %r92, -1;
add.s32 %r51, %r95, -1;
add.s32 %r52, %r97, -1;
add.s32 %r53, %r99, -1;
add.s32 %r54, %r101, -1;
add.s32 %r55, %r103, -1;
add.s32 %r56, %r105, -1;
add.s32 %r57, %r107, -1;
cvta.to.global.u64 %rd65, %rd20;
cvta.to.global.u64 %rd87, %rd13;

BB20_6:
div.s32 %r109, %r317, %r40;
rem.s32 %r110, %r109, %r39;
div.s32 %r111, %r109, %r39;
rem.s32 %r112, %r111, %r38;
div.s32 %r113, %r111, %r38;
rem.s32 %r114, %r113, %r37;
div.s32 %r115, %r113, %r37;
rem.s32 %r116, %r115, %r36;
div.s32 %r117, %r115, %r36;
rem.s32 %r118, %r117, %r35;
div.s32 %r119, %r117, %r35;
rem.s32 %r120, %r119, %r34;
div.s32 %r121, %r119, %r34;
rem.s32 %r122, %r121, %r33;
div.s32 %r123, %r121, %r33;
rem.s32 %r124, %r123, %r32;
div.s32 %r125, %r123, %r32;
mul.lo.s32 %r126, %r31, %r125;
mad.lo.s32 %r127, %r32, %r126, %r124;
add.u64 %rd47, %SP, 32;
cvta.to.local.u64 %rd48, %rd47;
mov.u32 %r318, 0;
st.local.u32 [%rd48], %r318;
mad.lo.s32 %r130, %r33, %r127, %r122;
add.u64 %rd49, %SP, 28;
cvta.to.local.u64 %rd50, %rd49;
st.local.u32 [%rd50], %r318;
mad.lo.s32 %r133, %r34, %r130, %r120;
add.u64 %rd51, %SP, 24;
cvta.to.local.u64 %rd52, %rd51;
st.local.u32 [%rd52], %r318;
mad.lo.s32 %r136, %r35, %r133, %r118;
add.u64 %rd53, %SP, 20;
cvta.to.local.u64 %rd54, %rd53;
st.local.u32 [%rd54], %r318;
mad.lo.s32 %r139, %r36, %r136, %r116;
add.u64 %rd55, %SP, 16;
cvta.to.local.u64 %rd56, %rd55;
st.local.u32 [%rd56], %r318;
mad.lo.s32 %r142, %r37, %r139, %r114;
add.u64 %rd57, %SP, 12;
cvta.to.local.u64 %rd58, %rd57;
st.local.u32 [%rd58], %r318;
mad.lo.s32 %r145, %r38, %r142, %r112;
add.u64 %rd59, %SP, 8;
cvta.to.local.u64 %rd60, %rd59;
st.local.u32 [%rd60], %r318;
mad.lo.s32 %r148, %r39, %r145, %r110;
add.u64 %rd61, %SP, 4;
cvta.to.local.u64 %rd62, %rd61;
st.local.u32 [%rd62], %r318;
rem.s32 %r151, %r317, %r40;
mad.lo.s32 %r152, %r40, %r148, %r151;
add.u64 %rd63, %SP, 0;
cvta.to.local.u64 %rd64, %rd63;
st.local.u32 [%rd64], %r318;
mul.wide.s32 %rd66, %r152, 8;
add.s64 %rd121, %rd65, %rd66;
bra.uni BB20_7;

BB20_27:
add.u64 %rd120, %SP, 32;
cvta.to.local.u64 %rd119, %rd120;
mul.lo.s32 %r194, %r33, %r32;
mul.lo.s32 %r195, %r34, %r194;
mul.lo.s32 %r196, %r35, %r195;
mul.lo.s32 %r197, %r36, %r196;
mul.lo.s32 %r198, %r37, %r197;
mul.lo.s32 %r199, %r38, %r198;
mul.lo.s32 %r200, %r39, %r199;
mul.lo.s32 %r201, %r40, %r200;
mul.wide.s32 %rd101, %r201, 8;
add.s64 %rd121, %rd121, %rd101;
cvta.to.local.u64 %rd102, %rd122;
ld.local.u32 %r202, [%rd102];
add.s32 %r203, %r202, 1;
st.local.u32 [%rd102], %r203;
ld.local.u32 %r318, [%rd119];

BB20_7:
div.s32 %r217, %r317, %r40;
div.s32 %r216, %r217, %r39;
div.s32 %r215, %r216, %r38;
div.s32 %r214, %r215, %r37;
div.s32 %r213, %r214, %r36;
div.s32 %r212, %r213, %r35;
div.s32 %r211, %r212, %r34;
div.s32 %r210, %r211, %r33;
rem.s32 %r209, %r210, %r32;
mul.lo.s32 %r208, %r4, %r209;
sub.s32 %r207, %r208, %r5;
mul.lo.s32 %r69, %r3, %r318;
add.s32 %r155, %r69, %r207;
setp.gt.s32	%p4, %r155, -1;
setp.lt.s32	%p5, %r155, %r6;
and.pred %p6, %p4, %p5;
@!%p6 bra BB20_16;
bra.uni BB20_8;

BB20_8:
div.s32 %r228, %r317, %r40;
div.s32 %r227, %r228, %r39;
div.s32 %r226, %r227, %r38;
div.s32 %r225, %r226, %r37;
div.s32 %r224, %r225, %r36;
div.s32 %r223, %r224, %r35;
div.s32 %r222, %r223, %r34;
rem.s32 %r221, %r222, %r33;
mul.lo.s32 %r220, %r7, %r221;
sub.s32 %r219, %r220, %r8;
add.u64 %rd67, %SP, 28;
cvta.to.local.u64 %rd68, %rd67;
ld.local.u32 %r156, [%rd68];
mul.lo.s32 %r70, %r41, %r156;
add.s32 %r157, %r70, %r219;
setp.gt.s32	%p7, %r157, -1;
setp.lt.s32	%p8, %r157, %r9;
and.pred %p9, %p7, %p8;
@!%p9 bra BB20_16;
bra.uni BB20_9;

BB20_9:
div.s32 %r237, %r317, %r40;
div.s32 %r236, %r237, %r39;
div.s32 %r235, %r236, %r38;
div.s32 %r234, %r235, %r37;
div.s32 %r233, %r234, %r36;
div.s32 %r232, %r233, %r35;
rem.s32 %r231, %r232, %r34;
mul.lo.s32 %r230, %r10, %r231;
sub.s32 %r229, %r230, %r11;
add.u64 %rd69, %SP, 24;
cvta.to.local.u64 %rd70, %rd69;
ld.local.u32 %r158, [%rd70];
mul.lo.s32 %r71, %r42, %r158;
add.s32 %r159, %r71, %r229;
setp.gt.s32	%p10, %r159, -1;
setp.lt.s32	%p11, %r159, %r12;
and.pred %p12, %p10, %p11;
@!%p12 bra BB20_16;
bra.uni BB20_10;

BB20_10:
div.s32 %r245, %r317, %r40;
div.s32 %r244, %r245, %r39;
div.s32 %r243, %r244, %r38;
div.s32 %r242, %r243, %r37;
div.s32 %r241, %r242, %r36;
rem.s32 %r240, %r241, %r35;
mul.lo.s32 %r239, %r13, %r240;
sub.s32 %r238, %r239, %r14;
add.u64 %rd71, %SP, 20;
cvta.to.local.u64 %rd72, %rd71;
ld.local.u32 %r160, [%rd72];
mul.lo.s32 %r72, %r43, %r160;
add.s32 %r161, %r72, %r238;
setp.gt.s32	%p13, %r161, -1;
setp.lt.s32	%p14, %r161, %r15;
and.pred %p15, %p13, %p14;
@!%p15 bra BB20_16;
bra.uni BB20_11;

BB20_11:
div.s32 %r252, %r317, %r40;
div.s32 %r251, %r252, %r39;
div.s32 %r250, %r251, %r38;
div.s32 %r249, %r250, %r37;
rem.s32 %r248, %r249, %r36;
mul.lo.s32 %r247, %r16, %r248;
sub.s32 %r246, %r247, %r17;
add.u64 %rd73, %SP, 16;
cvta.to.local.u64 %rd74, %rd73;
ld.local.u32 %r162, [%rd74];
mul.lo.s32 %r73, %r44, %r162;
add.s32 %r163, %r73, %r246;
setp.gt.s32	%p16, %r163, -1;
setp.lt.s32	%p17, %r163, %r18;
and.pred %p18, %p16, %p17;
@!%p18 bra BB20_16;
bra.uni BB20_12;

BB20_12:
div.s32 %r258, %r317, %r40;
div.s32 %r257, %r258, %r39;
div.s32 %r256, %r257, %r38;
rem.s32 %r255, %r256, %r37;
mul.lo.s32 %r254, %r19, %r255;
sub.s32 %r253, %r254, %r20;
add.u64 %rd75, %SP, 12;
cvta.to.local.u64 %rd76, %rd75;
ld.local.u32 %r164, [%rd76];
mul.lo.s32 %r74, %r45, %r164;
add.s32 %r165, %r74, %r253;
setp.gt.s32	%p19, %r165, -1;
setp.lt.s32	%p20, %r165, %r21;
and.pred %p21, %p19, %p20;
@!%p21 bra BB20_16;
bra.uni BB20_13;

BB20_13:
div.s32 %r263, %r317, %r40;
div.s32 %r262, %r263, %r39;
rem.s32 %r261, %r262, %r38;
mul.lo.s32 %r260, %r22, %r261;
sub.s32 %r259, %r260, %r23;
add.u64 %rd77, %SP, 8;
cvta.to.local.u64 %rd78, %rd77;
ld.local.u32 %r166, [%rd78];
mul.lo.s32 %r75, %r46, %r166;
add.s32 %r167, %r75, %r259;
setp.gt.s32	%p22, %r167, -1;
setp.lt.s32	%p23, %r167, %r24;
and.pred %p24, %p22, %p23;
@!%p24 bra BB20_16;
bra.uni BB20_14;

BB20_14:
div.s32 %r267, %r317, %r40;
rem.s32 %r266, %r267, %r39;
mul.lo.s32 %r265, %r25, %r266;
sub.s32 %r264, %r265, %r26;
add.u64 %rd79, %SP, 4;
cvta.to.local.u64 %rd80, %rd79;
ld.local.u32 %r168, [%rd80];
mul.lo.s32 %r76, %r47, %r168;
add.s32 %r169, %r76, %r264;
setp.gt.s32	%p25, %r169, -1;
setp.lt.s32	%p26, %r169, %r27;
and.pred %p27, %p25, %p26;
@!%p27 bra BB20_16;
bra.uni BB20_15;

BB20_15:
rem.s32 %r270, %r317, %r40;
mul.lo.s32 %r269, %r28, %r270;
sub.s32 %r268, %r269, %r29;
add.u64 %rd81, %SP, 0;
cvta.to.local.u64 %rd82, %rd81;
ld.local.u32 %r319, [%rd82];
mul.lo.s32 %r78, %r48, %r319;
add.s32 %r170, %r78, %r268;
setp.gt.s32	%p28, %r170, -1;
setp.lt.s32	%p29, %r170, %r30;
and.pred %p30, %p28, %p29;
@%p30 bra BB20_17;
bra.uni BB20_16;

BB20_17:
div.s32 %r315, %r317, %r40;
div.s32 %r314, %r315, %r39;
div.s32 %r313, %r314, %r38;
div.s32 %r312, %r313, %r37;
div.s32 %r311, %r312, %r36;
div.s32 %r310, %r311, %r35;
div.s32 %r309, %r310, %r34;
div.s32 %r308, %r309, %r33;
rem.s32 %r307, %r308, %r32;
mul.lo.s32 %r306, %r4, %r307;
sub.s32 %r305, %r306, %r5;
div.s32 %r304, %r308, %r32;
rem.s32 %r303, %r309, %r33;
mul.lo.s32 %r302, %r7, %r303;
sub.s32 %r301, %r302, %r8;
mad.lo.s32 %r300, %r6, %r304, %r305;
rem.s32 %r299, %r310, %r34;
mul.lo.s32 %r298, %r10, %r299;
sub.s32 %r297, %r298, %r11;
mad.lo.s32 %r296, %r9, %r300, %r301;
rem.s32 %r295, %r311, %r35;
mul.lo.s32 %r294, %r13, %r295;
sub.s32 %r293, %r294, %r14;
mad.lo.s32 %r292, %r12, %r296, %r297;
rem.s32 %r291, %r312, %r36;
mul.lo.s32 %r290, %r16, %r291;
sub.s32 %r289, %r290, %r17;
mad.lo.s32 %r288, %r15, %r292, %r293;
rem.s32 %r287, %r313, %r37;
mul.lo.s32 %r286, %r19, %r287;
sub.s32 %r285, %r286, %r20;
mad.lo.s32 %r284, %r18, %r288, %r289;
rem.s32 %r283, %r314, %r38;
mul.lo.s32 %r282, %r22, %r283;
sub.s32 %r281, %r282, %r23;
mad.lo.s32 %r280, %r21, %r284, %r285;
rem.s32 %r279, %r315, %r39;
mul.lo.s32 %r278, %r25, %r279;
sub.s32 %r277, %r278, %r26;
mad.lo.s32 %r276, %r24, %r280, %r281;
rem.s32 %r275, %r317, %r40;
mul.lo.s32 %r274, %r28, %r275;
sub.s32 %r273, %r274, %r29;
mad.lo.s32 %r272, %r27, %r276, %r277;
mad.lo.s32 %r271, %r30, %r272, %r273;
cvt.s64.s32	%rd118, %r271;
mad.lo.s32 %r171, %r9, %r69, %r70;
mad.lo.s32 %r172, %r12, %r171, %r71;
mad.lo.s32 %r173, %r15, %r172, %r72;
mad.lo.s32 %r174, %r18, %r173, %r73;
mad.lo.s32 %r175, %r21, %r174, %r74;
mad.lo.s32 %r176, %r24, %r175, %r75;
mad.lo.s32 %r177, %r27, %r176, %r76;
mad.lo.s32 %r178, %r30, %r177, %r78;
cvt.s64.s32	%rd85, %r178;
add.s64 %rd86, %rd85, %rd118;
shl.b64 %rd88, %rd86, 3;
add.s64 %rd89, %rd87, %rd88;
ld.global.f64 %fd4, [%rd89];
bra.uni BB20_18;

BB20_16:
add.u64 %rd108, %SP, 0;
cvta.to.local.u64 %rd107, %rd108;
ld.local.u32 %r319, [%rd107];
mov.f64 %fd4, 0d0000000000000000;

BB20_18:
add.u64 %rd122, %SP, 0;
st.global.f64 [%rd121], %fd4;
setp.ne.s32	%p31, %r319, %r49;
@%p31 bra BB20_27;

add.u64 %rd122, %SP, 4;
add.u64 %rd92, %SP, 0;
cvta.to.local.u64 %rd93, %rd92;
mov.u32 %r179, 0;
st.local.u32 [%rd93], %r179;
ld.local.u32 %r180, [%rd62];
setp.ne.s32	%p32, %r180, %r50;
@%p32 bra BB20_27;

add.u64 %rd122, %SP, 8;
st.local.u32 [%rd62], %r179;
ld.local.u32 %r182, [%rd60];
setp.ne.s32	%p33, %r182, %r51;
@%p33 bra BB20_27;

add.u64 %rd122, %SP, 12;
st.local.u32 [%rd60], %r179;
ld.local.u32 %r184, [%rd58];
setp.ne.s32	%p34, %r184, %r52;
@%p34 bra BB20_27;

add.u64 %rd122, %SP, 16;
st.local.u32 [%rd58], %r179;
ld.local.u32 %r186, [%rd56];
setp.ne.s32	%p35, %r186, %r53;
@%p35 bra BB20_27;

add.u64 %rd122, %SP, 20;
st.local.u32 [%rd56], %r179;
ld.local.u32 %r188, [%rd54];
setp.ne.s32	%p36, %r188, %r54;
@%p36 bra BB20_27;

add.u64 %rd122, %SP, 24;
st.local.u32 [%rd54], %r179;
ld.local.u32 %r190, [%rd52];
setp.ne.s32	%p37, %r190, %r55;
@%p37 bra BB20_27;

add.u64 %rd122, %SP, 28;
st.local.u32 [%rd52], %r179;
ld.local.u32 %r192, [%rd50];
setp.ne.s32	%p38, %r192, %r56;
@%p38 bra BB20_27;

add.u64 %rd122, %SP, 32;
st.local.u32 [%rd50], %r179;
setp.eq.s32	%p39, %r318, %r57;
@%p39 bra BB20_28;
bra.uni BB20_27;

BB20_28:
mov.u32 %r316, %ntid.x;
ld.param.u32 %r218, [_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
mov.u32 %r205, %nctaid.x;
add.u64 %rd105, %SP, 32;
cvta.to.local.u64 %rd106, %rd105;
st.local.u32 [%rd106], %r179;
mad.lo.s32 %r317, %r205, %r316, %r317;
setp.lt.s32	%p40, %r317, %r218;
@%p40 bra BB20_6;

BB20_29:
ret;
}


.visible .entry _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot21[40];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<45>;
.reg .b32 %r<358>;
.reg .f64 %fd<5>;
.reg .b64 %rd<131>;

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation[40];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape[40];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad[40];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride[40];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape[44];

	.shared .align 4 .b8 _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape[44];

mov.u64 %rd130, __local_depot21;
cvta.local.u64 %SP, %rd130;
ld.param.u32 %r91, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd14, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd15, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd16, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd17, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd18, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd19, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd20, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd21, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 9;
@%p1 bra BB21_2;

cvta.to.global.u64 %rd22, %rd20;
mul.wide.u32 %rd23, %r1, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.u32 %r92, [%rd24];
mov.u64 %rd25, _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation;
add.s64 %rd26, %rd25, %rd23;
st.shared.u32 [%rd26], %r92;
cvta.to.global.u64 %rd27, %rd17;
add.s64 %rd28, %rd27, %rd23;
ld.global.u32 %r93, [%rd28];
mov.u64 %rd29, _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape;
add.s64 %rd30, %rd29, %rd23;
st.shared.u32 [%rd30], %r93;
cvta.to.global.u64 %rd31, %rd18;
add.s64 %rd32, %rd31, %rd23;
ld.global.u32 %r94, [%rd32];
mov.u64 %rd33, _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad;
add.s64 %rd34, %rd33, %rd23;
st.shared.u32 [%rd34], %r94;
cvta.to.global.u64 %rd35, %rd19;
add.s64 %rd36, %rd35, %rd23;
ld.global.u32 %r95, [%rd36];
mov.u64 %rd37, _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride;
add.s64 %rd38, %rd37, %rd23;
st.shared.u32 [%rd38], %r95;

BB21_2:
setp.gt.u32	%p2, %r1, 10;
@%p2 bra BB21_4;

cvta.to.global.u64 %rd39, %rd15;
cvta.to.global.u64 %rd40, %rd16;
mul.wide.u32 %rd41, %r1, 4;
add.s64 %rd42, %rd40, %rd41;
ld.global.u32 %r96, [%rd42];
mov.u64 %rd43, _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape;
add.s64 %rd44, %rd43, %rd41;
st.shared.u32 [%rd44], %r96;
add.s64 %rd45, %rd39, %rd41;
ld.global.u32 %r97, [%rd45];
mov.u64 %rd46, _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape;
add.s64 %rd47, %rd46, %rd41;
st.shared.u32 [%rd47], %r97;

BB21_4:
bar.sync 0;
mov.u32 %r98, %ntid.x;
mov.u32 %r99, %ctaid.x;
mad.lo.s32 %r355, %r98, %r99, %r1;
setp.ge.s32	%p3, %r355, %r91;
@%p3 bra BB21_31;

ld.shared.u32 %r3, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation];
ld.shared.u32 %r4, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride];
ld.shared.u32 %r5, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad];
ld.shared.u32 %r6, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+4];
ld.shared.u32 %r7, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+4];
ld.shared.u32 %r8, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+4];
ld.shared.u32 %r9, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+8];
ld.shared.u32 %r10, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+8];
ld.shared.u32 %r11, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+8];
ld.shared.u32 %r12, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+12];
ld.shared.u32 %r13, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+12];
ld.shared.u32 %r14, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+12];
ld.shared.u32 %r15, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+16];
ld.shared.u32 %r16, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+16];
ld.shared.u32 %r17, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+16];
ld.shared.u32 %r18, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+20];
ld.shared.u32 %r19, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+20];
ld.shared.u32 %r20, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+20];
ld.shared.u32 %r21, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+24];
ld.shared.u32 %r22, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+24];
ld.shared.u32 %r23, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+24];
ld.shared.u32 %r24, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+28];
ld.shared.u32 %r25, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+28];
ld.shared.u32 %r26, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+28];
ld.shared.u32 %r27, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+32];
ld.shared.u32 %r28, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+32];
ld.shared.u32 %r29, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+32];
ld.shared.u32 %r30, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+36];
ld.shared.u32 %r31, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride+36];
ld.shared.u32 %r32, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad+36];
ld.shared.u32 %r33, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape+40];
ld.shared.u32 %r100, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+32];
ld.shared.u32 %r101, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+36];
mul.lo.s32 %r102, %r100, %r101;
ld.shared.u32 %r103, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+28];
mul.lo.s32 %r104, %r103, %r102;
ld.shared.u32 %r105, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+24];
mul.lo.s32 %r106, %r105, %r104;
ld.shared.u32 %r107, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+20];
mul.lo.s32 %r108, %r107, %r106;
ld.shared.u32 %r109, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+16];
mul.lo.s32 %r110, %r109, %r108;
ld.shared.u32 %r111, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r112, %r111, %r110;
ld.shared.u32 %r113, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r114, %r113, %r112;
ld.shared.u32 %r115, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r116, %r115, %r114;
ld.shared.u32 %r117, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape];
mul.lo.s32 %r34, %r117, %r116;
ld.shared.u32 %r35, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+4];
ld.shared.u32 %r36, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+8];
ld.shared.u32 %r37, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+12];
ld.shared.u32 %r38, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+16];
ld.shared.u32 %r39, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+20];
ld.shared.u32 %r40, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+24];
ld.shared.u32 %r41, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+28];
ld.shared.u32 %r42, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+32];
ld.shared.u32 %r43, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+36];
ld.shared.u32 %r44, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape+40];
ld.shared.u32 %r45, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+4];
ld.shared.u32 %r46, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+8];
ld.shared.u32 %r47, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+12];
ld.shared.u32 %r48, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+16];
ld.shared.u32 %r49, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+20];
ld.shared.u32 %r50, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+24];
ld.shared.u32 %r51, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+28];
ld.shared.u32 %r52, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+32];
ld.shared.u32 %r53, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation+36];
add.s32 %r54, %r101, -1;
add.s32 %r55, %r100, -1;
add.s32 %r56, %r103, -1;
add.s32 %r57, %r105, -1;
add.s32 %r58, %r107, -1;
add.s32 %r59, %r109, -1;
add.s32 %r60, %r111, -1;
add.s32 %r61, %r113, -1;
add.s32 %r62, %r115, -1;
add.s32 %r63, %r117, -1;
cvta.to.global.u64 %rd68, %rd21;
cvta.to.global.u64 %rd92, %rd14;

BB21_6:
div.s32 %r119, %r355, %r44;
rem.s32 %r120, %r119, %r43;
div.s32 %r121, %r119, %r43;
rem.s32 %r122, %r121, %r42;
div.s32 %r123, %r121, %r42;
rem.s32 %r124, %r123, %r41;
div.s32 %r125, %r123, %r41;
rem.s32 %r126, %r125, %r40;
div.s32 %r127, %r125, %r40;
rem.s32 %r128, %r127, %r39;
div.s32 %r129, %r127, %r39;
rem.s32 %r130, %r129, %r38;
div.s32 %r131, %r129, %r38;
rem.s32 %r132, %r131, %r37;
div.s32 %r133, %r131, %r37;
rem.s32 %r134, %r133, %r36;
div.s32 %r135, %r133, %r36;
rem.s32 %r136, %r135, %r35;
div.s32 %r137, %r135, %r35;
mul.lo.s32 %r138, %r34, %r137;
mad.lo.s32 %r139, %r35, %r138, %r136;
add.u64 %rd48, %SP, 36;
cvta.to.local.u64 %rd49, %rd48;
mov.u32 %r356, 0;
st.local.u32 [%rd49], %r356;
mad.lo.s32 %r142, %r36, %r139, %r134;
add.u64 %rd50, %SP, 32;
cvta.to.local.u64 %rd51, %rd50;
st.local.u32 [%rd51], %r356;
mad.lo.s32 %r145, %r37, %r142, %r132;
add.u64 %rd52, %SP, 28;
cvta.to.local.u64 %rd53, %rd52;
st.local.u32 [%rd53], %r356;
mad.lo.s32 %r148, %r38, %r145, %r130;
add.u64 %rd54, %SP, 24;
cvta.to.local.u64 %rd55, %rd54;
st.local.u32 [%rd55], %r356;
mad.lo.s32 %r151, %r39, %r148, %r128;
add.u64 %rd56, %SP, 20;
cvta.to.local.u64 %rd57, %rd56;
st.local.u32 [%rd57], %r356;
mad.lo.s32 %r154, %r40, %r151, %r126;
add.u64 %rd58, %SP, 16;
cvta.to.local.u64 %rd59, %rd58;
st.local.u32 [%rd59], %r356;
mad.lo.s32 %r157, %r41, %r154, %r124;
add.u64 %rd60, %SP, 12;
cvta.to.local.u64 %rd61, %rd60;
st.local.u32 [%rd61], %r356;
mad.lo.s32 %r160, %r42, %r157, %r122;
add.u64 %rd62, %SP, 8;
cvta.to.local.u64 %rd63, %rd62;
st.local.u32 [%rd63], %r356;
mad.lo.s32 %r163, %r43, %r160, %r120;
add.u64 %rd64, %SP, 4;
cvta.to.local.u64 %rd65, %rd64;
st.local.u32 [%rd65], %r356;
rem.s32 %r166, %r355, %r44;
mad.lo.s32 %r167, %r44, %r163, %r166;
add.u64 %rd66, %SP, 0;
cvta.to.local.u64 %rd67, %rd66;
st.local.u32 [%rd67], %r356;
mul.wide.s32 %rd69, %r167, 8;
add.s64 %rd128, %rd68, %rd69;
bra.uni BB21_7;

BB21_29:
add.u64 %rd127, %SP, 36;
cvta.to.local.u64 %rd126, %rd127;
mul.lo.s32 %r214, %r36, %r35;
mul.lo.s32 %r215, %r37, %r214;
mul.lo.s32 %r216, %r38, %r215;
mul.lo.s32 %r217, %r39, %r216;
mul.lo.s32 %r218, %r40, %r217;
mul.lo.s32 %r219, %r41, %r218;
mul.lo.s32 %r220, %r42, %r219;
mul.lo.s32 %r221, %r43, %r220;
mul.lo.s32 %r222, %r44, %r221;
mul.wide.s32 %rd107, %r222, 8;
add.s64 %rd128, %rd128, %rd107;
cvta.to.local.u64 %rd108, %rd129;
ld.local.u32 %r223, [%rd108];
add.s32 %r224, %r223, 1;
st.local.u32 [%rd108], %r224;
ld.local.u32 %r356, [%rd126];

BB21_7:
div.s32 %r239, %r355, %r44;
div.s32 %r238, %r239, %r43;
div.s32 %r237, %r238, %r42;
div.s32 %r236, %r237, %r41;
div.s32 %r235, %r236, %r40;
div.s32 %r234, %r235, %r39;
div.s32 %r233, %r234, %r38;
div.s32 %r232, %r233, %r37;
div.s32 %r231, %r232, %r36;
rem.s32 %r230, %r231, %r35;
mul.lo.s32 %r229, %r4, %r230;
sub.s32 %r228, %r229, %r5;
mul.lo.s32 %r76, %r3, %r356;
add.s32 %r170, %r76, %r228;
setp.gt.s32	%p4, %r170, -1;
setp.lt.s32	%p5, %r170, %r6;
and.pred %p6, %p4, %p5;
@!%p6 bra BB21_17;
bra.uni BB21_8;

BB21_8:
div.s32 %r251, %r355, %r44;
div.s32 %r250, %r251, %r43;
div.s32 %r249, %r250, %r42;
div.s32 %r248, %r249, %r41;
div.s32 %r247, %r248, %r40;
div.s32 %r246, %r247, %r39;
div.s32 %r245, %r246, %r38;
div.s32 %r244, %r245, %r37;
rem.s32 %r243, %r244, %r36;
mul.lo.s32 %r242, %r7, %r243;
sub.s32 %r241, %r242, %r8;
add.u64 %rd70, %SP, 32;
cvta.to.local.u64 %rd71, %rd70;
ld.local.u32 %r171, [%rd71];
mul.lo.s32 %r77, %r45, %r171;
add.s32 %r172, %r77, %r241;
setp.gt.s32	%p7, %r172, -1;
setp.lt.s32	%p8, %r172, %r9;
and.pred %p9, %p7, %p8;
@!%p9 bra BB21_17;
bra.uni BB21_9;

BB21_9:
div.s32 %r261, %r355, %r44;
div.s32 %r260, %r261, %r43;
div.s32 %r259, %r260, %r42;
div.s32 %r258, %r259, %r41;
div.s32 %r257, %r258, %r40;
div.s32 %r256, %r257, %r39;
div.s32 %r255, %r256, %r38;
rem.s32 %r254, %r255, %r37;
mul.lo.s32 %r253, %r10, %r254;
sub.s32 %r252, %r253, %r11;
add.u64 %rd72, %SP, 28;
cvta.to.local.u64 %rd73, %rd72;
ld.local.u32 %r173, [%rd73];
mul.lo.s32 %r78, %r46, %r173;
add.s32 %r174, %r78, %r252;
setp.gt.s32	%p10, %r174, -1;
setp.lt.s32	%p11, %r174, %r12;
and.pred %p12, %p10, %p11;
@!%p12 bra BB21_17;
bra.uni BB21_10;

BB21_10:
div.s32 %r270, %r355, %r44;
div.s32 %r269, %r270, %r43;
div.s32 %r268, %r269, %r42;
div.s32 %r267, %r268, %r41;
div.s32 %r266, %r267, %r40;
div.s32 %r265, %r266, %r39;
rem.s32 %r264, %r265, %r38;
mul.lo.s32 %r263, %r13, %r264;
sub.s32 %r262, %r263, %r14;
add.u64 %rd74, %SP, 24;
cvta.to.local.u64 %rd75, %rd74;
ld.local.u32 %r175, [%rd75];
mul.lo.s32 %r79, %r47, %r175;
add.s32 %r176, %r79, %r262;
setp.gt.s32	%p13, %r176, -1;
setp.lt.s32	%p14, %r176, %r15;
and.pred %p15, %p13, %p14;
@!%p15 bra BB21_17;
bra.uni BB21_11;

BB21_11:
div.s32 %r278, %r355, %r44;
div.s32 %r277, %r278, %r43;
div.s32 %r276, %r277, %r42;
div.s32 %r275, %r276, %r41;
div.s32 %r274, %r275, %r40;
rem.s32 %r273, %r274, %r39;
mul.lo.s32 %r272, %r16, %r273;
sub.s32 %r271, %r272, %r17;
add.u64 %rd76, %SP, 20;
cvta.to.local.u64 %rd77, %rd76;
ld.local.u32 %r177, [%rd77];
mul.lo.s32 %r80, %r48, %r177;
add.s32 %r178, %r80, %r271;
setp.gt.s32	%p16, %r178, -1;
setp.lt.s32	%p17, %r178, %r18;
and.pred %p18, %p16, %p17;
@!%p18 bra BB21_17;
bra.uni BB21_12;

BB21_12:
div.s32 %r285, %r355, %r44;
div.s32 %r284, %r285, %r43;
div.s32 %r283, %r284, %r42;
div.s32 %r282, %r283, %r41;
rem.s32 %r281, %r282, %r40;
mul.lo.s32 %r280, %r19, %r281;
sub.s32 %r279, %r280, %r20;
add.u64 %rd78, %SP, 16;
cvta.to.local.u64 %rd79, %rd78;
ld.local.u32 %r179, [%rd79];
mul.lo.s32 %r81, %r49, %r179;
add.s32 %r180, %r81, %r279;
setp.gt.s32	%p19, %r180, -1;
setp.lt.s32	%p20, %r180, %r21;
and.pred %p21, %p19, %p20;
@!%p21 bra BB21_17;
bra.uni BB21_13;

BB21_13:
div.s32 %r291, %r355, %r44;
div.s32 %r290, %r291, %r43;
div.s32 %r289, %r290, %r42;
rem.s32 %r288, %r289, %r41;
mul.lo.s32 %r287, %r22, %r288;
sub.s32 %r286, %r287, %r23;
add.u64 %rd80, %SP, 12;
cvta.to.local.u64 %rd81, %rd80;
ld.local.u32 %r181, [%rd81];
mul.lo.s32 %r82, %r50, %r181;
add.s32 %r182, %r82, %r286;
setp.gt.s32	%p22, %r182, -1;
setp.lt.s32	%p23, %r182, %r24;
and.pred %p24, %p22, %p23;
@!%p24 bra BB21_17;
bra.uni BB21_14;

BB21_14:
div.s32 %r296, %r355, %r44;
div.s32 %r295, %r296, %r43;
rem.s32 %r294, %r295, %r42;
mul.lo.s32 %r293, %r25, %r294;
sub.s32 %r292, %r293, %r26;
add.u64 %rd82, %SP, 8;
cvta.to.local.u64 %rd83, %rd82;
ld.local.u32 %r183, [%rd83];
mul.lo.s32 %r83, %r51, %r183;
add.s32 %r184, %r83, %r292;
setp.gt.s32	%p25, %r184, -1;
setp.lt.s32	%p26, %r184, %r27;
and.pred %p27, %p25, %p26;
@!%p27 bra BB21_17;
bra.uni BB21_15;

BB21_15:
div.s32 %r300, %r355, %r44;
rem.s32 %r299, %r300, %r43;
mul.lo.s32 %r298, %r28, %r299;
sub.s32 %r297, %r298, %r29;
add.u64 %rd84, %SP, 4;
cvta.to.local.u64 %rd85, %rd84;
ld.local.u32 %r185, [%rd85];
mul.lo.s32 %r84, %r52, %r185;
add.s32 %r186, %r84, %r297;
setp.gt.s32	%p28, %r186, -1;
setp.lt.s32	%p29, %r186, %r30;
and.pred %p30, %p28, %p29;
@!%p30 bra BB21_17;
bra.uni BB21_16;

BB21_16:
rem.s32 %r303, %r355, %r44;
mul.lo.s32 %r302, %r31, %r303;
sub.s32 %r301, %r302, %r32;
add.u64 %rd86, %SP, 0;
cvta.to.local.u64 %rd87, %rd86;
ld.local.u32 %r357, [%rd87];
mul.lo.s32 %r86, %r53, %r357;
add.s32 %r187, %r86, %r301;
setp.gt.s32	%p31, %r187, -1;
setp.lt.s32	%p32, %r187, %r33;
and.pred %p33, %p31, %p32;
@%p33 bra BB21_18;
bra.uni BB21_17;

BB21_18:
div.s32 %r353, %r355, %r44;
div.s32 %r352, %r353, %r43;
div.s32 %r351, %r352, %r42;
div.s32 %r350, %r351, %r41;
div.s32 %r349, %r350, %r40;
div.s32 %r348, %r349, %r39;
div.s32 %r347, %r348, %r38;
div.s32 %r346, %r347, %r37;
div.s32 %r345, %r346, %r36;
rem.s32 %r344, %r345, %r35;
mul.lo.s32 %r343, %r4, %r344;
sub.s32 %r342, %r343, %r5;
div.s32 %r341, %r345, %r35;
rem.s32 %r340, %r346, %r36;
mul.lo.s32 %r339, %r7, %r340;
sub.s32 %r338, %r339, %r8;
mad.lo.s32 %r337, %r6, %r341, %r342;
rem.s32 %r336, %r347, %r37;
mul.lo.s32 %r335, %r10, %r336;
sub.s32 %r334, %r335, %r11;
mad.lo.s32 %r333, %r9, %r337, %r338;
rem.s32 %r332, %r348, %r38;
mul.lo.s32 %r331, %r13, %r332;
sub.s32 %r330, %r331, %r14;
mad.lo.s32 %r329, %r12, %r333, %r334;
rem.s32 %r328, %r349, %r39;
mul.lo.s32 %r327, %r16, %r328;
sub.s32 %r326, %r327, %r17;
mad.lo.s32 %r325, %r15, %r329, %r330;
rem.s32 %r324, %r350, %r40;
mul.lo.s32 %r323, %r19, %r324;
sub.s32 %r322, %r323, %r20;
mad.lo.s32 %r321, %r18, %r325, %r326;
rem.s32 %r320, %r351, %r41;
mul.lo.s32 %r319, %r22, %r320;
sub.s32 %r318, %r319, %r23;
mad.lo.s32 %r317, %r21, %r321, %r322;
rem.s32 %r316, %r352, %r42;
mul.lo.s32 %r315, %r25, %r316;
sub.s32 %r314, %r315, %r26;
mad.lo.s32 %r313, %r24, %r317, %r318;
rem.s32 %r312, %r353, %r43;
mul.lo.s32 %r311, %r28, %r312;
sub.s32 %r310, %r311, %r29;
mad.lo.s32 %r309, %r27, %r313, %r314;
rem.s32 %r308, %r355, %r44;
mul.lo.s32 %r307, %r31, %r308;
sub.s32 %r306, %r307, %r32;
mad.lo.s32 %r305, %r30, %r309, %r310;
mad.lo.s32 %r304, %r33, %r305, %r306;
cvt.s64.s32	%rd125, %r304;
mad.lo.s32 %r188, %r9, %r76, %r77;
mad.lo.s32 %r189, %r12, %r188, %r78;
mad.lo.s32 %r190, %r15, %r189, %r79;
mad.lo.s32 %r191, %r18, %r190, %r80;
mad.lo.s32 %r192, %r21, %r191, %r81;
mad.lo.s32 %r193, %r24, %r192, %r82;
mad.lo.s32 %r194, %r27, %r193, %r83;
mad.lo.s32 %r195, %r30, %r194, %r84;
mad.lo.s32 %r196, %r33, %r195, %r86;
cvt.s64.s32	%rd90, %r196;
add.s64 %rd91, %rd90, %rd125;
shl.b64 %rd93, %rd91, 3;
add.s64 %rd94, %rd92, %rd93;
ld.global.f64 %fd4, [%rd94];
bra.uni BB21_19;

BB21_17:
add.u64 %rd114, %SP, 0;
cvta.to.local.u64 %rd113, %rd114;
ld.local.u32 %r357, [%rd113];
mov.f64 %fd4, 0d0000000000000000;

BB21_19:
add.u64 %rd129, %SP, 0;
st.global.f64 [%rd128], %fd4;
setp.ne.s32	%p34, %r357, %r54;
@%p34 bra BB21_29;

add.u64 %rd129, %SP, 4;
add.u64 %rd97, %SP, 0;
cvta.to.local.u64 %rd98, %rd97;
mov.u32 %r197, 0;
st.local.u32 [%rd98], %r197;
ld.local.u32 %r198, [%rd65];
setp.ne.s32	%p35, %r198, %r55;
@%p35 bra BB21_29;

add.u64 %rd129, %SP, 8;
st.local.u32 [%rd65], %r197;
ld.local.u32 %r200, [%rd63];
setp.ne.s32	%p36, %r200, %r56;
@%p36 bra BB21_29;

add.u64 %rd129, %SP, 12;
st.local.u32 [%rd63], %r197;
ld.local.u32 %r202, [%rd61];
setp.ne.s32	%p37, %r202, %r57;
@%p37 bra BB21_29;

add.u64 %rd129, %SP, 16;
st.local.u32 [%rd61], %r197;
ld.local.u32 %r204, [%rd59];
setp.ne.s32	%p38, %r204, %r58;
@%p38 bra BB21_29;

add.u64 %rd129, %SP, 20;
st.local.u32 [%rd59], %r197;
ld.local.u32 %r206, [%rd57];
setp.ne.s32	%p39, %r206, %r59;
@%p39 bra BB21_29;

add.u64 %rd129, %SP, 24;
st.local.u32 [%rd57], %r197;
ld.local.u32 %r208, [%rd55];
setp.ne.s32	%p40, %r208, %r60;
@%p40 bra BB21_29;

add.u64 %rd129, %SP, 28;
st.local.u32 [%rd55], %r197;
ld.local.u32 %r210, [%rd53];
setp.ne.s32	%p41, %r210, %r61;
@%p41 bra BB21_29;

add.u64 %rd129, %SP, 32;
st.local.u32 [%rd53], %r197;
ld.local.u32 %r212, [%rd51];
setp.ne.s32	%p42, %r212, %r62;
@%p42 bra BB21_29;

add.u64 %rd129, %SP, 36;
st.local.u32 [%rd51], %r197;
setp.eq.s32	%p43, %r356, %r63;
@%p43 bra BB21_30;
bra.uni BB21_29;

BB21_30:
mov.u32 %r354, %ntid.x;
ld.param.u32 %r240, [_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
mov.u32 %r226, %nctaid.x;
add.u64 %rd111, %SP, 36;
cvta.to.local.u64 %rd112, %rd111;
st.local.u32 [%rd112], %r197;
mad.lo.s32 %r355, %r226, %r354, %r355;
setp.lt.s32	%p44, %r355, %r240;
@%p44 bra BB21_6;

BB21_31:
ret;
}


.visible .entry _ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1_(
.param .u32 _ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_0,
.param .u64 _ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_1,
.param .u32 _ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_2,
.param .u32 _ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_3,
.param .u32 _ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_4,
.param .u32 _ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_5,
.param .u32 _ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_6,
.param .u32 _ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_7,
.param .u32 _ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_8,
.param .u32 _ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_9,
.param .u32 _ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_10,
.param .u32 _ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_11,
.param .u32 _ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_12,
.param .u32 _ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_13,
.param .u32 _ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_14,
.param .u64 _ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_15
)
{
.reg .pred %p<11>;
.reg .f32 %f<11>;
.reg .b32 %r<82>;
.reg .b64 %rd<9>;


ld.param.u32 %r19, [_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_0];
ld.param.u64 %rd1, [_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_1];
ld.param.u32 %r20, [_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_2];
ld.param.u32 %r21, [_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_3];
ld.param.u32 %r22, [_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_5];
ld.param.u32 %r23, [_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_6];
ld.param.u32 %r24, [_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_7];
ld.param.u32 %r25, [_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_8];
ld.param.u32 %r26, [_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_9];
ld.param.u32 %r27, [_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_10];
ld.param.u32 %r28, [_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_11];
ld.param.u32 %r29, [_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_12];
ld.param.u32 %r30, [_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_13];
ld.param.u32 %r31, [_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_14];
ld.param.u64 %rd2, [_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1__param_15];
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r74, %r33, %r32, %r34;
setp.ge.s32	%p1, %r74, %r19;
@%p1 bra BB22_16;

cvta.to.global.u64 %rd3, %rd1;
cvta.to.global.u64 %rd6, %rd2;

BB22_2:
rem.s32 %r36, %r74, %r21;
add.s32 %r3, %r36, %r25;
div.s32 %r37, %r74, %r21;
rem.s32 %r38, %r37, %r20;
add.s32 %r4, %r38, %r24;
mul.lo.s32 %r39, %r21, %r20;
div.s32 %r5, %r74, %r39;
add.s32 %r40, %r23, -1;
mad.lo.s32 %r41, %r40, %r29, 1;
setp.lt.s32	%p2, %r3, %r41;
mov.u32 %r35, 0;
mov.u32 %r81, %r35;
@%p2 bra BB22_4;

sub.s32 %r44, %r3, %r41;
div.s32 %r45, %r44, %r27;
add.s32 %r6, %r45, 1;
mov.u32 %r81, %r6;

BB22_4:
mov.u32 %r76, %r81;
mov.u32 %r7, %r76;
div.s32 %r47, %r3, %r27;
add.s32 %r48, %r47, 1;
min.s32 %r8, %r48, %r31;
add.s32 %r49, %r22, -1;
mad.lo.s32 %r50, %r49, %r28, 1;
setp.lt.s32	%p3, %r4, %r50;
mov.u32 %r80, %r35;
@%p3 bra BB22_6;

sub.s32 %r53, %r4, %r50;
div.s32 %r54, %r53, %r26;
add.s32 %r80, %r54, 1;

BB22_6:
mov.u32 %r79, %r80;
div.s32 %r55, %r4, %r26;
add.s32 %r56, %r55, 1;
min.s32 %r11, %r56, %r30;
mov.f32 %f10, 0f00000000;
setp.ge.s32	%p4, %r79, %r11;
@%p4 bra BB22_15;

mul.lo.s32 %r12, %r5, %r22;
mov.f32 %f10, 0f00000000;

BB22_8:
setp.ge.s32	%p5, %r7, %r8;
@%p5 bra BB22_14;

mul.lo.s32 %r57, %r79, %r26;
sub.s32 %r58, %r4, %r57;
rem.s32 %r14, %r58, %r28;
mov.u32 %r78, %r7;

BB22_10:
mov.u32 %r15, %r78;
setp.ne.s32	%p6, %r14, 0;
@%p6 bra BB22_13;

mul.lo.s32 %r59, %r15, %r27;
sub.s32 %r60, %r3, %r59;
rem.s32 %r61, %r60, %r29;
setp.ne.s32	%p7, %r61, 0;
@%p7 bra BB22_13;

div.s32 %r64, %r58, %r28;
div.s32 %r67, %r60, %r29;
add.s32 %r68, %r64, %r12;
mad.lo.s32 %r69, %r68, %r23, %r67;
mad.lo.s32 %r70, %r69, %r30, %r79;
mad.lo.s32 %r71, %r70, %r31, %r15;
mul.wide.s32 %rd4, %r71, 4;
add.s64 %rd5, %rd3, %rd4;
ld.global.f32 %f9, [%rd5];
add.f32 %f10, %f10, %f9;

BB22_13:
add.s32 %r16, %r15, 1;
setp.lt.s32	%p8, %r16, %r8;
mov.u32 %r78, %r16;
@%p8 bra BB22_10;

BB22_14:
add.s32 %r79, %r79, 1;
setp.lt.s32	%p9, %r79, %r11;
@%p9 bra BB22_8;

BB22_15:
mul.wide.s32 %rd7, %r74, 4;
add.s64 %rd8, %rd6, %rd7;
st.global.f32 [%rd8], %f10;
mov.u32 %r73, %nctaid.x;
mad.lo.s32 %r74, %r73, %r33, %r74;
setp.lt.s32	%p10, %r74, %r19;
@%p10 bra BB22_2;

BB22_16:
ret;
}


.visible .entry _ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1_(
.param .u32 _ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_0,
.param .u64 _ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_1,
.param .u32 _ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_2,
.param .u32 _ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_3,
.param .u32 _ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_4,
.param .u32 _ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_5,
.param .u32 _ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_6,
.param .u32 _ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_7,
.param .u32 _ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_8,
.param .u32 _ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_9,
.param .u32 _ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_10,
.param .u32 _ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_11,
.param .u32 _ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_12,
.param .u32 _ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_13,
.param .u32 _ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_14,
.param .u64 _ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_15
)
{
.reg .pred %p<11>;
.reg .b32 %r<82>;
.reg .f64 %fd<11>;
.reg .b64 %rd<9>;


ld.param.u32 %r19, [_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_0];
ld.param.u64 %rd1, [_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_1];
ld.param.u32 %r20, [_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_2];
ld.param.u32 %r21, [_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_3];
ld.param.u32 %r22, [_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_5];
ld.param.u32 %r23, [_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_6];
ld.param.u32 %r24, [_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_7];
ld.param.u32 %r25, [_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_8];
ld.param.u32 %r26, [_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_9];
ld.param.u32 %r27, [_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_10];
ld.param.u32 %r28, [_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_11];
ld.param.u32 %r29, [_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_12];
ld.param.u32 %r30, [_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_13];
ld.param.u32 %r31, [_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_14];
ld.param.u64 %rd2, [_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1__param_15];
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r74, %r33, %r32, %r34;
setp.ge.s32	%p1, %r74, %r19;
@%p1 bra BB23_16;

cvta.to.global.u64 %rd3, %rd1;
cvta.to.global.u64 %rd6, %rd2;

BB23_2:
rem.s32 %r36, %r74, %r21;
add.s32 %r3, %r36, %r25;
div.s32 %r37, %r74, %r21;
rem.s32 %r38, %r37, %r20;
add.s32 %r4, %r38, %r24;
mul.lo.s32 %r39, %r21, %r20;
div.s32 %r5, %r74, %r39;
add.s32 %r40, %r23, -1;
mad.lo.s32 %r41, %r40, %r29, 1;
setp.lt.s32	%p2, %r3, %r41;
mov.u32 %r35, 0;
mov.u32 %r81, %r35;
@%p2 bra BB23_4;

sub.s32 %r44, %r3, %r41;
div.s32 %r45, %r44, %r27;
add.s32 %r6, %r45, 1;
mov.u32 %r81, %r6;

BB23_4:
mov.u32 %r76, %r81;
mov.u32 %r7, %r76;
div.s32 %r47, %r3, %r27;
add.s32 %r48, %r47, 1;
min.s32 %r8, %r48, %r31;
add.s32 %r49, %r22, -1;
mad.lo.s32 %r50, %r49, %r28, 1;
setp.lt.s32	%p3, %r4, %r50;
mov.u32 %r80, %r35;
@%p3 bra BB23_6;

sub.s32 %r53, %r4, %r50;
div.s32 %r54, %r53, %r26;
add.s32 %r80, %r54, 1;

BB23_6:
mov.u32 %r79, %r80;
div.s32 %r55, %r4, %r26;
add.s32 %r56, %r55, 1;
min.s32 %r11, %r56, %r30;
mov.f64 %fd10, 0d0000000000000000;
setp.ge.s32	%p4, %r79, %r11;
@%p4 bra BB23_15;

mul.lo.s32 %r12, %r5, %r22;
mov.f64 %fd10, 0d0000000000000000;

BB23_8:
setp.ge.s32	%p5, %r7, %r8;
@%p5 bra BB23_14;

mul.lo.s32 %r57, %r79, %r26;
sub.s32 %r58, %r4, %r57;
rem.s32 %r14, %r58, %r28;
mov.u32 %r78, %r7;

BB23_10:
mov.u32 %r15, %r78;
setp.ne.s32	%p6, %r14, 0;
@%p6 bra BB23_13;

mul.lo.s32 %r59, %r15, %r27;
sub.s32 %r60, %r3, %r59;
rem.s32 %r61, %r60, %r29;
setp.ne.s32	%p7, %r61, 0;
@%p7 bra BB23_13;

div.s32 %r64, %r58, %r28;
div.s32 %r67, %r60, %r29;
add.s32 %r68, %r64, %r12;
mad.lo.s32 %r69, %r68, %r23, %r67;
mad.lo.s32 %r70, %r69, %r30, %r79;
mad.lo.s32 %r71, %r70, %r31, %r15;
mul.wide.s32 %rd4, %r71, 8;
add.s64 %rd5, %rd3, %rd4;
ld.global.f64 %fd9, [%rd5];
add.f64 %fd10, %fd10, %fd9;

BB23_13:
add.s32 %r16, %r15, 1;
setp.lt.s32	%p8, %r16, %r8;
mov.u32 %r78, %r16;
@%p8 bra BB23_10;

BB23_14:
add.s32 %r79, %r79, 1;
setp.lt.s32	%p9, %r79, %r11;
@%p9 bra BB23_8;

BB23_15:
mul.wide.s32 %rd7, %r74, 8;
add.s64 %rd8, %rd6, %rd7;
st.global.f64 [%rd8], %fd10;
mov.u32 %r73, %nctaid.x;
mad.lo.s32 %r74, %r73, %r33, %r74;
setp.lt.s32	%p10, %r74, %r19;
@%p10 bra BB23_2;

BB23_16:
ret;
}


.visible .entry _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot24[16];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .f32 %f<7>;
.reg .b32 %r<64>;
.reg .b64 %rd<59>;

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation[4];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape[4];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad[4];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride[4];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape[8];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape[8];

mov.u64 %rd58, __local_depot24;
cvta.local.u64 %SP, %rd58;
ld.param.u32 %r28, [_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd5, [_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd6, [_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd7, [_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd8, [_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd9, [_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd10, [_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd11, [_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd12, [_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
add.u64 %rd13, %SP, 4;
cvta.to.local.u64 %rd1, %rd13;
add.u64 %rd14, %SP, 8;
cvta.to.local.u64 %rd2, %rd14;
add.u64 %rd15, %SP, 12;
cvta.to.local.u64 %rd3, %rd15;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd4, %rd16;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
@%p1 bra BB24_2;

cvta.to.global.u64 %rd17, %rd11;
ld.global.u32 %r29, [%rd17];
st.shared.u32 [_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation], %r29;
cvta.to.global.u64 %rd18, %rd8;
ld.global.u32 %r30, [%rd18];
st.shared.u32 [_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape], %r30;
cvta.to.global.u64 %rd19, %rd9;
ld.global.u32 %r31, [%rd19];
st.shared.u32 [_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad], %r31;
cvta.to.global.u64 %rd20, %rd10;
ld.global.u32 %r32, [%rd20];
st.shared.u32 [_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride], %r32;

BB24_2:
setp.gt.u32	%p2, %r1, 1;
@%p2 bra BB24_4;

cvta.to.global.u64 %rd21, %rd6;
cvta.to.global.u64 %rd22, %rd7;
mul.wide.u32 %rd23, %r1, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.u32 %r33, [%rd24];
mov.u64 %rd25, _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd26, %rd25, %rd23;
st.shared.u32 [%rd26], %r33;
add.s64 %rd27, %rd21, %rd23;
ld.global.u32 %r34, [%rd27];
mov.u64 %rd28, _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape;
add.s64 %rd29, %rd28, %rd23;
st.shared.u32 [%rd29], %r34;

BB24_4:
bar.sync 0;
mov.u32 %r35, %ntid.x;
mov.u32 %r36, %ctaid.x;
mad.lo.s32 %r59, %r35, %r36, %r1;
setp.ge.s32	%p3, %r59, %r28;
@%p3 bra BB24_20;

ld.shared.u32 %r3, [_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+4];
ld.shared.u32 %r4, [_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad];
ld.shared.u32 %r5, [_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride];
ld.shared.u32 %r6, [_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation];
ld.shared.u32 %r7, [_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape];
ld.shared.u32 %r8, [_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+4];
cvta.to.global.u64 %rd30, %rd5;

BB24_6:
rem.s32 %r38, %r59, %r3;
add.s32 %r10, %r4, %r38;
st.local.u32 [%rd1], %r10;
div.s32 %r11, %r59, %r3;
mov.u32 %r60, 0;

BB24_7:
setp.lt.s32	%p4, %r60, 1;
@%p4 bra BB24_14;
bra.uni BB24_8;

BB24_14:
mul.wide.s32 %rd36, %r60, 4;
mov.u64 %rd37, _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd38, %rd37, %rd36;
mov.u64 %rd39, _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd40, %rd39, %rd36;
ld.shared.u32 %r46, [%rd40];
add.s32 %r47, %r46, -1;
ld.shared.u32 %r48, [%rd38];
mad.lo.s32 %r19, %r47, %r48, 1;
add.s64 %rd41, %rd1, %rd36;
ld.local.u32 %r20, [%rd41];
setp.lt.s32	%p7, %r20, %r19;
@%p7 bra BB24_16;
bra.uni BB24_15;

BB24_16:
mov.u64 %rd46, _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd47, %rd46, %rd36;
ld.shared.u32 %r62, [%rd47];
mov.u32 %r63, 0;
bra.uni BB24_17;

BB24_15:
sub.s32 %r49, %r20, %r19;
mov.u64 %rd43, _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd44, %rd43, %rd36;
ld.shared.u32 %r62, [%rd44];
div.s32 %r50, %r49, %r62;
add.s32 %r63, %r50, 1;

BB24_17:
add.s64 %rd49, %rd2, %rd36;
st.local.u32 [%rd49], %r63;
add.s64 %rd50, %rd3, %rd36;
st.local.u32 [%rd50], %r63;
div.s32 %r52, %r20, %r62;
add.s32 %r53, %r52, 1;
add.s32 %r60, %r60, 1;
mul.wide.s32 %rd51, %r60, 4;
mov.u64 %rd52, _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd53, %rd52, %rd51;
ld.shared.u32 %r54, [%rd53];
min.s32 %r55, %r53, %r54;
add.s64 %rd54, %rd4, %rd36;
st.local.u32 [%rd54], %r55;
setp.lt.s32	%p8, %r63, %r55;
@%p8 bra BB24_7;

cvta.to.global.u64 %rd55, %rd12;
mul.wide.s32 %rd56, %r59, 4;
add.s64 %rd57, %rd55, %rd56;
mov.u32 %r56, 0;
st.global.u32 [%rd57], %r56;
bra.uni BB24_19;

BB24_8:
ld.local.u32 %r61, [%rd2];
mul.lo.s32 %r14, %r7, %r11;
ld.local.u32 %r39, [%rd4];
add.s32 %r15, %r39, -1;
mov.f32 %f6, 0f00000000;
bra.uni BB24_9;

BB24_12:
add.s32 %r61, %r61, 1;
st.local.u32 [%rd2], %r61;

BB24_9:
mul.lo.s32 %r40, %r5, %r61;
sub.s32 %r17, %r10, %r40;
rem.s32 %r41, %r17, %r6;
setp.ne.s32	%p5, %r41, 0;
@%p5 bra BB24_11;

div.s32 %r42, %r17, %r6;
add.s32 %r43, %r14, %r42;
mad.lo.s32 %r44, %r8, %r43, %r61;
mul.wide.s32 %rd31, %r44, 4;
add.s64 %rd32, %rd30, %rd31;
ld.global.f32 %f5, [%rd32];
add.f32 %f6, %f6, %f5;

BB24_11:
setp.eq.s32	%p6, %r61, %r15;
@%p6 bra BB24_13;
bra.uni BB24_12;

BB24_13:
ld.local.u32 %r45, [%rd3];
st.local.u32 [%rd2], %r45;
cvta.to.global.u64 %rd33, %rd12;
mul.wide.s32 %rd34, %r59, 4;
add.s64 %rd35, %rd33, %rd34;
st.global.f32 [%rd35], %f6;

BB24_19:
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r59, %r57, %r35, %r59;
setp.lt.s32	%p9, %r59, %r28;
@%p9 bra BB24_6;

BB24_20:
ret;
}


.visible .entry _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot25[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .f32 %f<7>;
.reg .b32 %r<85>;
.reg .b64 %rd<73>;

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation[8];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape[8];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad[8];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride[8];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape[12];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape[12];

mov.u64 %rd72, __local_depot25;
cvta.local.u64 %SP, %rd72;
ld.param.u32 %r39, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd10, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd11, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd12, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd13, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd14, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd15, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd16, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd17, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
add.u64 %rd18, %SP, 8;
cvta.to.local.u64 %rd1, %rd18;
add.u64 %rd19, %SP, 16;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 24;
cvta.to.local.u64 %rd3, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd4, %rd21;
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 1;
@%p1 bra BB25_2;

cvta.to.global.u64 %rd22, %rd16;
mul.wide.u32 %rd23, %r1, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.u32 %r40, [%rd24];
mov.u64 %rd25, _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd26, %rd25, %rd23;
st.shared.u32 [%rd26], %r40;
cvta.to.global.u64 %rd27, %rd13;
add.s64 %rd28, %rd27, %rd23;
ld.global.u32 %r41, [%rd28];
mov.u64 %rd29, _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd30, %rd29, %rd23;
st.shared.u32 [%rd30], %r41;
cvta.to.global.u64 %rd31, %rd14;
add.s64 %rd32, %rd31, %rd23;
ld.global.u32 %r42, [%rd32];
mov.u64 %rd33, _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad;
add.s64 %rd34, %rd33, %rd23;
st.shared.u32 [%rd34], %r42;
cvta.to.global.u64 %rd35, %rd15;
add.s64 %rd36, %rd35, %rd23;
ld.global.u32 %r43, [%rd36];
mov.u64 %rd37, _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd38, %rd37, %rd23;
st.shared.u32 [%rd38], %r43;

BB25_2:
setp.gt.u32	%p2, %r1, 2;
@%p2 bra BB25_4;

cvta.to.global.u64 %rd39, %rd11;
cvta.to.global.u64 %rd40, %rd12;
mul.wide.u32 %rd41, %r1, 4;
add.s64 %rd42, %rd40, %rd41;
ld.global.u32 %r44, [%rd42];
mov.u64 %rd43, _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd44, %rd43, %rd41;
st.shared.u32 [%rd44], %r44;
add.s64 %rd45, %rd39, %rd41;
ld.global.u32 %r45, [%rd45];
mov.u64 %rd46, _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape;
add.s64 %rd47, %rd46, %rd41;
st.shared.u32 [%rd47], %r45;

BB25_4:
bar.sync 0;
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mad.lo.s32 %r80, %r46, %r47, %r1;
setp.ge.s32	%p3, %r80, %r39;
@%p3 bra BB25_22;

ld.shared.u32 %r3, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+8];
ld.shared.u32 %r4, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+4];
ld.shared.u32 %r5, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+4];
ld.shared.u32 %r6, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad];
ld.shared.u32 %r7, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+4];
ld.shared.u32 %r8, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+4];
ld.shared.u32 %r9, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride];
ld.shared.u32 %r10, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation];
ld.shared.u32 %r48, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape];
ld.shared.u32 %r11, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r12, %r48, %r11;
ld.shared.u32 %r13, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+4];
ld.shared.u32 %r14, [_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+8];
cvta.to.global.u64 %rd48, %rd10;

BB25_6:
rem.s32 %r50, %r80, %r3;
add.s32 %r16, %r4, %r50;
st.local.u32 [%rd1+4], %r16;
div.s32 %r51, %r80, %r3;
rem.s32 %r52, %r51, %r5;
add.s32 %r17, %r6, %r52;
st.local.u32 [%rd1], %r17;
div.s32 %r18, %r51, %r5;
mov.u32 %r81, 0;

BB25_7:
setp.lt.s32	%p4, %r81, 2;
@%p4 bra BB25_16;
bra.uni BB25_8;

BB25_16:
cvt.s64.s32	%rd8, %r81;
mul.wide.s32 %rd54, %r81, 4;
mov.u64 %rd55, _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd56, %rd55, %rd54;
mov.u64 %rd57, _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd58, %rd57, %rd54;
ld.shared.u32 %r67, [%rd58];
add.s32 %r68, %r67, -1;
ld.shared.u32 %r69, [%rd56];
mad.lo.s32 %r30, %r68, %r69, 1;
add.s64 %rd59, %rd1, %rd54;
ld.local.u32 %r31, [%rd59];
setp.lt.s32	%p9, %r31, %r30;
mov.u64 %rd60, _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd9, %rd60, %rd54;
@%p9 bra BB25_18;
bra.uni BB25_17;

BB25_18:
ld.shared.u32 %r83, [%rd9];
mov.u32 %r84, 0;
bra.uni BB25_19;

BB25_17:
sub.s32 %r70, %r31, %r30;
ld.shared.u32 %r83, [%rd9];
div.s32 %r71, %r70, %r83;
add.s32 %r84, %r71, 1;

BB25_19:
shl.b64 %rd61, %rd8, 2;
add.s64 %rd62, %rd2, %rd61;
st.local.u32 [%rd62], %r84;
add.s64 %rd63, %rd3, %rd61;
st.local.u32 [%rd63], %r84;
div.s32 %r73, %r31, %r83;
add.s32 %r74, %r73, 1;
add.s32 %r81, %r81, 1;
mul.wide.s32 %rd64, %r81, 4;
mov.u64 %rd65, _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd66, %rd65, %rd64;
ld.shared.u32 %r75, [%rd66];
min.s32 %r76, %r74, %r75;
add.s64 %rd67, %rd4, %rd61;
st.local.u32 [%rd67], %r76;
setp.lt.s32	%p10, %r84, %r76;
@%p10 bra BB25_7;

cvta.to.global.u64 %rd68, %rd17;
mul.wide.s32 %rd69, %r80, 4;
add.s64 %rd70, %rd68, %rd69;
mov.u32 %r77, 0;
st.global.u32 [%rd70], %r77;
bra.uni BB25_21;

BB25_8:
mul.lo.s32 %r20, %r12, %r18;
ld.local.u32 %r53, [%rd4+4];
add.s32 %r21, %r53, -1;
ld.local.u32 %r22, [%rd3+4];
ld.local.u32 %r54, [%rd4];
add.s32 %r23, %r54, -1;
mov.f32 %f6, 0f00000000;
bra.uni BB25_9;

BB25_14:
add.s32 %r65, %r82, 1;
st.local.u32 [%rd71], %r65;

BB25_9:
ld.local.u32 %r82, [%rd2+4];
mul.lo.s32 %r55, %r7, %r82;
sub.s32 %r25, %r16, %r55;
rem.s32 %r56, %r25, %r8;
setp.ne.s32	%p5, %r56, 0;
@%p5 bra BB25_12;

ld.local.u32 %r26, [%rd2];
mul.lo.s32 %r57, %r9, %r26;
sub.s32 %r27, %r17, %r57;
rem.s32 %r58, %r27, %r10;
setp.ne.s32	%p6, %r58, 0;
@%p6 bra BB25_12;

div.s32 %r59, %r25, %r8;
div.s32 %r60, %r27, %r10;
mad.lo.s32 %r61, %r60, %r11, %r59;
add.s32 %r62, %r20, %r61;
mad.lo.s32 %r63, %r13, %r62, %r26;
mad.lo.s32 %r64, %r14, %r63, %r82;
mul.wide.s32 %rd49, %r64, 4;
add.s64 %rd50, %rd48, %rd49;
ld.global.f32 %f5, [%rd50];
add.f32 %f6, %f6, %f5;

BB25_12:
add.s64 %rd5, %rd2, 4;
setp.ne.s32	%p7, %r82, %r21;
mov.u64 %rd71, %rd5;
@%p7 bra BB25_14;

mov.u64 %rd6, %rd2;
st.local.u32 [%rd5], %r22;
ld.local.u32 %r82, [%rd2];
setp.eq.s32	%p8, %r82, %r23;
mov.u64 %rd71, %rd6;
@%p8 bra BB25_15;
bra.uni BB25_14;

BB25_15:
ld.local.u32 %r66, [%rd3];
st.local.u32 [%rd2], %r66;
cvta.to.global.u64 %rd51, %rd17;
mul.wide.s32 %rd52, %r80, 4;
add.s64 %rd53, %rd51, %rd52;
st.global.f32 [%rd53], %f6;

BB25_21:
mov.u32 %r78, %nctaid.x;
mad.lo.s32 %r80, %r78, %r46, %r80;
setp.lt.s32	%p11, %r80, %r39;
@%p11 bra BB25_6;

BB25_22:
ret;
}


.visible .entry _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot26[48];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<7>;
.reg .b32 %r<106>;
.reg .b64 %rd<74>;

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation[12];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape[12];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad[12];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride[12];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape[16];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape[16];

mov.u64 %rd73, __local_depot26;
cvta.local.u64 %SP, %rd73;
ld.param.u32 %r52, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd11, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd12, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd13, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd14, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd15, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd16, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd17, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd18, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
add.u64 %rd19, %SP, 12;
cvta.to.local.u64 %rd1, %rd19;
add.u64 %rd20, %SP, 24;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 36;
cvta.to.local.u64 %rd3, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd4, %rd22;
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 2;
@%p1 bra BB26_2;

cvta.to.global.u64 %rd23, %rd17;
mul.wide.u32 %rd24, %r1, 4;
add.s64 %rd25, %rd23, %rd24;
ld.global.u32 %r53, [%rd25];
mov.u64 %rd26, _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd27, %rd26, %rd24;
st.shared.u32 [%rd27], %r53;
cvta.to.global.u64 %rd28, %rd14;
add.s64 %rd29, %rd28, %rd24;
ld.global.u32 %r54, [%rd29];
mov.u64 %rd30, _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd31, %rd30, %rd24;
st.shared.u32 [%rd31], %r54;
cvta.to.global.u64 %rd32, %rd15;
add.s64 %rd33, %rd32, %rd24;
ld.global.u32 %r55, [%rd33];
mov.u64 %rd34, _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad;
add.s64 %rd35, %rd34, %rd24;
st.shared.u32 [%rd35], %r55;
cvta.to.global.u64 %rd36, %rd16;
add.s64 %rd37, %rd36, %rd24;
ld.global.u32 %r56, [%rd37];
mov.u64 %rd38, _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd39, %rd38, %rd24;
st.shared.u32 [%rd39], %r56;

BB26_2:
setp.gt.u32	%p2, %r1, 3;
@%p2 bra BB26_4;

cvta.to.global.u64 %rd40, %rd12;
cvta.to.global.u64 %rd41, %rd13;
mul.wide.u32 %rd42, %r1, 4;
add.s64 %rd43, %rd41, %rd42;
ld.global.u32 %r57, [%rd43];
mov.u64 %rd44, _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd45, %rd44, %rd42;
st.shared.u32 [%rd45], %r57;
add.s64 %rd46, %rd40, %rd42;
ld.global.u32 %r58, [%rd46];
mov.u64 %rd47, _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape;
add.s64 %rd48, %rd47, %rd42;
st.shared.u32 [%rd48], %r58;

BB26_4:
bar.sync 0;
mov.u32 %r59, %ntid.x;
mov.u32 %r60, %ctaid.x;
mad.lo.s32 %r101, %r59, %r60, %r1;
setp.ge.s32	%p3, %r101, %r52;
@%p3 bra BB26_24;

ld.shared.u32 %r3, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+12];
ld.shared.u32 %r4, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+8];
ld.shared.u32 %r5, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+8];
ld.shared.u32 %r6, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+4];
ld.shared.u32 %r7, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+4];
ld.shared.u32 %r8, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad];
ld.shared.u32 %r9, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+8];
ld.shared.u32 %r10, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+8];
ld.shared.u32 %r11, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+4];
ld.shared.u32 %r12, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+4];
ld.shared.u32 %r61, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+4];
ld.shared.u32 %r13, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r14, %r61, %r13;
ld.shared.u32 %r15, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride];
ld.shared.u32 %r16, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation];
ld.shared.u32 %r62, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape];
mul.lo.s32 %r17, %r62, %r14;
ld.shared.u32 %r18, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+4];
ld.shared.u32 %r19, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+8];
ld.shared.u32 %r20, [_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+12];
cvta.to.global.u64 %rd49, %rd11;

BB26_6:
rem.s32 %r64, %r101, %r3;
add.s32 %r22, %r4, %r64;
st.local.u32 [%rd1+8], %r22;
div.s32 %r65, %r101, %r3;
rem.s32 %r66, %r65, %r5;
add.s32 %r23, %r6, %r66;
st.local.u32 [%rd1+4], %r23;
div.s32 %r67, %r65, %r5;
rem.s32 %r68, %r67, %r7;
add.s32 %r24, %r8, %r68;
st.local.u32 [%rd1], %r24;
div.s32 %r25, %r67, %r7;
mov.u32 %r102, 0;

BB26_7:
setp.lt.s32	%p4, %r102, 3;
@%p4 bra BB26_18;
bra.uni BB26_8;

BB26_18:
cvt.s64.s32	%rd9, %r102;
mul.wide.s32 %rd55, %r102, 4;
mov.u64 %rd56, _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd57, %rd56, %rd55;
mov.u64 %rd58, _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd59, %rd58, %rd55;
ld.shared.u32 %r88, [%rd59];
add.s32 %r89, %r88, -1;
ld.shared.u32 %r90, [%rd57];
mad.lo.s32 %r43, %r89, %r90, 1;
add.s64 %rd60, %rd1, %rd55;
ld.local.u32 %r44, [%rd60];
setp.lt.s32	%p11, %r44, %r43;
mov.u64 %rd61, _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd10, %rd61, %rd55;
@%p11 bra BB26_20;
bra.uni BB26_19;

BB26_20:
ld.shared.u32 %r104, [%rd10];
mov.u32 %r105, 0;
bra.uni BB26_21;

BB26_19:
sub.s32 %r91, %r44, %r43;
ld.shared.u32 %r104, [%rd10];
div.s32 %r92, %r91, %r104;
add.s32 %r105, %r92, 1;

BB26_21:
shl.b64 %rd62, %rd9, 2;
add.s64 %rd63, %rd2, %rd62;
st.local.u32 [%rd63], %r105;
add.s64 %rd64, %rd3, %rd62;
st.local.u32 [%rd64], %r105;
div.s32 %r94, %r44, %r104;
add.s32 %r95, %r94, 1;
add.s32 %r102, %r102, 1;
mul.wide.s32 %rd65, %r102, 4;
mov.u64 %rd66, _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd67, %rd66, %rd65;
ld.shared.u32 %r96, [%rd67];
min.s32 %r97, %r95, %r96;
add.s64 %rd68, %rd4, %rd62;
st.local.u32 [%rd68], %r97;
setp.lt.s32	%p12, %r105, %r97;
@%p12 bra BB26_7;

cvta.to.global.u64 %rd69, %rd18;
mul.wide.s32 %rd70, %r101, 4;
add.s64 %rd71, %rd69, %rd70;
mov.u32 %r98, 0;
st.global.u32 [%rd71], %r98;
bra.uni BB26_23;

BB26_8:
mul.lo.s32 %r27, %r17, %r25;
ld.local.u32 %r69, [%rd4+8];
add.s32 %r28, %r69, -1;
ld.local.u32 %r29, [%rd3+8];
ld.local.u32 %r70, [%rd4+4];
add.s32 %r30, %r70, -1;
ld.local.u32 %r31, [%rd3+4];
ld.local.u32 %r71, [%rd4];
add.s32 %r32, %r71, -1;
mov.f32 %f6, 0f00000000;
bra.uni BB26_9;

BB26_16:
add.s32 %r86, %r103, 1;
st.local.u32 [%rd72], %r86;

BB26_9:
ld.local.u32 %r103, [%rd2+8];
mul.lo.s32 %r72, %r9, %r103;
sub.s32 %r34, %r22, %r72;
rem.s32 %r73, %r34, %r10;
setp.ne.s32	%p5, %r73, 0;
@%p5 bra BB26_13;

ld.local.u32 %r35, [%rd2+4];
mul.lo.s32 %r74, %r11, %r35;
sub.s32 %r36, %r23, %r74;
rem.s32 %r75, %r36, %r12;
setp.ne.s32	%p6, %r75, 0;
@%p6 bra BB26_13;

div.s32 %r76, %r34, %r10;
div.s32 %r77, %r36, %r12;
mad.lo.s32 %r37, %r77, %r13, %r76;
ld.local.u32 %r38, [%rd2];
mul.lo.s32 %r78, %r15, %r38;
sub.s32 %r39, %r24, %r78;
rem.s32 %r79, %r39, %r16;
setp.ne.s32	%p7, %r79, 0;
@%p7 bra BB26_13;

div.s32 %r80, %r39, %r16;
mad.lo.s32 %r81, %r80, %r14, %r37;
add.s32 %r82, %r27, %r81;
mad.lo.s32 %r83, %r18, %r82, %r38;
mad.lo.s32 %r84, %r19, %r83, %r35;
mad.lo.s32 %r85, %r20, %r84, %r103;
mul.wide.s32 %rd50, %r85, 4;
add.s64 %rd51, %rd49, %rd50;
ld.global.f32 %f5, [%rd51];
add.f32 %f6, %f6, %f5;

BB26_13:
add.s64 %rd5, %rd2, 8;
setp.ne.s32	%p8, %r103, %r28;
mov.u64 %rd72, %rd5;
@%p8 bra BB26_16;

st.local.u32 [%rd5], %r29;
add.s64 %rd6, %rd5, -4;
ld.local.u32 %r103, [%rd5+-4];
setp.ne.s32	%p9, %r103, %r30;
mov.u64 %rd72, %rd6;
@%p9 bra BB26_16;

mov.u64 %rd7, %rd2;
st.local.u32 [%rd5+-4], %r31;
ld.local.u32 %r103, [%rd2];
setp.eq.s32	%p10, %r103, %r32;
mov.u64 %rd72, %rd7;
@%p10 bra BB26_17;
bra.uni BB26_16;

BB26_17:
ld.local.u32 %r87, [%rd3];
st.local.u32 [%rd2], %r87;
cvta.to.global.u64 %rd52, %rd18;
mul.wide.s32 %rd53, %r101, 4;
add.s64 %rd54, %rd52, %rd53;
st.global.f32 [%rd54], %f6;

BB26_23:
mov.u32 %r99, %nctaid.x;
mad.lo.s32 %r101, %r99, %r59, %r101;
setp.lt.s32	%p13, %r101, %r52;
@%p13 bra BB26_6;

BB26_24:
ret;
}


.visible .entry _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot27[64];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .f32 %f<7>;
.reg .b32 %r<127>;
.reg .b64 %rd<75>;

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation[16];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape[16];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad[16];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride[16];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape[20];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape[20];

mov.u64 %rd74, __local_depot27;
cvta.local.u64 %SP, %rd74;
ld.param.u32 %r65, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd12, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd13, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd14, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd15, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd16, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd17, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd18, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd19, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
add.u64 %rd20, %SP, 16;
cvta.to.local.u64 %rd1, %rd20;
add.u64 %rd21, %SP, 32;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 48;
cvta.to.local.u64 %rd3, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd4, %rd23;
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 3;
@%p1 bra BB27_2;

cvta.to.global.u64 %rd24, %rd18;
mul.wide.u32 %rd25, %r1, 4;
add.s64 %rd26, %rd24, %rd25;
ld.global.u32 %r66, [%rd26];
mov.u64 %rd27, _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd28, %rd27, %rd25;
st.shared.u32 [%rd28], %r66;
cvta.to.global.u64 %rd29, %rd15;
add.s64 %rd30, %rd29, %rd25;
ld.global.u32 %r67, [%rd30];
mov.u64 %rd31, _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd32, %rd31, %rd25;
st.shared.u32 [%rd32], %r67;
cvta.to.global.u64 %rd33, %rd16;
add.s64 %rd34, %rd33, %rd25;
ld.global.u32 %r68, [%rd34];
mov.u64 %rd35, _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad;
add.s64 %rd36, %rd35, %rd25;
st.shared.u32 [%rd36], %r68;
cvta.to.global.u64 %rd37, %rd17;
add.s64 %rd38, %rd37, %rd25;
ld.global.u32 %r69, [%rd38];
mov.u64 %rd39, _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd40, %rd39, %rd25;
st.shared.u32 [%rd40], %r69;

BB27_2:
setp.gt.u32	%p2, %r1, 4;
@%p2 bra BB27_4;

cvta.to.global.u64 %rd41, %rd13;
cvta.to.global.u64 %rd42, %rd14;
mul.wide.u32 %rd43, %r1, 4;
add.s64 %rd44, %rd42, %rd43;
ld.global.u32 %r70, [%rd44];
mov.u64 %rd45, _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd46, %rd45, %rd43;
st.shared.u32 [%rd46], %r70;
add.s64 %rd47, %rd41, %rd43;
ld.global.u32 %r71, [%rd47];
mov.u64 %rd48, _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape;
add.s64 %rd49, %rd48, %rd43;
st.shared.u32 [%rd49], %r71;

BB27_4:
bar.sync 0;
mov.u32 %r72, %ntid.x;
mov.u32 %r73, %ctaid.x;
mad.lo.s32 %r122, %r72, %r73, %r1;
setp.ge.s32	%p3, %r122, %r65;
@%p3 bra BB27_26;

ld.shared.u32 %r3, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+16];
ld.shared.u32 %r4, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+12];
ld.shared.u32 %r5, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+12];
ld.shared.u32 %r6, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+8];
ld.shared.u32 %r7, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+8];
ld.shared.u32 %r8, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+4];
ld.shared.u32 %r9, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+4];
ld.shared.u32 %r10, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad];
ld.shared.u32 %r11, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+12];
ld.shared.u32 %r12, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+12];
ld.shared.u32 %r13, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+8];
ld.shared.u32 %r14, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+8];
ld.shared.u32 %r74, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+8];
ld.shared.u32 %r15, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r16, %r74, %r15;
ld.shared.u32 %r17, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+4];
ld.shared.u32 %r18, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+4];
ld.shared.u32 %r75, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r19, %r75, %r16;
ld.shared.u32 %r20, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride];
ld.shared.u32 %r21, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation];
ld.shared.u32 %r76, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape];
mul.lo.s32 %r22, %r76, %r19;
ld.shared.u32 %r23, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+4];
ld.shared.u32 %r24, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+8];
ld.shared.u32 %r25, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+12];
ld.shared.u32 %r26, [_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+16];
cvta.to.global.u64 %rd50, %rd12;

BB27_6:
rem.s32 %r78, %r122, %r3;
add.s32 %r28, %r4, %r78;
st.local.u32 [%rd1+12], %r28;
div.s32 %r79, %r122, %r3;
rem.s32 %r80, %r79, %r5;
add.s32 %r29, %r6, %r80;
st.local.u32 [%rd1+8], %r29;
div.s32 %r81, %r79, %r5;
rem.s32 %r82, %r81, %r7;
add.s32 %r30, %r8, %r82;
st.local.u32 [%rd1+4], %r30;
div.s32 %r83, %r81, %r7;
rem.s32 %r84, %r83, %r9;
add.s32 %r31, %r10, %r84;
st.local.u32 [%rd1], %r31;
div.s32 %r32, %r83, %r9;
mov.u32 %r123, 0;

BB27_7:
setp.lt.s32	%p4, %r123, 4;
@%p4 bra BB27_20;
bra.uni BB27_8;

BB27_20:
cvt.s64.s32	%rd10, %r123;
mul.wide.s32 %rd56, %r123, 4;
mov.u64 %rd57, _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd58, %rd57, %rd56;
mov.u64 %rd59, _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd60, %rd59, %rd56;
ld.shared.u32 %r109, [%rd60];
add.s32 %r110, %r109, -1;
ld.shared.u32 %r111, [%rd58];
mad.lo.s32 %r56, %r110, %r111, 1;
add.s64 %rd61, %rd1, %rd56;
ld.local.u32 %r57, [%rd61];
setp.lt.s32	%p13, %r57, %r56;
mov.u64 %rd62, _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd11, %rd62, %rd56;
@%p13 bra BB27_22;
bra.uni BB27_21;

BB27_22:
ld.shared.u32 %r125, [%rd11];
mov.u32 %r126, 0;
bra.uni BB27_23;

BB27_21:
sub.s32 %r112, %r57, %r56;
ld.shared.u32 %r125, [%rd11];
div.s32 %r113, %r112, %r125;
add.s32 %r126, %r113, 1;

BB27_23:
shl.b64 %rd63, %rd10, 2;
add.s64 %rd64, %rd2, %rd63;
st.local.u32 [%rd64], %r126;
add.s64 %rd65, %rd3, %rd63;
st.local.u32 [%rd65], %r126;
div.s32 %r115, %r57, %r125;
add.s32 %r116, %r115, 1;
add.s32 %r123, %r123, 1;
mul.wide.s32 %rd66, %r123, 4;
mov.u64 %rd67, _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd68, %rd67, %rd66;
ld.shared.u32 %r117, [%rd68];
min.s32 %r118, %r116, %r117;
add.s64 %rd69, %rd4, %rd63;
st.local.u32 [%rd69], %r118;
setp.lt.s32	%p14, %r126, %r118;
@%p14 bra BB27_7;

cvta.to.global.u64 %rd70, %rd19;
mul.wide.s32 %rd71, %r122, 4;
add.s64 %rd72, %rd70, %rd71;
mov.u32 %r119, 0;
st.global.u32 [%rd72], %r119;
bra.uni BB27_25;

BB27_8:
mul.lo.s32 %r34, %r22, %r32;
ld.local.u32 %r85, [%rd4+12];
add.s32 %r35, %r85, -1;
ld.local.u32 %r36, [%rd3+12];
ld.local.u32 %r86, [%rd4+8];
add.s32 %r37, %r86, -1;
ld.local.u32 %r38, [%rd3+8];
ld.local.u32 %r87, [%rd4+4];
add.s32 %r39, %r87, -1;
ld.local.u32 %r40, [%rd3+4];
ld.local.u32 %r88, [%rd4];
add.s32 %r41, %r88, -1;
mov.f32 %f6, 0f00000000;
bra.uni BB27_9;

BB27_18:
add.s32 %r107, %r124, 1;
st.local.u32 [%rd73], %r107;

BB27_9:
ld.local.u32 %r124, [%rd2+12];
mul.lo.s32 %r89, %r11, %r124;
sub.s32 %r43, %r28, %r89;
rem.s32 %r90, %r43, %r12;
setp.ne.s32	%p5, %r90, 0;
@%p5 bra BB27_14;

ld.local.u32 %r44, [%rd2+8];
mul.lo.s32 %r91, %r13, %r44;
sub.s32 %r45, %r29, %r91;
rem.s32 %r92, %r45, %r14;
setp.ne.s32	%p6, %r92, 0;
@%p6 bra BB27_14;

div.s32 %r93, %r43, %r12;
div.s32 %r94, %r45, %r14;
mad.lo.s32 %r46, %r94, %r15, %r93;
ld.local.u32 %r47, [%rd2+4];
mul.lo.s32 %r95, %r17, %r47;
sub.s32 %r48, %r30, %r95;
rem.s32 %r96, %r48, %r18;
setp.ne.s32	%p7, %r96, 0;
@%p7 bra BB27_14;

div.s32 %r97, %r48, %r18;
mad.lo.s32 %r49, %r97, %r16, %r46;
ld.local.u32 %r50, [%rd2];
mul.lo.s32 %r98, %r20, %r50;
sub.s32 %r51, %r31, %r98;
rem.s32 %r99, %r51, %r21;
setp.ne.s32	%p8, %r99, 0;
@%p8 bra BB27_14;

div.s32 %r100, %r51, %r21;
mad.lo.s32 %r101, %r100, %r19, %r49;
add.s32 %r102, %r34, %r101;
mad.lo.s32 %r103, %r23, %r102, %r50;
mad.lo.s32 %r104, %r24, %r103, %r47;
mad.lo.s32 %r105, %r25, %r104, %r44;
mad.lo.s32 %r106, %r26, %r105, %r124;
mul.wide.s32 %rd51, %r106, 4;
add.s64 %rd52, %rd50, %rd51;
ld.global.f32 %f5, [%rd52];
add.f32 %f6, %f6, %f5;

BB27_14:
add.s64 %rd5, %rd2, 12;
setp.ne.s32	%p9, %r124, %r35;
mov.u64 %rd73, %rd5;
@%p9 bra BB27_18;

st.local.u32 [%rd5], %r36;
add.s64 %rd6, %rd5, -4;
ld.local.u32 %r124, [%rd5+-4];
setp.ne.s32	%p10, %r124, %r37;
mov.u64 %rd73, %rd6;
@%p10 bra BB27_18;

st.local.u32 [%rd5+-4], %r38;
add.s64 %rd7, %rd5, -8;
ld.local.u32 %r124, [%rd5+-8];
setp.ne.s32	%p11, %r124, %r39;
mov.u64 %rd73, %rd7;
@%p11 bra BB27_18;

mov.u64 %rd8, %rd2;
st.local.u32 [%rd5+-8], %r40;
ld.local.u32 %r124, [%rd2];
setp.eq.s32	%p12, %r124, %r41;
mov.u64 %rd73, %rd8;
@%p12 bra BB27_19;
bra.uni BB27_18;

BB27_19:
ld.local.u32 %r108, [%rd3];
st.local.u32 [%rd2], %r108;
cvta.to.global.u64 %rd53, %rd19;
mul.wide.s32 %rd54, %r122, 4;
add.s64 %rd55, %rd53, %rd54;
st.global.f32 [%rd55], %f6;

BB27_25:
mov.u32 %r120, %nctaid.x;
mad.lo.s32 %r122, %r120, %r72, %r122;
setp.lt.s32	%p15, %r122, %r65;
@%p15 bra BB27_6;

BB27_26:
ret;
}


.visible .entry _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot28[80];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .f32 %f<7>;
.reg .b32 %r<155>;
.reg .b64 %rd<76>;

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation[20];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape[20];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad[20];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride[20];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape[24];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape[24];

mov.u64 %rd75, __local_depot28;
cvta.local.u64 %SP, %rd75;
ld.param.u32 %r78, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd13, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd14, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd15, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd16, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd17, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd18, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd19, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd20, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
add.u64 %rd21, %SP, 20;
cvta.to.local.u64 %rd1, %rd21;
add.u64 %rd22, %SP, 40;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 60;
cvta.to.local.u64 %rd3, %rd23;
add.u64 %rd24, %SP, 0;
cvta.to.local.u64 %rd4, %rd24;
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 4;
@%p1 bra BB28_2;

cvta.to.global.u64 %rd25, %rd19;
mul.wide.u32 %rd26, %r1, 4;
add.s64 %rd27, %rd25, %rd26;
ld.global.u32 %r79, [%rd27];
mov.u64 %rd28, _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd29, %rd28, %rd26;
st.shared.u32 [%rd29], %r79;
cvta.to.global.u64 %rd30, %rd16;
add.s64 %rd31, %rd30, %rd26;
ld.global.u32 %r80, [%rd31];
mov.u64 %rd32, _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd33, %rd32, %rd26;
st.shared.u32 [%rd33], %r80;
cvta.to.global.u64 %rd34, %rd17;
add.s64 %rd35, %rd34, %rd26;
ld.global.u32 %r81, [%rd35];
mov.u64 %rd36, _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad;
add.s64 %rd37, %rd36, %rd26;
st.shared.u32 [%rd37], %r81;
cvta.to.global.u64 %rd38, %rd18;
add.s64 %rd39, %rd38, %rd26;
ld.global.u32 %r82, [%rd39];
mov.u64 %rd40, _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd41, %rd40, %rd26;
st.shared.u32 [%rd41], %r82;

BB28_2:
setp.gt.u32	%p2, %r1, 5;
@%p2 bra BB28_4;

cvta.to.global.u64 %rd42, %rd14;
cvta.to.global.u64 %rd43, %rd15;
mul.wide.u32 %rd44, %r1, 4;
add.s64 %rd45, %rd43, %rd44;
ld.global.u32 %r83, [%rd45];
mov.u64 %rd46, _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd47, %rd46, %rd44;
st.shared.u32 [%rd47], %r83;
add.s64 %rd48, %rd42, %rd44;
ld.global.u32 %r84, [%rd48];
mov.u64 %rd49, _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape;
add.s64 %rd50, %rd49, %rd44;
st.shared.u32 [%rd50], %r84;

BB28_4:
bar.sync 0;
mov.u32 %r85, %ntid.x;
mov.u32 %r86, %ctaid.x;
mad.lo.s32 %r150, %r85, %r86, %r1;
setp.ge.s32	%p3, %r150, %r78;
@%p3 bra BB28_28;

ld.shared.u32 %r3, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+20];
ld.shared.u32 %r4, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+16];
ld.shared.u32 %r5, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+16];
ld.shared.u32 %r6, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+12];
ld.shared.u32 %r7, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+12];
ld.shared.u32 %r8, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+8];
ld.shared.u32 %r9, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+8];
ld.shared.u32 %r10, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+4];
ld.shared.u32 %r11, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+4];
ld.shared.u32 %r12, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad];
ld.shared.u32 %r13, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+16];
ld.shared.u32 %r14, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+16];
ld.shared.u32 %r15, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+12];
ld.shared.u32 %r16, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+12];
ld.shared.u32 %r87, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+12];
ld.shared.u32 %r17, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+16];
mul.lo.s32 %r18, %r87, %r17;
ld.shared.u32 %r19, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+8];
ld.shared.u32 %r20, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+8];
ld.shared.u32 %r88, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r21, %r88, %r18;
ld.shared.u32 %r22, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+4];
ld.shared.u32 %r23, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+4];
ld.shared.u32 %r89, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r24, %r89, %r21;
ld.shared.u32 %r25, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride];
ld.shared.u32 %r26, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation];
ld.shared.u32 %r90, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape];
mul.lo.s32 %r27, %r90, %r24;
ld.shared.u32 %r28, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+4];
ld.shared.u32 %r29, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+8];
ld.shared.u32 %r30, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+12];
ld.shared.u32 %r31, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+16];
ld.shared.u32 %r32, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+20];
cvta.to.global.u64 %rd51, %rd13;

BB28_6:
rem.s32 %r92, %r150, %r3;
add.s32 %r34, %r4, %r92;
st.local.u32 [%rd1+16], %r34;
div.s32 %r93, %r150, %r3;
rem.s32 %r94, %r93, %r5;
add.s32 %r35, %r6, %r94;
st.local.u32 [%rd1+12], %r35;
div.s32 %r95, %r93, %r5;
rem.s32 %r96, %r95, %r7;
add.s32 %r36, %r8, %r96;
st.local.u32 [%rd1+8], %r36;
div.s32 %r97, %r95, %r7;
rem.s32 %r98, %r97, %r9;
add.s32 %r37, %r10, %r98;
st.local.u32 [%rd1+4], %r37;
div.s32 %r99, %r97, %r9;
rem.s32 %r100, %r99, %r11;
add.s32 %r38, %r12, %r100;
st.local.u32 [%rd1], %r38;
div.s32 %r39, %r99, %r11;
mov.u32 %r151, 0;

BB28_7:
setp.lt.s32	%p4, %r151, 5;
@%p4 bra BB28_22;
bra.uni BB28_8;

BB28_22:
cvt.s64.s32	%rd11, %r151;
mul.wide.s32 %rd57, %r151, 4;
mov.u64 %rd58, _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd59, %rd58, %rd57;
mov.u64 %rd60, _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd61, %rd60, %rd57;
ld.shared.u32 %r130, [%rd61];
add.s32 %r131, %r130, -1;
ld.shared.u32 %r132, [%rd59];
mad.lo.s32 %r69, %r131, %r132, 1;
add.s64 %rd62, %rd1, %rd57;
ld.local.u32 %r70, [%rd62];
setp.lt.s32	%p15, %r70, %r69;
mov.u64 %rd63, _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd12, %rd63, %rd57;
@%p15 bra BB28_24;
bra.uni BB28_23;

BB28_24:
ld.shared.u32 %r153, [%rd12];
mov.u32 %r154, 0;
bra.uni BB28_25;

BB28_23:
sub.s32 %r133, %r70, %r69;
ld.shared.u32 %r153, [%rd12];
div.s32 %r134, %r133, %r153;
add.s32 %r154, %r134, 1;

BB28_25:
shl.b64 %rd64, %rd11, 2;
add.s64 %rd65, %rd2, %rd64;
st.local.u32 [%rd65], %r154;
add.s64 %rd66, %rd3, %rd64;
st.local.u32 [%rd66], %r154;
div.s32 %r136, %r70, %r153;
add.s32 %r137, %r136, 1;
add.s32 %r151, %r151, 1;
mul.wide.s32 %rd67, %r151, 4;
mov.u64 %rd68, _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd69, %rd68, %rd67;
ld.shared.u32 %r138, [%rd69];
min.s32 %r139, %r137, %r138;
add.s64 %rd70, %rd4, %rd64;
st.local.u32 [%rd70], %r139;
setp.lt.s32	%p16, %r154, %r139;
@%p16 bra BB28_7;

cvta.to.global.u64 %rd71, %rd20;
mul.wide.s32 %rd72, %r150, 4;
add.s64 %rd73, %rd71, %rd72;
mov.u32 %r140, 0;
st.global.u32 [%rd73], %r140;
bra.uni BB28_27;

BB28_8:
mul.lo.s32 %r41, %r27, %r39;
ld.local.u32 %r101, [%rd4+16];
add.s32 %r42, %r101, -1;
ld.local.u32 %r43, [%rd3+16];
ld.local.u32 %r102, [%rd4+12];
add.s32 %r44, %r102, -1;
ld.local.u32 %r45, [%rd3+12];
ld.local.u32 %r103, [%rd4+8];
add.s32 %r46, %r103, -1;
ld.local.u32 %r47, [%rd3+8];
ld.local.u32 %r104, [%rd4+4];
add.s32 %r48, %r104, -1;
ld.local.u32 %r49, [%rd3+4];
ld.local.u32 %r105, [%rd4];
add.s32 %r50, %r105, -1;
mov.f32 %f6, 0f00000000;
bra.uni BB28_9;

BB28_20:
add.s32 %r128, %r152, 1;
st.local.u32 [%rd74], %r128;

BB28_9:
rem.s32 %r144, %r150, %r3;
add.s32 %r143, %r4, %r144;
ld.local.u32 %r152, [%rd2+16];
mul.lo.s32 %r106, %r13, %r152;
sub.s32 %r52, %r143, %r106;
rem.s32 %r107, %r52, %r14;
setp.ne.s32	%p5, %r107, 0;
@%p5 bra BB28_15;

div.s32 %r147, %r150, %r3;
rem.s32 %r146, %r147, %r5;
add.s32 %r145, %r6, %r146;
ld.local.u32 %r53, [%rd2+12];
mul.lo.s32 %r108, %r15, %r53;
sub.s32 %r54, %r145, %r108;
rem.s32 %r109, %r54, %r16;
setp.ne.s32	%p6, %r109, 0;
@%p6 bra BB28_15;

div.s32 %r110, %r52, %r14;
div.s32 %r111, %r54, %r16;
mad.lo.s32 %r55, %r111, %r17, %r110;
ld.local.u32 %r56, [%rd2+8];
mul.lo.s32 %r112, %r19, %r56;
sub.s32 %r57, %r36, %r112;
rem.s32 %r113, %r57, %r20;
setp.ne.s32	%p7, %r113, 0;
@%p7 bra BB28_15;

div.s32 %r114, %r57, %r20;
mad.lo.s32 %r58, %r114, %r18, %r55;
ld.local.u32 %r59, [%rd2+4];
mul.lo.s32 %r115, %r22, %r59;
sub.s32 %r60, %r37, %r115;
rem.s32 %r116, %r60, %r23;
setp.ne.s32	%p8, %r116, 0;
@%p8 bra BB28_15;

div.s32 %r117, %r60, %r23;
mad.lo.s32 %r61, %r117, %r21, %r58;
ld.local.u32 %r62, [%rd2];
mul.lo.s32 %r118, %r25, %r62;
sub.s32 %r63, %r38, %r118;
rem.s32 %r119, %r63, %r26;
setp.ne.s32	%p9, %r119, 0;
@%p9 bra BB28_15;

div.s32 %r120, %r63, %r26;
mad.lo.s32 %r121, %r120, %r24, %r61;
add.s32 %r122, %r41, %r121;
mad.lo.s32 %r123, %r28, %r122, %r62;
mad.lo.s32 %r124, %r29, %r123, %r59;
mad.lo.s32 %r125, %r30, %r124, %r56;
mad.lo.s32 %r126, %r31, %r125, %r53;
mad.lo.s32 %r127, %r32, %r126, %r152;
mul.wide.s32 %rd52, %r127, 4;
add.s64 %rd53, %rd51, %rd52;
ld.global.f32 %f5, [%rd53];
add.f32 %f6, %f6, %f5;

BB28_15:
add.s64 %rd5, %rd2, 16;
setp.ne.s32	%p10, %r152, %r42;
mov.u64 %rd74, %rd5;
@%p10 bra BB28_20;

st.local.u32 [%rd5], %r43;
add.s64 %rd6, %rd5, -4;
ld.local.u32 %r152, [%rd5+-4];
setp.ne.s32	%p11, %r152, %r44;
mov.u64 %rd74, %rd6;
@%p11 bra BB28_20;

st.local.u32 [%rd5+-4], %r45;
add.s64 %rd7, %rd5, -8;
ld.local.u32 %r152, [%rd5+-8];
setp.ne.s32	%p12, %r152, %r46;
mov.u64 %rd74, %rd7;
@%p12 bra BB28_20;

st.local.u32 [%rd5+-8], %r47;
add.s64 %rd8, %rd5, -12;
ld.local.u32 %r152, [%rd5+-12];
setp.ne.s32	%p13, %r152, %r48;
mov.u64 %rd74, %rd8;
@%p13 bra BB28_20;

mov.u64 %rd9, %rd2;
st.local.u32 [%rd5+-12], %r49;
ld.local.u32 %r152, [%rd2];
setp.eq.s32	%p14, %r152, %r50;
mov.u64 %rd74, %rd9;
@%p14 bra BB28_21;
bra.uni BB28_20;

BB28_21:
ld.local.u32 %r129, [%rd3];
st.local.u32 [%rd2], %r129;
cvta.to.global.u64 %rd54, %rd20;
mul.wide.s32 %rd55, %r150, 4;
add.s64 %rd56, %rd54, %rd55;
st.global.f32 [%rd56], %f6;

BB28_27:
mov.u32 %r149, %ntid.x;
ld.param.u32 %r148, [_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
mov.u32 %r141, %nctaid.x;
mad.lo.s32 %r150, %r141, %r149, %r150;
setp.lt.s32	%p17, %r150, %r148;
@%p17 bra BB28_6;

BB28_28:
ret;
}


.visible .entry _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot29[96];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .f32 %f<7>;
.reg .b32 %r<175>;
.reg .b64 %rd<77>;

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation[24];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape[24];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad[24];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride[24];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape[28];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape[28];

mov.u64 %rd76, __local_depot29;
cvta.local.u64 %SP, %rd76;
ld.param.u32 %r91, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd14, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd15, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd16, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd17, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd18, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd19, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd20, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd21, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
add.u64 %rd22, %SP, 24;
cvta.to.local.u64 %rd1, %rd22;
add.u64 %rd23, %SP, 48;
cvta.to.local.u64 %rd2, %rd23;
add.u64 %rd24, %SP, 72;
cvta.to.local.u64 %rd3, %rd24;
add.u64 %rd25, %SP, 0;
cvta.to.local.u64 %rd4, %rd25;
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 5;
@%p1 bra BB29_2;

cvta.to.global.u64 %rd26, %rd20;
mul.wide.u32 %rd27, %r1, 4;
add.s64 %rd28, %rd26, %rd27;
ld.global.u32 %r92, [%rd28];
mov.u64 %rd29, _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd30, %rd29, %rd27;
st.shared.u32 [%rd30], %r92;
cvta.to.global.u64 %rd31, %rd17;
add.s64 %rd32, %rd31, %rd27;
ld.global.u32 %r93, [%rd32];
mov.u64 %rd33, _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd34, %rd33, %rd27;
st.shared.u32 [%rd34], %r93;
cvta.to.global.u64 %rd35, %rd18;
add.s64 %rd36, %rd35, %rd27;
ld.global.u32 %r94, [%rd36];
mov.u64 %rd37, _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad;
add.s64 %rd38, %rd37, %rd27;
st.shared.u32 [%rd38], %r94;
cvta.to.global.u64 %rd39, %rd19;
add.s64 %rd40, %rd39, %rd27;
ld.global.u32 %r95, [%rd40];
mov.u64 %rd41, _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd42, %rd41, %rd27;
st.shared.u32 [%rd42], %r95;

BB29_2:
setp.gt.u32	%p2, %r1, 6;
@%p2 bra BB29_4;

cvta.to.global.u64 %rd43, %rd15;
cvta.to.global.u64 %rd44, %rd16;
mul.wide.u32 %rd45, %r1, 4;
add.s64 %rd46, %rd44, %rd45;
ld.global.u32 %r96, [%rd46];
mov.u64 %rd47, _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd48, %rd47, %rd45;
st.shared.u32 [%rd48], %r96;
add.s64 %rd49, %rd43, %rd45;
ld.global.u32 %r97, [%rd49];
mov.u64 %rd50, _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape;
add.s64 %rd51, %rd50, %rd45;
st.shared.u32 [%rd51], %r97;

BB29_4:
bar.sync 0;
mov.u32 %r98, %ntid.x;
mov.u32 %r99, %ctaid.x;
mad.lo.s32 %r170, %r98, %r99, %r1;
setp.ge.s32	%p3, %r170, %r91;
@%p3 bra BB29_30;

ld.shared.u32 %r3, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+24];
ld.shared.u32 %r4, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+20];
ld.shared.u32 %r5, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+20];
ld.shared.u32 %r6, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+16];
ld.shared.u32 %r7, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+16];
ld.shared.u32 %r8, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+12];
ld.shared.u32 %r9, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+12];
ld.shared.u32 %r10, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+8];
ld.shared.u32 %r11, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+8];
ld.shared.u32 %r12, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+4];
ld.shared.u32 %r13, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+4];
ld.shared.u32 %r14, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad];
ld.shared.u32 %r15, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+20];
ld.shared.u32 %r16, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+20];
add.s64 %rd5, %rd2, 20;
ld.shared.u32 %r17, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+16];
ld.shared.u32 %r18, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+16];
ld.shared.u32 %r100, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+16];
ld.shared.u32 %r19, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+20];
mul.lo.s32 %r20, %r100, %r19;
ld.shared.u32 %r21, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+12];
ld.shared.u32 %r22, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+12];
ld.shared.u32 %r101, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r23, %r101, %r20;
ld.shared.u32 %r24, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+8];
ld.shared.u32 %r25, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+8];
ld.shared.u32 %r102, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r26, %r102, %r23;
ld.shared.u32 %r27, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+4];
ld.shared.u32 %r28, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+4];
ld.shared.u32 %r103, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r29, %r103, %r26;
ld.shared.u32 %r30, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride];
ld.shared.u32 %r31, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation];
ld.shared.u32 %r104, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape];
mul.lo.s32 %r32, %r104, %r29;
ld.shared.u32 %r33, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+4];
ld.shared.u32 %r34, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+8];
ld.shared.u32 %r35, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+12];
ld.shared.u32 %r36, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+16];
ld.shared.u32 %r37, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+20];
ld.shared.u32 %r38, [_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+24];
cvta.to.global.u64 %rd52, %rd14;

BB29_6:
rem.s32 %r106, %r170, %r3;
add.s32 %r40, %r4, %r106;
st.local.u32 [%rd1+20], %r40;
div.s32 %r107, %r170, %r3;
rem.s32 %r108, %r107, %r5;
add.s32 %r41, %r6, %r108;
st.local.u32 [%rd1+16], %r41;
div.s32 %r109, %r107, %r5;
rem.s32 %r110, %r109, %r7;
add.s32 %r42, %r8, %r110;
st.local.u32 [%rd1+12], %r42;
div.s32 %r111, %r109, %r7;
rem.s32 %r112, %r111, %r9;
add.s32 %r43, %r10, %r112;
st.local.u32 [%rd1+8], %r43;
div.s32 %r113, %r111, %r9;
rem.s32 %r114, %r113, %r11;
add.s32 %r44, %r12, %r114;
st.local.u32 [%rd1+4], %r44;
div.s32 %r115, %r113, %r11;
rem.s32 %r116, %r115, %r13;
add.s32 %r45, %r14, %r116;
st.local.u32 [%rd1], %r45;
div.s32 %r46, %r115, %r13;
mov.u32 %r171, 0;

BB29_7:
setp.lt.s32	%p4, %r171, 6;
@%p4 bra BB29_24;
bra.uni BB29_8;

BB29_24:
cvt.s64.s32	%rd12, %r171;
mul.wide.s32 %rd58, %r171, 4;
mov.u64 %rd59, _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd60, %rd59, %rd58;
mov.u64 %rd61, _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd62, %rd61, %rd58;
ld.shared.u32 %r151, [%rd62];
add.s32 %r152, %r151, -1;
ld.shared.u32 %r153, [%rd60];
mad.lo.s32 %r82, %r152, %r153, 1;
add.s64 %rd63, %rd1, %rd58;
ld.local.u32 %r83, [%rd63];
setp.lt.s32	%p17, %r83, %r82;
mov.u64 %rd64, _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd13, %rd64, %rd58;
@%p17 bra BB29_26;
bra.uni BB29_25;

BB29_26:
ld.shared.u32 %r173, [%rd13];
mov.u32 %r174, 0;
bra.uni BB29_27;

BB29_25:
sub.s32 %r154, %r83, %r82;
ld.shared.u32 %r173, [%rd13];
div.s32 %r155, %r154, %r173;
add.s32 %r174, %r155, 1;

BB29_27:
shl.b64 %rd65, %rd12, 2;
add.s64 %rd66, %rd2, %rd65;
st.local.u32 [%rd66], %r174;
add.s64 %rd67, %rd3, %rd65;
st.local.u32 [%rd67], %r174;
div.s32 %r157, %r83, %r173;
add.s32 %r158, %r157, 1;
add.s32 %r171, %r171, 1;
mul.wide.s32 %rd68, %r171, 4;
mov.u64 %rd69, _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd70, %rd69, %rd68;
ld.shared.u32 %r159, [%rd70];
min.s32 %r160, %r158, %r159;
add.s64 %rd71, %rd4, %rd65;
st.local.u32 [%rd71], %r160;
setp.lt.s32	%p18, %r174, %r160;
@%p18 bra BB29_7;

cvta.to.global.u64 %rd72, %rd21;
mul.wide.s32 %rd73, %r170, 4;
add.s64 %rd74, %rd72, %rd73;
mov.u32 %r161, 0;
st.global.u32 [%rd74], %r161;
bra.uni BB29_29;

BB29_8:
mul.lo.s32 %r48, %r32, %r46;
ld.local.u32 %r117, [%rd4+20];
add.s32 %r49, %r117, -1;
ld.local.u32 %r50, [%rd3+20];
ld.local.u32 %r118, [%rd4+16];
add.s32 %r51, %r118, -1;
ld.local.u32 %r52, [%rd3+16];
ld.local.u32 %r119, [%rd4+12];
add.s32 %r53, %r119, -1;
ld.local.u32 %r54, [%rd3+12];
ld.local.u32 %r120, [%rd4+8];
add.s32 %r55, %r120, -1;
ld.local.u32 %r56, [%rd3+8];
ld.local.u32 %r121, [%rd4+4];
add.s32 %r57, %r121, -1;
ld.local.u32 %r58, [%rd3+4];
ld.local.u32 %r122, [%rd4];
add.s32 %r59, %r122, -1;
mov.f32 %f6, 0f00000000;
bra.uni BB29_9;

BB29_22:
mov.u64 %rd11, %rd75;
add.s32 %r149, %r172, 1;
st.local.u32 [%rd11], %r149;

BB29_9:
rem.s32 %r165, %r170, %r3;
add.s32 %r164, %r4, %r165;
ld.local.u32 %r172, [%rd5];
mul.lo.s32 %r123, %r15, %r172;
sub.s32 %r61, %r164, %r123;
rem.s32 %r124, %r61, %r16;
setp.ne.s32	%p5, %r124, 0;
@%p5 bra BB29_16;

div.s32 %r168, %r170, %r3;
rem.s32 %r167, %r168, %r5;
add.s32 %r166, %r6, %r167;
ld.local.u32 %r62, [%rd5+-4];
mul.lo.s32 %r125, %r17, %r62;
sub.s32 %r63, %r166, %r125;
rem.s32 %r126, %r63, %r18;
setp.ne.s32	%p6, %r126, 0;
@%p6 bra BB29_16;

div.s32 %r127, %r61, %r16;
div.s32 %r128, %r63, %r18;
mad.lo.s32 %r64, %r128, %r19, %r127;
ld.local.u32 %r65, [%rd5+-8];
mul.lo.s32 %r129, %r21, %r65;
sub.s32 %r66, %r42, %r129;
rem.s32 %r130, %r66, %r22;
setp.ne.s32	%p7, %r130, 0;
@%p7 bra BB29_16;

div.s32 %r131, %r66, %r22;
mad.lo.s32 %r67, %r131, %r20, %r64;
ld.local.u32 %r68, [%rd5+-12];
mul.lo.s32 %r132, %r24, %r68;
sub.s32 %r69, %r43, %r132;
rem.s32 %r133, %r69, %r25;
setp.ne.s32	%p8, %r133, 0;
@%p8 bra BB29_16;

div.s32 %r134, %r69, %r25;
mad.lo.s32 %r70, %r134, %r23, %r67;
ld.local.u32 %r71, [%rd5+-16];
mul.lo.s32 %r135, %r27, %r71;
sub.s32 %r72, %r44, %r135;
rem.s32 %r136, %r72, %r28;
setp.ne.s32	%p9, %r136, 0;
@%p9 bra BB29_16;

div.s32 %r137, %r72, %r28;
mad.lo.s32 %r73, %r137, %r26, %r70;
ld.local.u32 %r74, [%rd2];
mul.lo.s32 %r138, %r30, %r74;
sub.s32 %r75, %r45, %r138;
rem.s32 %r139, %r75, %r31;
setp.ne.s32	%p10, %r139, 0;
@%p10 bra BB29_16;

div.s32 %r140, %r75, %r31;
mad.lo.s32 %r141, %r140, %r29, %r73;
add.s32 %r142, %r48, %r141;
mad.lo.s32 %r143, %r33, %r142, %r74;
mad.lo.s32 %r144, %r34, %r143, %r71;
mad.lo.s32 %r145, %r35, %r144, %r68;
mad.lo.s32 %r146, %r36, %r145, %r65;
mad.lo.s32 %r147, %r37, %r146, %r62;
mad.lo.s32 %r148, %r38, %r147, %r172;
mul.wide.s32 %rd53, %r148, 4;
add.s64 %rd54, %rd52, %rd53;
ld.global.f32 %f5, [%rd54];
add.f32 %f6, %f6, %f5;

BB29_16:
setp.ne.s32	%p11, %r172, %r49;
mov.u64 %rd75, %rd5;
@%p11 bra BB29_22;

st.local.u32 [%rd5], %r50;
add.s64 %rd6, %rd5, -4;
ld.local.u32 %r172, [%rd5+-4];
setp.ne.s32	%p12, %r172, %r51;
mov.u64 %rd75, %rd6;
@%p12 bra BB29_22;

st.local.u32 [%rd5+-4], %r52;
add.s64 %rd7, %rd5, -8;
ld.local.u32 %r172, [%rd5+-8];
setp.ne.s32	%p13, %r172, %r53;
mov.u64 %rd75, %rd7;
@%p13 bra BB29_22;

st.local.u32 [%rd5+-8], %r54;
add.s64 %rd8, %rd5, -12;
ld.local.u32 %r172, [%rd5+-12];
setp.ne.s32	%p14, %r172, %r55;
mov.u64 %rd75, %rd8;
@%p14 bra BB29_22;

st.local.u32 [%rd5+-12], %r56;
add.s64 %rd9, %rd5, -16;
ld.local.u32 %r172, [%rd5+-16];
setp.ne.s32	%p15, %r172, %r57;
mov.u64 %rd75, %rd9;
@%p15 bra BB29_22;

mov.u64 %rd10, %rd2;
st.local.u32 [%rd5+-16], %r58;
ld.local.u32 %r172, [%rd2];
setp.eq.s32	%p16, %r172, %r59;
mov.u64 %rd75, %rd10;
@%p16 bra BB29_23;
bra.uni BB29_22;

BB29_23:
ld.local.u32 %r150, [%rd3];
st.local.u32 [%rd2], %r150;
cvta.to.global.u64 %rd55, %rd21;
mul.wide.s32 %rd56, %r170, 4;
add.s64 %rd57, %rd55, %rd56;
st.global.f32 [%rd57], %f6;

BB29_29:
mov.u32 %r169, %ntid.x;
mov.u32 %r162, %nctaid.x;
mad.lo.s32 %r170, %r162, %r169, %r170;
setp.lt.s32	%p19, %r170, %r91;
@%p19 bra BB29_6;

BB29_30:
ret;
}


.visible .entry _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot30[112];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<22>;
.reg .f32 %f<7>;
.reg .b32 %r<197>;
.reg .b64 %rd<78>;

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation[28];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape[28];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad[28];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride[28];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape[32];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape[32];

mov.u64 %rd77, __local_depot30;
cvta.local.u64 %SP, %rd77;
ld.param.u32 %r104, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd15, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd16, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd17, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd18, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd19, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd20, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd21, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd22, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
add.u64 %rd23, %SP, 28;
cvta.to.local.u64 %rd1, %rd23;
add.u64 %rd24, %SP, 56;
cvta.to.local.u64 %rd2, %rd24;
add.u64 %rd25, %SP, 84;
cvta.to.local.u64 %rd3, %rd25;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd4, %rd26;
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 6;
@%p1 bra BB30_2;

cvta.to.global.u64 %rd27, %rd21;
mul.wide.u32 %rd28, %r1, 4;
add.s64 %rd29, %rd27, %rd28;
ld.global.u32 %r105, [%rd29];
mov.u64 %rd30, _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd31, %rd30, %rd28;
st.shared.u32 [%rd31], %r105;
cvta.to.global.u64 %rd32, %rd18;
add.s64 %rd33, %rd32, %rd28;
ld.global.u32 %r106, [%rd33];
mov.u64 %rd34, _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd35, %rd34, %rd28;
st.shared.u32 [%rd35], %r106;
cvta.to.global.u64 %rd36, %rd19;
add.s64 %rd37, %rd36, %rd28;
ld.global.u32 %r107, [%rd37];
mov.u64 %rd38, _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad;
add.s64 %rd39, %rd38, %rd28;
st.shared.u32 [%rd39], %r107;
cvta.to.global.u64 %rd40, %rd20;
add.s64 %rd41, %rd40, %rd28;
ld.global.u32 %r108, [%rd41];
mov.u64 %rd42, _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd43, %rd42, %rd28;
st.shared.u32 [%rd43], %r108;

BB30_2:
setp.gt.u32	%p2, %r1, 7;
@%p2 bra BB30_4;

cvta.to.global.u64 %rd44, %rd16;
cvta.to.global.u64 %rd45, %rd17;
mul.wide.u32 %rd46, %r1, 4;
add.s64 %rd47, %rd45, %rd46;
ld.global.u32 %r109, [%rd47];
mov.u64 %rd48, _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd49, %rd48, %rd46;
st.shared.u32 [%rd49], %r109;
add.s64 %rd50, %rd44, %rd46;
ld.global.u32 %r110, [%rd50];
mov.u64 %rd51, _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape;
add.s64 %rd52, %rd51, %rd46;
st.shared.u32 [%rd52], %r110;

BB30_4:
bar.sync 0;
mov.u32 %r111, %ntid.x;
mov.u32 %r112, %ctaid.x;
mad.lo.s32 %r192, %r111, %r112, %r1;
setp.ge.s32	%p3, %r192, %r104;
@%p3 bra BB30_32;

ld.shared.u32 %r3, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+28];
ld.shared.u32 %r4, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+24];
ld.shared.u32 %r5, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+24];
ld.shared.u32 %r6, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+20];
ld.shared.u32 %r7, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+20];
ld.shared.u32 %r8, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+16];
ld.shared.u32 %r9, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+16];
ld.shared.u32 %r10, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+12];
ld.shared.u32 %r11, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+12];
ld.shared.u32 %r12, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+8];
ld.shared.u32 %r13, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+8];
ld.shared.u32 %r14, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+4];
ld.shared.u32 %r15, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+4];
ld.shared.u32 %r16, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad];
ld.shared.u32 %r17, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+24];
ld.shared.u32 %r18, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+24];
add.s64 %rd5, %rd2, 24;
ld.shared.u32 %r19, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+20];
ld.shared.u32 %r20, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+20];
ld.shared.u32 %r113, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+20];
ld.shared.u32 %r21, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+24];
mul.lo.s32 %r22, %r113, %r21;
ld.shared.u32 %r23, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+16];
ld.shared.u32 %r24, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+16];
ld.shared.u32 %r114, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+16];
mul.lo.s32 %r25, %r114, %r22;
ld.shared.u32 %r26, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+12];
ld.shared.u32 %r27, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+12];
ld.shared.u32 %r115, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r28, %r115, %r25;
ld.shared.u32 %r29, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+8];
ld.shared.u32 %r30, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+8];
ld.shared.u32 %r116, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r31, %r116, %r28;
ld.shared.u32 %r32, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+4];
ld.shared.u32 %r33, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+4];
ld.shared.u32 %r117, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r34, %r117, %r31;
ld.shared.u32 %r35, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride];
ld.shared.u32 %r36, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation];
ld.shared.u32 %r118, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape];
mul.lo.s32 %r37, %r118, %r34;
ld.shared.u32 %r38, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+4];
ld.shared.u32 %r39, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+8];
ld.shared.u32 %r40, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+12];
ld.shared.u32 %r41, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+16];
ld.shared.u32 %r42, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+20];
ld.shared.u32 %r43, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+24];
ld.shared.u32 %r44, [_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+28];
cvta.to.global.u64 %rd53, %rd15;

BB30_6:
rem.s32 %r120, %r192, %r3;
add.s32 %r46, %r4, %r120;
st.local.u32 [%rd1+24], %r46;
div.s32 %r121, %r192, %r3;
rem.s32 %r122, %r121, %r5;
add.s32 %r47, %r6, %r122;
st.local.u32 [%rd1+20], %r47;
div.s32 %r123, %r121, %r5;
rem.s32 %r124, %r123, %r7;
add.s32 %r48, %r8, %r124;
st.local.u32 [%rd1+16], %r48;
div.s32 %r125, %r123, %r7;
rem.s32 %r126, %r125, %r9;
add.s32 %r49, %r10, %r126;
st.local.u32 [%rd1+12], %r49;
div.s32 %r127, %r125, %r9;
rem.s32 %r128, %r127, %r11;
add.s32 %r50, %r12, %r128;
st.local.u32 [%rd1+8], %r50;
div.s32 %r129, %r127, %r11;
rem.s32 %r130, %r129, %r13;
add.s32 %r51, %r14, %r130;
st.local.u32 [%rd1+4], %r51;
div.s32 %r131, %r129, %r13;
rem.s32 %r132, %r131, %r15;
add.s32 %r52, %r16, %r132;
st.local.u32 [%rd1], %r52;
div.s32 %r53, %r131, %r15;
mov.u32 %r193, 0;

BB30_7:
setp.lt.s32	%p4, %r193, 7;
@%p4 bra BB30_26;
bra.uni BB30_8;

BB30_26:
cvt.s64.s32	%rd13, %r193;
mul.wide.s32 %rd59, %r193, 4;
mov.u64 %rd60, _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd61, %rd60, %rd59;
mov.u64 %rd62, _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd63, %rd62, %rd59;
ld.shared.u32 %r172, [%rd63];
add.s32 %r173, %r172, -1;
ld.shared.u32 %r174, [%rd61];
mad.lo.s32 %r95, %r173, %r174, 1;
add.s64 %rd64, %rd1, %rd59;
ld.local.u32 %r96, [%rd64];
setp.lt.s32	%p19, %r96, %r95;
mov.u64 %rd65, _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd14, %rd65, %rd59;
@%p19 bra BB30_28;
bra.uni BB30_27;

BB30_28:
ld.shared.u32 %r195, [%rd14];
mov.u32 %r196, 0;
bra.uni BB30_29;

BB30_27:
sub.s32 %r175, %r96, %r95;
ld.shared.u32 %r195, [%rd14];
div.s32 %r176, %r175, %r195;
add.s32 %r196, %r176, 1;

BB30_29:
shl.b64 %rd66, %rd13, 2;
add.s64 %rd67, %rd2, %rd66;
st.local.u32 [%rd67], %r196;
add.s64 %rd68, %rd3, %rd66;
st.local.u32 [%rd68], %r196;
div.s32 %r178, %r96, %r195;
add.s32 %r179, %r178, 1;
add.s32 %r193, %r193, 1;
mul.wide.s32 %rd69, %r193, 4;
mov.u64 %rd70, _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd71, %rd70, %rd69;
ld.shared.u32 %r180, [%rd71];
min.s32 %r181, %r179, %r180;
add.s64 %rd72, %rd4, %rd66;
st.local.u32 [%rd72], %r181;
setp.lt.s32	%p20, %r196, %r181;
@%p20 bra BB30_7;

cvta.to.global.u64 %rd73, %rd22;
mul.wide.s32 %rd74, %r192, 4;
add.s64 %rd75, %rd73, %rd74;
mov.u32 %r182, 0;
st.global.u32 [%rd75], %r182;
bra.uni BB30_31;

BB30_8:
mul.lo.s32 %r55, %r37, %r53;
ld.local.u32 %r133, [%rd4+24];
add.s32 %r56, %r133, -1;
ld.local.u32 %r57, [%rd3+24];
ld.local.u32 %r134, [%rd4+20];
add.s32 %r58, %r134, -1;
ld.local.u32 %r59, [%rd3+20];
ld.local.u32 %r135, [%rd4+16];
add.s32 %r60, %r135, -1;
ld.local.u32 %r61, [%rd3+16];
ld.local.u32 %r136, [%rd4+12];
add.s32 %r62, %r136, -1;
ld.local.u32 %r63, [%rd3+12];
ld.local.u32 %r137, [%rd4+8];
add.s32 %r64, %r137, -1;
ld.local.u32 %r65, [%rd3+8];
ld.local.u32 %r138, [%rd4+4];
add.s32 %r66, %r138, -1;
ld.local.u32 %r67, [%rd3+4];
ld.local.u32 %r139, [%rd4];
add.s32 %r68, %r139, -1;
mov.f32 %f6, 0f00000000;
bra.uni BB30_9;

BB30_24:
mov.u64 %rd12, %rd76;
add.s32 %r170, %r194, 1;
st.local.u32 [%rd12], %r170;

BB30_9:
rem.s32 %r186, %r192, %r3;
add.s32 %r185, %r4, %r186;
ld.local.u32 %r194, [%rd5];
mul.lo.s32 %r140, %r17, %r194;
sub.s32 %r70, %r185, %r140;
rem.s32 %r141, %r70, %r18;
setp.ne.s32	%p5, %r141, 0;
@%p5 bra BB30_17;

div.s32 %r189, %r192, %r3;
rem.s32 %r188, %r189, %r5;
add.s32 %r187, %r6, %r188;
ld.local.u32 %r71, [%rd5+-4];
mul.lo.s32 %r142, %r19, %r71;
sub.s32 %r72, %r187, %r142;
rem.s32 %r143, %r72, %r20;
setp.ne.s32	%p6, %r143, 0;
@%p6 bra BB30_17;

div.s32 %r144, %r70, %r18;
div.s32 %r145, %r72, %r20;
mad.lo.s32 %r73, %r145, %r21, %r144;
ld.local.u32 %r74, [%rd5+-8];
mul.lo.s32 %r146, %r23, %r74;
sub.s32 %r75, %r48, %r146;
rem.s32 %r147, %r75, %r24;
setp.ne.s32	%p7, %r147, 0;
@%p7 bra BB30_17;

mul.lo.s32 %r191, %r113, %r21;
div.s32 %r148, %r75, %r24;
mad.lo.s32 %r76, %r148, %r191, %r73;
ld.local.u32 %r77, [%rd5+-12];
mul.lo.s32 %r149, %r26, %r77;
sub.s32 %r78, %r49, %r149;
rem.s32 %r150, %r78, %r27;
setp.ne.s32	%p8, %r150, 0;
@%p8 bra BB30_17;

div.s32 %r151, %r78, %r27;
mad.lo.s32 %r79, %r151, %r25, %r76;
ld.local.u32 %r80, [%rd5+-16];
mul.lo.s32 %r152, %r29, %r80;
sub.s32 %r81, %r50, %r152;
rem.s32 %r153, %r81, %r30;
setp.ne.s32	%p9, %r153, 0;
@%p9 bra BB30_17;

div.s32 %r154, %r81, %r30;
mad.lo.s32 %r82, %r154, %r28, %r79;
ld.local.u32 %r83, [%rd5+-20];
mul.lo.s32 %r155, %r32, %r83;
sub.s32 %r84, %r51, %r155;
rem.s32 %r156, %r84, %r33;
setp.ne.s32	%p10, %r156, 0;
@%p10 bra BB30_17;

div.s32 %r157, %r84, %r33;
mad.lo.s32 %r85, %r157, %r31, %r82;
ld.local.u32 %r86, [%rd2];
mul.lo.s32 %r158, %r35, %r86;
sub.s32 %r87, %r52, %r158;
rem.s32 %r159, %r87, %r36;
setp.ne.s32	%p11, %r159, 0;
@%p11 bra BB30_17;

div.s32 %r160, %r87, %r36;
mad.lo.s32 %r161, %r160, %r34, %r85;
add.s32 %r162, %r55, %r161;
mad.lo.s32 %r163, %r38, %r162, %r86;
mad.lo.s32 %r164, %r39, %r163, %r83;
mad.lo.s32 %r165, %r40, %r164, %r80;
mad.lo.s32 %r166, %r41, %r165, %r77;
mad.lo.s32 %r167, %r42, %r166, %r74;
mad.lo.s32 %r168, %r43, %r167, %r71;
mad.lo.s32 %r169, %r44, %r168, %r194;
mul.wide.s32 %rd54, %r169, 4;
add.s64 %rd55, %rd53, %rd54;
ld.global.f32 %f5, [%rd55];
add.f32 %f6, %f6, %f5;

BB30_17:
setp.ne.s32	%p12, %r194, %r56;
mov.u64 %rd76, %rd5;
@%p12 bra BB30_24;

st.local.u32 [%rd5], %r57;
add.s64 %rd6, %rd5, -4;
ld.local.u32 %r194, [%rd5+-4];
setp.ne.s32	%p13, %r194, %r58;
mov.u64 %rd76, %rd6;
@%p13 bra BB30_24;

st.local.u32 [%rd5+-4], %r59;
add.s64 %rd7, %rd5, -8;
ld.local.u32 %r194, [%rd5+-8];
setp.ne.s32	%p14, %r194, %r60;
mov.u64 %rd76, %rd7;
@%p14 bra BB30_24;

st.local.u32 [%rd5+-8], %r61;
add.s64 %rd8, %rd5, -12;
ld.local.u32 %r194, [%rd5+-12];
setp.ne.s32	%p15, %r194, %r62;
mov.u64 %rd76, %rd8;
@%p15 bra BB30_24;

st.local.u32 [%rd5+-12], %r63;
add.s64 %rd9, %rd5, -16;
ld.local.u32 %r194, [%rd5+-16];
setp.ne.s32	%p16, %r194, %r64;
mov.u64 %rd76, %rd9;
@%p16 bra BB30_24;

st.local.u32 [%rd5+-16], %r65;
add.s64 %rd10, %rd5, -20;
ld.local.u32 %r194, [%rd5+-20];
setp.ne.s32	%p17, %r194, %r66;
mov.u64 %rd76, %rd10;
@%p17 bra BB30_24;

mov.u64 %rd11, %rd2;
st.local.u32 [%rd5+-20], %r67;
ld.local.u32 %r194, [%rd2];
setp.eq.s32	%p18, %r194, %r68;
mov.u64 %rd76, %rd11;
@%p18 bra BB30_25;
bra.uni BB30_24;

BB30_25:
ld.local.u32 %r171, [%rd3];
st.local.u32 [%rd2], %r171;
cvta.to.global.u64 %rd56, %rd22;
mul.wide.s32 %rd57, %r192, 4;
add.s64 %rd58, %rd56, %rd57;
st.global.f32 [%rd58], %f6;

BB30_31:
mov.u32 %r190, %ntid.x;
mov.u32 %r183, %nctaid.x;
mad.lo.s32 %r192, %r183, %r190, %r192;
setp.lt.s32	%p21, %r192, %r104;
@%p21 bra BB30_6;

BB30_32:
ret;
}


.visible .entry _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot31[128];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<24>;
.reg .f32 %f<7>;
.reg .b32 %r<218>;
.reg .b64 %rd<79>;

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation[32];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape[32];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad[32];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride[32];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape[36];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape[36];

mov.u64 %rd78, __local_depot31;
cvta.local.u64 %SP, %rd78;
ld.param.u32 %r117, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd16, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd17, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd18, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd19, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd20, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd21, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd22, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd23, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
add.u64 %rd24, %SP, 32;
cvta.to.local.u64 %rd1, %rd24;
add.u64 %rd25, %SP, 64;
cvta.to.local.u64 %rd2, %rd25;
add.u64 %rd26, %SP, 96;
cvta.to.local.u64 %rd3, %rd26;
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd4, %rd27;
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 7;
@%p1 bra BB31_2;

cvta.to.global.u64 %rd28, %rd22;
mul.wide.u32 %rd29, %r1, 4;
add.s64 %rd30, %rd28, %rd29;
ld.global.u32 %r118, [%rd30];
mov.u64 %rd31, _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd32, %rd31, %rd29;
st.shared.u32 [%rd32], %r118;
cvta.to.global.u64 %rd33, %rd19;
add.s64 %rd34, %rd33, %rd29;
ld.global.u32 %r119, [%rd34];
mov.u64 %rd35, _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd36, %rd35, %rd29;
st.shared.u32 [%rd36], %r119;
cvta.to.global.u64 %rd37, %rd20;
add.s64 %rd38, %rd37, %rd29;
ld.global.u32 %r120, [%rd38];
mov.u64 %rd39, _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad;
add.s64 %rd40, %rd39, %rd29;
st.shared.u32 [%rd40], %r120;
cvta.to.global.u64 %rd41, %rd21;
add.s64 %rd42, %rd41, %rd29;
ld.global.u32 %r121, [%rd42];
mov.u64 %rd43, _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd44, %rd43, %rd29;
st.shared.u32 [%rd44], %r121;

BB31_2:
setp.gt.u32	%p2, %r1, 8;
@%p2 bra BB31_4;

cvta.to.global.u64 %rd45, %rd17;
cvta.to.global.u64 %rd46, %rd18;
mul.wide.u32 %rd47, %r1, 4;
add.s64 %rd48, %rd46, %rd47;
ld.global.u32 %r122, [%rd48];
mov.u64 %rd49, _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd50, %rd49, %rd47;
st.shared.u32 [%rd50], %r122;
add.s64 %rd51, %rd45, %rd47;
ld.global.u32 %r123, [%rd51];
mov.u64 %rd52, _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape;
add.s64 %rd53, %rd52, %rd47;
st.shared.u32 [%rd53], %r123;

BB31_4:
bar.sync 0;
mov.u32 %r124, %ntid.x;
mov.u32 %r125, %ctaid.x;
mad.lo.s32 %r213, %r124, %r125, %r1;
setp.ge.s32	%p3, %r213, %r117;
@%p3 bra BB31_34;

ld.shared.u32 %r3, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+32];
ld.shared.u32 %r4, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+28];
ld.shared.u32 %r5, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+28];
ld.shared.u32 %r6, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+24];
ld.shared.u32 %r7, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+24];
ld.shared.u32 %r8, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+20];
ld.shared.u32 %r9, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+20];
ld.shared.u32 %r10, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+16];
ld.shared.u32 %r11, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+16];
ld.shared.u32 %r12, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+12];
ld.shared.u32 %r13, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+12];
ld.shared.u32 %r14, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+8];
ld.shared.u32 %r15, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+8];
ld.shared.u32 %r16, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+4];
ld.shared.u32 %r17, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+4];
ld.shared.u32 %r18, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad];
ld.shared.u32 %r19, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+28];
ld.shared.u32 %r20, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+28];
add.s64 %rd5, %rd2, 28;
ld.shared.u32 %r21, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+24];
ld.shared.u32 %r22, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+24];
ld.shared.u32 %r126, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+24];
ld.shared.u32 %r23, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+28];
mul.lo.s32 %r24, %r126, %r23;
ld.shared.u32 %r25, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+20];
ld.shared.u32 %r26, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+20];
ld.shared.u32 %r127, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+20];
mul.lo.s32 %r27, %r127, %r24;
ld.shared.u32 %r28, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+16];
ld.shared.u32 %r29, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+16];
ld.shared.u32 %r128, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+16];
mul.lo.s32 %r30, %r128, %r27;
ld.shared.u32 %r31, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+12];
ld.shared.u32 %r32, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+12];
ld.shared.u32 %r129, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r33, %r129, %r30;
ld.shared.u32 %r34, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+8];
ld.shared.u32 %r35, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+8];
ld.shared.u32 %r130, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r36, %r130, %r33;
ld.shared.u32 %r37, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+4];
ld.shared.u32 %r38, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+4];
ld.shared.u32 %r131, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r39, %r131, %r36;
ld.shared.u32 %r40, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride];
ld.shared.u32 %r41, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation];
ld.shared.u32 %r132, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape];
mul.lo.s32 %r42, %r132, %r39;
ld.shared.u32 %r43, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+4];
ld.shared.u32 %r44, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+8];
ld.shared.u32 %r45, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+12];
ld.shared.u32 %r46, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+16];
ld.shared.u32 %r47, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+20];
ld.shared.u32 %r48, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+24];
ld.shared.u32 %r49, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+28];
ld.shared.u32 %r50, [_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+32];
cvta.to.global.u64 %rd54, %rd16;

BB31_6:
rem.s32 %r134, %r213, %r3;
add.s32 %r52, %r4, %r134;
st.local.u32 [%rd1+28], %r52;
div.s32 %r135, %r213, %r3;
rem.s32 %r136, %r135, %r5;
add.s32 %r53, %r6, %r136;
st.local.u32 [%rd1+24], %r53;
div.s32 %r137, %r135, %r5;
rem.s32 %r138, %r137, %r7;
add.s32 %r54, %r8, %r138;
st.local.u32 [%rd1+20], %r54;
div.s32 %r139, %r137, %r7;
rem.s32 %r140, %r139, %r9;
add.s32 %r55, %r10, %r140;
st.local.u32 [%rd1+16], %r55;
div.s32 %r141, %r139, %r9;
rem.s32 %r142, %r141, %r11;
add.s32 %r56, %r12, %r142;
st.local.u32 [%rd1+12], %r56;
div.s32 %r143, %r141, %r11;
rem.s32 %r144, %r143, %r13;
add.s32 %r57, %r14, %r144;
st.local.u32 [%rd1+8], %r57;
div.s32 %r145, %r143, %r13;
rem.s32 %r146, %r145, %r15;
add.s32 %r58, %r16, %r146;
st.local.u32 [%rd1+4], %r58;
div.s32 %r147, %r145, %r15;
rem.s32 %r148, %r147, %r17;
add.s32 %r59, %r18, %r148;
st.local.u32 [%rd1], %r59;
div.s32 %r60, %r147, %r17;
mov.u32 %r214, 0;

BB31_7:
setp.lt.s32	%p4, %r214, 8;
@%p4 bra BB31_28;
bra.uni BB31_8;

BB31_28:
cvt.s64.s32	%rd14, %r214;
mul.wide.s32 %rd60, %r214, 4;
mov.u64 %rd61, _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd62, %rd61, %rd60;
mov.u64 %rd63, _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd64, %rd63, %rd60;
ld.shared.u32 %r193, [%rd64];
add.s32 %r194, %r193, -1;
ld.shared.u32 %r195, [%rd62];
mad.lo.s32 %r108, %r194, %r195, 1;
add.s64 %rd65, %rd1, %rd60;
ld.local.u32 %r109, [%rd65];
setp.lt.s32	%p21, %r109, %r108;
mov.u64 %rd66, _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd15, %rd66, %rd60;
@%p21 bra BB31_30;
bra.uni BB31_29;

BB31_30:
ld.shared.u32 %r216, [%rd15];
mov.u32 %r217, 0;
bra.uni BB31_31;

BB31_29:
sub.s32 %r196, %r109, %r108;
ld.shared.u32 %r216, [%rd15];
div.s32 %r197, %r196, %r216;
add.s32 %r217, %r197, 1;

BB31_31:
shl.b64 %rd67, %rd14, 2;
add.s64 %rd68, %rd2, %rd67;
st.local.u32 [%rd68], %r217;
add.s64 %rd69, %rd3, %rd67;
st.local.u32 [%rd69], %r217;
div.s32 %r199, %r109, %r216;
add.s32 %r200, %r199, 1;
add.s32 %r214, %r214, 1;
mul.wide.s32 %rd70, %r214, 4;
mov.u64 %rd71, _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd72, %rd71, %rd70;
ld.shared.u32 %r201, [%rd72];
min.s32 %r202, %r200, %r201;
add.s64 %rd73, %rd4, %rd67;
st.local.u32 [%rd73], %r202;
setp.lt.s32	%p22, %r217, %r202;
@%p22 bra BB31_7;

cvta.to.global.u64 %rd74, %rd23;
mul.wide.s32 %rd75, %r213, 4;
add.s64 %rd76, %rd74, %rd75;
mov.u32 %r203, 0;
st.global.u32 [%rd76], %r203;
bra.uni BB31_33;

BB31_8:
mul.lo.s32 %r62, %r42, %r60;
ld.local.u32 %r149, [%rd4+28];
add.s32 %r63, %r149, -1;
ld.local.u32 %r64, [%rd3+28];
ld.local.u32 %r150, [%rd4+24];
add.s32 %r65, %r150, -1;
ld.local.u32 %r66, [%rd3+24];
ld.local.u32 %r151, [%rd4+20];
add.s32 %r67, %r151, -1;
ld.local.u32 %r68, [%rd3+20];
ld.local.u32 %r152, [%rd4+16];
add.s32 %r69, %r152, -1;
ld.local.u32 %r70, [%rd3+16];
ld.local.u32 %r153, [%rd4+12];
add.s32 %r71, %r153, -1;
ld.local.u32 %r72, [%rd3+12];
ld.local.u32 %r154, [%rd4+8];
add.s32 %r73, %r154, -1;
ld.local.u32 %r74, [%rd3+8];
ld.local.u32 %r155, [%rd4+4];
add.s32 %r75, %r155, -1;
ld.local.u32 %r76, [%rd3+4];
ld.local.u32 %r156, [%rd4];
add.s32 %r77, %r156, -1;
mov.f32 %f6, 0f00000000;
bra.uni BB31_9;

BB31_26:
mov.u64 %rd13, %rd77;
add.s32 %r191, %r215, 1;
st.local.u32 [%rd13], %r191;

BB31_9:
rem.s32 %r207, %r213, %r3;
add.s32 %r206, %r4, %r207;
ld.local.u32 %r215, [%rd5];
mul.lo.s32 %r157, %r19, %r215;
sub.s32 %r79, %r206, %r157;
rem.s32 %r158, %r79, %r20;
setp.ne.s32	%p5, %r158, 0;
@%p5 bra BB31_18;

div.s32 %r210, %r213, %r3;
rem.s32 %r209, %r210, %r5;
add.s32 %r208, %r6, %r209;
ld.local.u32 %r80, [%rd5+-4];
mul.lo.s32 %r159, %r21, %r80;
sub.s32 %r81, %r208, %r159;
rem.s32 %r160, %r81, %r22;
setp.ne.s32	%p6, %r160, 0;
@%p6 bra BB31_18;

div.s32 %r161, %r79, %r20;
div.s32 %r162, %r81, %r22;
mad.lo.s32 %r82, %r162, %r23, %r161;
ld.local.u32 %r83, [%rd5+-8];
mul.lo.s32 %r163, %r25, %r83;
sub.s32 %r84, %r54, %r163;
rem.s32 %r164, %r84, %r26;
setp.ne.s32	%p7, %r164, 0;
@%p7 bra BB31_18;

mul.lo.s32 %r212, %r126, %r23;
div.s32 %r165, %r84, %r26;
mad.lo.s32 %r85, %r165, %r212, %r82;
ld.local.u32 %r86, [%rd5+-12];
mul.lo.s32 %r166, %r28, %r86;
sub.s32 %r87, %r55, %r166;
rem.s32 %r167, %r87, %r29;
setp.ne.s32	%p8, %r167, 0;
@%p8 bra BB31_18;

div.s32 %r168, %r87, %r29;
mad.lo.s32 %r88, %r168, %r27, %r85;
ld.local.u32 %r89, [%rd5+-16];
mul.lo.s32 %r169, %r31, %r89;
sub.s32 %r90, %r56, %r169;
rem.s32 %r170, %r90, %r32;
setp.ne.s32	%p9, %r170, 0;
@%p9 bra BB31_18;

div.s32 %r171, %r90, %r32;
mad.lo.s32 %r91, %r171, %r30, %r88;
ld.local.u32 %r92, [%rd5+-20];
mul.lo.s32 %r172, %r34, %r92;
sub.s32 %r93, %r57, %r172;
rem.s32 %r173, %r93, %r35;
setp.ne.s32	%p10, %r173, 0;
@%p10 bra BB31_18;

div.s32 %r174, %r93, %r35;
mad.lo.s32 %r94, %r174, %r33, %r91;
ld.local.u32 %r95, [%rd5+-24];
mul.lo.s32 %r175, %r37, %r95;
sub.s32 %r96, %r58, %r175;
rem.s32 %r176, %r96, %r38;
setp.ne.s32	%p11, %r176, 0;
@%p11 bra BB31_18;

div.s32 %r177, %r96, %r38;
mad.lo.s32 %r97, %r177, %r36, %r94;
ld.local.u32 %r98, [%rd2];
mul.lo.s32 %r178, %r40, %r98;
sub.s32 %r99, %r59, %r178;
rem.s32 %r179, %r99, %r41;
setp.ne.s32	%p12, %r179, 0;
@%p12 bra BB31_18;

div.s32 %r180, %r99, %r41;
mad.lo.s32 %r181, %r180, %r39, %r97;
add.s32 %r182, %r62, %r181;
mad.lo.s32 %r183, %r43, %r182, %r98;
mad.lo.s32 %r184, %r44, %r183, %r95;
mad.lo.s32 %r185, %r45, %r184, %r92;
mad.lo.s32 %r186, %r46, %r185, %r89;
mad.lo.s32 %r187, %r47, %r186, %r86;
mad.lo.s32 %r188, %r48, %r187, %r83;
mad.lo.s32 %r189, %r49, %r188, %r80;
mad.lo.s32 %r190, %r50, %r189, %r215;
mul.wide.s32 %rd55, %r190, 4;
add.s64 %rd56, %rd54, %rd55;
ld.global.f32 %f5, [%rd56];
add.f32 %f6, %f6, %f5;

BB31_18:
setp.ne.s32	%p13, %r215, %r63;
mov.u64 %rd77, %rd5;
@%p13 bra BB31_26;

st.local.u32 [%rd5], %r64;
add.s64 %rd6, %rd5, -4;
ld.local.u32 %r215, [%rd5+-4];
setp.ne.s32	%p14, %r215, %r65;
mov.u64 %rd77, %rd6;
@%p14 bra BB31_26;

st.local.u32 [%rd5+-4], %r66;
add.s64 %rd7, %rd5, -8;
ld.local.u32 %r215, [%rd5+-8];
setp.ne.s32	%p15, %r215, %r67;
mov.u64 %rd77, %rd7;
@%p15 bra BB31_26;

st.local.u32 [%rd5+-8], %r68;
add.s64 %rd8, %rd5, -12;
ld.local.u32 %r215, [%rd5+-12];
setp.ne.s32	%p16, %r215, %r69;
mov.u64 %rd77, %rd8;
@%p16 bra BB31_26;

st.local.u32 [%rd5+-12], %r70;
add.s64 %rd9, %rd5, -16;
ld.local.u32 %r215, [%rd5+-16];
setp.ne.s32	%p17, %r215, %r71;
mov.u64 %rd77, %rd9;
@%p17 bra BB31_26;

st.local.u32 [%rd5+-16], %r72;
add.s64 %rd10, %rd5, -20;
ld.local.u32 %r215, [%rd5+-20];
setp.ne.s32	%p18, %r215, %r73;
mov.u64 %rd77, %rd10;
@%p18 bra BB31_26;

st.local.u32 [%rd5+-20], %r74;
add.s64 %rd11, %rd5, -24;
ld.local.u32 %r215, [%rd5+-24];
setp.ne.s32	%p19, %r215, %r75;
mov.u64 %rd77, %rd11;
@%p19 bra BB31_26;

mov.u64 %rd12, %rd2;
st.local.u32 [%rd5+-24], %r76;
ld.local.u32 %r215, [%rd2];
setp.eq.s32	%p20, %r215, %r77;
mov.u64 %rd77, %rd12;
@%p20 bra BB31_27;
bra.uni BB31_26;

BB31_27:
ld.local.u32 %r192, [%rd3];
st.local.u32 [%rd2], %r192;
cvta.to.global.u64 %rd57, %rd23;
mul.wide.s32 %rd58, %r213, 4;
add.s64 %rd59, %rd57, %rd58;
st.global.f32 [%rd59], %f6;

BB31_33:
mov.u32 %r211, %ntid.x;
mov.u32 %r204, %nctaid.x;
mad.lo.s32 %r213, %r204, %r211, %r213;
setp.lt.s32	%p23, %r213, %r117;
@%p23 bra BB31_6;

BB31_34:
ret;
}


.visible .entry _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot32[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<26>;
.reg .f32 %f<7>;
.reg .b32 %r<289>;
.reg .b64 %rd<80>;

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation[36];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape[36];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad[36];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride[36];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape[40];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape[40];

mov.u64 %rd79, __local_depot32;
cvta.local.u64 %SP, %rd79;
ld.param.u32 %r130, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd17, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd18, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd19, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd20, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd21, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd22, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd23, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd24, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
add.u64 %rd25, %SP, 36;
cvta.to.local.u64 %rd1, %rd25;
add.u64 %rd26, %SP, 72;
cvta.to.local.u64 %rd2, %rd26;
add.u64 %rd27, %SP, 108;
cvta.to.local.u64 %rd3, %rd27;
add.u64 %rd28, %SP, 0;
cvta.to.local.u64 %rd4, %rd28;
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 8;
@%p1 bra BB32_2;

cvta.to.global.u64 %rd29, %rd23;
mul.wide.u32 %rd30, %r1, 4;
add.s64 %rd31, %rd29, %rd30;
ld.global.u32 %r131, [%rd31];
mov.u64 %rd32, _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd33, %rd32, %rd30;
st.shared.u32 [%rd33], %r131;
cvta.to.global.u64 %rd34, %rd20;
add.s64 %rd35, %rd34, %rd30;
ld.global.u32 %r132, [%rd35];
mov.u64 %rd36, _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd37, %rd36, %rd30;
st.shared.u32 [%rd37], %r132;
cvta.to.global.u64 %rd38, %rd21;
add.s64 %rd39, %rd38, %rd30;
ld.global.u32 %r133, [%rd39];
mov.u64 %rd40, _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad;
add.s64 %rd41, %rd40, %rd30;
st.shared.u32 [%rd41], %r133;
cvta.to.global.u64 %rd42, %rd22;
add.s64 %rd43, %rd42, %rd30;
ld.global.u32 %r134, [%rd43];
mov.u64 %rd44, _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd45, %rd44, %rd30;
st.shared.u32 [%rd45], %r134;

BB32_2:
setp.gt.u32	%p2, %r1, 9;
@%p2 bra BB32_4;

cvta.to.global.u64 %rd46, %rd18;
cvta.to.global.u64 %rd47, %rd19;
mul.wide.u32 %rd48, %r1, 4;
add.s64 %rd49, %rd47, %rd48;
ld.global.u32 %r135, [%rd49];
mov.u64 %rd50, _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd51, %rd50, %rd48;
st.shared.u32 [%rd51], %r135;
add.s64 %rd52, %rd46, %rd48;
ld.global.u32 %r136, [%rd52];
mov.u64 %rd53, _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape;
add.s64 %rd54, %rd53, %rd48;
st.shared.u32 [%rd54], %r136;

BB32_4:
bar.sync 0;
mov.u32 %r137, %ntid.x;
mov.u32 %r138, %ctaid.x;
mad.lo.s32 %r284, %r137, %r138, %r1;
setp.ge.s32	%p3, %r284, %r130;
@%p3 bra BB32_36;

ld.shared.u32 %r3, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+36];
ld.shared.u32 %r4, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+32];
ld.shared.u32 %r5, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+32];
ld.shared.u32 %r6, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+28];
ld.shared.u32 %r7, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+28];
ld.shared.u32 %r8, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+24];
ld.shared.u32 %r9, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+24];
ld.shared.u32 %r10, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+20];
ld.shared.u32 %r11, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+20];
ld.shared.u32 %r12, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+16];
ld.shared.u32 %r13, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+16];
ld.shared.u32 %r14, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+12];
ld.shared.u32 %r15, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+12];
ld.shared.u32 %r16, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+8];
ld.shared.u32 %r17, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+8];
ld.shared.u32 %r18, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+4];
ld.shared.u32 %r19, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+4];
ld.shared.u32 %r20, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad];
ld.shared.u32 %r21, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+32];
ld.shared.u32 %r22, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+32];
add.s64 %rd5, %rd2, 32;
ld.shared.u32 %r23, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+28];
ld.shared.u32 %r24, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+28];
ld.shared.u32 %r139, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+28];
ld.shared.u32 %r25, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+32];
mul.lo.s32 %r26, %r139, %r25;
ld.shared.u32 %r27, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+24];
ld.shared.u32 %r28, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+24];
ld.shared.u32 %r140, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+24];
mul.lo.s32 %r29, %r140, %r26;
ld.shared.u32 %r30, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+20];
ld.shared.u32 %r31, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+20];
ld.shared.u32 %r141, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+20];
mul.lo.s32 %r32, %r141, %r29;
ld.shared.u32 %r33, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+16];
ld.shared.u32 %r34, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+16];
ld.shared.u32 %r142, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+16];
mul.lo.s32 %r35, %r142, %r32;
ld.shared.u32 %r36, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+12];
ld.shared.u32 %r37, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+12];
ld.shared.u32 %r143, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r38, %r143, %r35;
ld.shared.u32 %r39, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+8];
ld.shared.u32 %r40, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+8];
ld.shared.u32 %r144, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r41, %r144, %r38;
ld.shared.u32 %r42, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+4];
ld.shared.u32 %r43, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+4];
ld.shared.u32 %r145, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r44, %r145, %r41;
ld.shared.u32 %r45, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride];
ld.shared.u32 %r46, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation];
ld.shared.u32 %r146, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape];
mul.lo.s32 %r47, %r146, %r44;
ld.shared.u32 %r48, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+4];
ld.shared.u32 %r49, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+8];
ld.shared.u32 %r50, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+12];
ld.shared.u32 %r51, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+16];
ld.shared.u32 %r52, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+20];
ld.shared.u32 %r53, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+24];
ld.shared.u32 %r54, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+28];
ld.shared.u32 %r55, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+32];
ld.shared.u32 %r56, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+36];
cvta.to.global.u64 %rd55, %rd17;

BB32_6:
rem.s32 %r148, %r284, %r3;
add.s32 %r58, %r4, %r148;
st.local.u32 [%rd1+32], %r58;
div.s32 %r149, %r284, %r3;
rem.s32 %r150, %r149, %r5;
add.s32 %r59, %r6, %r150;
st.local.u32 [%rd1+28], %r59;
div.s32 %r151, %r149, %r5;
rem.s32 %r152, %r151, %r7;
add.s32 %r60, %r8, %r152;
st.local.u32 [%rd1+24], %r60;
div.s32 %r153, %r151, %r7;
rem.s32 %r154, %r153, %r9;
add.s32 %r61, %r10, %r154;
st.local.u32 [%rd1+20], %r61;
div.s32 %r155, %r153, %r9;
rem.s32 %r156, %r155, %r11;
add.s32 %r62, %r12, %r156;
st.local.u32 [%rd1+16], %r62;
div.s32 %r157, %r155, %r11;
rem.s32 %r158, %r157, %r13;
add.s32 %r63, %r14, %r158;
st.local.u32 [%rd1+12], %r63;
div.s32 %r159, %r157, %r13;
rem.s32 %r160, %r159, %r15;
add.s32 %r64, %r16, %r160;
st.local.u32 [%rd1+8], %r64;
div.s32 %r161, %r159, %r15;
rem.s32 %r162, %r161, %r17;
add.s32 %r65, %r18, %r162;
st.local.u32 [%rd1+4], %r65;
div.s32 %r163, %r161, %r17;
rem.s32 %r164, %r163, %r19;
add.s32 %r66, %r20, %r164;
st.local.u32 [%rd1], %r66;
div.s32 %r67, %r163, %r19;
mov.u32 %r285, 0;

BB32_7:
setp.lt.s32	%p4, %r285, 9;
@%p4 bra BB32_30;
bra.uni BB32_8;

BB32_30:
cvt.s64.s32	%rd15, %r285;
mul.wide.s32 %rd61, %r285, 4;
mov.u64 %rd62, _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd63, %rd62, %rd61;
mov.u64 %rd64, _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd65, %rd64, %rd61;
ld.shared.u32 %r214, [%rd65];
add.s32 %r215, %r214, -1;
ld.shared.u32 %r216, [%rd63];
mad.lo.s32 %r121, %r215, %r216, 1;
add.s64 %rd66, %rd1, %rd61;
ld.local.u32 %r122, [%rd66];
setp.lt.s32	%p23, %r122, %r121;
mov.u64 %rd67, _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd16, %rd67, %rd61;
@%p23 bra BB32_32;
bra.uni BB32_31;

BB32_32:
ld.shared.u32 %r287, [%rd16];
mov.u32 %r288, 0;
bra.uni BB32_33;

BB32_31:
sub.s32 %r217, %r122, %r121;
ld.shared.u32 %r287, [%rd16];
div.s32 %r218, %r217, %r287;
add.s32 %r288, %r218, 1;

BB32_33:
shl.b64 %rd68, %rd15, 2;
add.s64 %rd69, %rd2, %rd68;
st.local.u32 [%rd69], %r288;
add.s64 %rd70, %rd3, %rd68;
st.local.u32 [%rd70], %r288;
div.s32 %r220, %r122, %r287;
add.s32 %r221, %r220, 1;
add.s32 %r285, %r285, 1;
mul.wide.s32 %rd71, %r285, 4;
mov.u64 %rd72, _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd73, %rd72, %rd71;
ld.shared.u32 %r222, [%rd73];
min.s32 %r223, %r221, %r222;
add.s64 %rd74, %rd4, %rd68;
st.local.u32 [%rd74], %r223;
setp.lt.s32	%p24, %r288, %r223;
@%p24 bra BB32_7;

cvta.to.global.u64 %rd75, %rd24;
mul.wide.s32 %rd76, %r284, 4;
add.s64 %rd77, %rd75, %rd76;
mov.u32 %r224, 0;
st.global.u32 [%rd77], %r224;
bra.uni BB32_35;

BB32_8:
mul.lo.s32 %r69, %r47, %r67;
ld.local.u32 %r165, [%rd4+32];
add.s32 %r70, %r165, -1;
ld.local.u32 %r71, [%rd3+32];
ld.local.u32 %r166, [%rd4+28];
add.s32 %r72, %r166, -1;
ld.local.u32 %r73, [%rd3+28];
ld.local.u32 %r167, [%rd4+24];
add.s32 %r74, %r167, -1;
ld.local.u32 %r75, [%rd3+24];
ld.local.u32 %r168, [%rd4+20];
add.s32 %r76, %r168, -1;
ld.local.u32 %r77, [%rd3+20];
ld.local.u32 %r169, [%rd4+16];
add.s32 %r78, %r169, -1;
ld.local.u32 %r79, [%rd3+16];
ld.local.u32 %r170, [%rd4+12];
add.s32 %r80, %r170, -1;
ld.local.u32 %r81, [%rd3+12];
ld.local.u32 %r171, [%rd4+8];
add.s32 %r82, %r171, -1;
ld.local.u32 %r83, [%rd3+8];
ld.local.u32 %r172, [%rd4+4];
add.s32 %r84, %r172, -1;
ld.local.u32 %r85, [%rd3+4];
ld.local.u32 %r173, [%rd4];
add.s32 %r86, %r173, -1;
mov.f32 %f6, 0f00000000;
bra.uni BB32_9;

BB32_28:
mov.u64 %rd14, %rd78;
add.s32 %r212, %r286, 1;
st.local.u32 [%rd14], %r212;

BB32_9:
rem.s32 %r228, %r284, %r3;
add.s32 %r227, %r4, %r228;
ld.local.u32 %r286, [%rd5];
mul.lo.s32 %r174, %r21, %r286;
sub.s32 %r88, %r227, %r174;
rem.s32 %r175, %r88, %r22;
setp.ne.s32	%p5, %r175, 0;
@%p5 bra BB32_19;

div.s32 %r231, %r284, %r3;
rem.s32 %r230, %r231, %r5;
add.s32 %r229, %r6, %r230;
ld.local.u32 %r89, [%rd5+-4];
mul.lo.s32 %r176, %r23, %r89;
sub.s32 %r90, %r229, %r176;
rem.s32 %r177, %r90, %r24;
setp.ne.s32	%p6, %r177, 0;
@%p6 bra BB32_19;

div.s32 %r235, %r284, %r3;
div.s32 %r234, %r235, %r5;
rem.s32 %r233, %r234, %r7;
add.s32 %r232, %r8, %r233;
div.s32 %r178, %r88, %r22;
div.s32 %r179, %r90, %r24;
mad.lo.s32 %r91, %r179, %r25, %r178;
ld.local.u32 %r92, [%rd5+-8];
mul.lo.s32 %r180, %r27, %r92;
sub.s32 %r93, %r232, %r180;
rem.s32 %r181, %r93, %r28;
setp.ne.s32	%p7, %r181, 0;
@%p7 bra BB32_19;

mul.lo.s32 %r282, %r139, %r25;
div.s32 %r240, %r284, %r3;
div.s32 %r239, %r240, %r5;
div.s32 %r238, %r239, %r7;
rem.s32 %r237, %r238, %r9;
add.s32 %r236, %r10, %r237;
div.s32 %r182, %r93, %r28;
mad.lo.s32 %r94, %r182, %r282, %r91;
ld.local.u32 %r95, [%rd5+-12];
mul.lo.s32 %r183, %r30, %r95;
sub.s32 %r96, %r236, %r183;
rem.s32 %r184, %r96, %r31;
setp.ne.s32	%p8, %r184, 0;
@%p8 bra BB32_19;

div.s32 %r246, %r284, %r3;
div.s32 %r245, %r246, %r5;
div.s32 %r244, %r245, %r7;
div.s32 %r243, %r244, %r9;
rem.s32 %r242, %r243, %r11;
add.s32 %r241, %r12, %r242;
div.s32 %r185, %r96, %r31;
mad.lo.s32 %r97, %r185, %r29, %r94;
ld.local.u32 %r98, [%rd5+-16];
mul.lo.s32 %r186, %r33, %r98;
sub.s32 %r99, %r241, %r186;
rem.s32 %r187, %r99, %r34;
setp.ne.s32	%p9, %r187, 0;
@%p9 bra BB32_19;

div.s32 %r253, %r284, %r3;
div.s32 %r252, %r253, %r5;
div.s32 %r251, %r252, %r7;
div.s32 %r250, %r251, %r9;
div.s32 %r249, %r250, %r11;
rem.s32 %r248, %r249, %r13;
add.s32 %r247, %r14, %r248;
div.s32 %r188, %r99, %r34;
mad.lo.s32 %r100, %r188, %r32, %r97;
ld.local.u32 %r101, [%rd5+-20];
mul.lo.s32 %r189, %r36, %r101;
sub.s32 %r102, %r247, %r189;
rem.s32 %r190, %r102, %r37;
setp.ne.s32	%p10, %r190, 0;
@%p10 bra BB32_19;

div.s32 %r261, %r284, %r3;
div.s32 %r260, %r261, %r5;
div.s32 %r259, %r260, %r7;
div.s32 %r258, %r259, %r9;
div.s32 %r257, %r258, %r11;
div.s32 %r256, %r257, %r13;
rem.s32 %r255, %r256, %r15;
add.s32 %r254, %r16, %r255;
div.s32 %r191, %r102, %r37;
mad.lo.s32 %r103, %r191, %r35, %r100;
ld.local.u32 %r104, [%rd5+-24];
mul.lo.s32 %r192, %r39, %r104;
sub.s32 %r105, %r254, %r192;
rem.s32 %r193, %r105, %r40;
setp.ne.s32	%p11, %r193, 0;
@%p11 bra BB32_19;

div.s32 %r270, %r284, %r3;
div.s32 %r269, %r270, %r5;
div.s32 %r268, %r269, %r7;
div.s32 %r267, %r268, %r9;
div.s32 %r266, %r267, %r11;
div.s32 %r265, %r266, %r13;
div.s32 %r264, %r265, %r15;
rem.s32 %r263, %r264, %r17;
add.s32 %r262, %r18, %r263;
div.s32 %r194, %r105, %r40;
mad.lo.s32 %r106, %r194, %r38, %r103;
ld.local.u32 %r107, [%rd5+-28];
mul.lo.s32 %r195, %r42, %r107;
sub.s32 %r108, %r262, %r195;
rem.s32 %r196, %r108, %r43;
setp.ne.s32	%p12, %r196, 0;
@%p12 bra BB32_19;

div.s32 %r280, %r284, %r3;
div.s32 %r279, %r280, %r5;
div.s32 %r278, %r279, %r7;
div.s32 %r277, %r278, %r9;
div.s32 %r276, %r277, %r11;
div.s32 %r275, %r276, %r13;
div.s32 %r274, %r275, %r15;
div.s32 %r273, %r274, %r17;
rem.s32 %r272, %r273, %r19;
add.s32 %r271, %r20, %r272;
div.s32 %r197, %r108, %r43;
mad.lo.s32 %r109, %r197, %r41, %r106;
ld.local.u32 %r110, [%rd2];
mul.lo.s32 %r198, %r45, %r110;
sub.s32 %r111, %r271, %r198;
rem.s32 %r199, %r111, %r46;
setp.ne.s32	%p13, %r199, 0;
@%p13 bra BB32_19;

div.s32 %r200, %r111, %r46;
mad.lo.s32 %r201, %r200, %r44, %r109;
add.s32 %r202, %r69, %r201;
mad.lo.s32 %r203, %r48, %r202, %r110;
mad.lo.s32 %r204, %r49, %r203, %r107;
mad.lo.s32 %r205, %r50, %r204, %r104;
mad.lo.s32 %r206, %r51, %r205, %r101;
mad.lo.s32 %r207, %r52, %r206, %r98;
mad.lo.s32 %r208, %r53, %r207, %r95;
mad.lo.s32 %r209, %r54, %r208, %r92;
mad.lo.s32 %r210, %r55, %r209, %r89;
mad.lo.s32 %r211, %r56, %r210, %r286;
mul.wide.s32 %rd56, %r211, 4;
add.s64 %rd57, %rd55, %rd56;
ld.global.f32 %f5, [%rd57];
add.f32 %f6, %f6, %f5;

BB32_19:
setp.ne.s32	%p14, %r286, %r70;
mov.u64 %rd78, %rd5;
@%p14 bra BB32_28;

st.local.u32 [%rd5], %r71;
add.s64 %rd6, %rd5, -4;
ld.local.u32 %r286, [%rd5+-4];
setp.ne.s32	%p15, %r286, %r72;
mov.u64 %rd78, %rd6;
@%p15 bra BB32_28;

st.local.u32 [%rd5+-4], %r73;
add.s64 %rd7, %rd5, -8;
ld.local.u32 %r286, [%rd5+-8];
setp.ne.s32	%p16, %r286, %r74;
mov.u64 %rd78, %rd7;
@%p16 bra BB32_28;

st.local.u32 [%rd5+-8], %r75;
add.s64 %rd8, %rd5, -12;
ld.local.u32 %r286, [%rd5+-12];
setp.ne.s32	%p17, %r286, %r76;
mov.u64 %rd78, %rd8;
@%p17 bra BB32_28;

st.local.u32 [%rd5+-12], %r77;
add.s64 %rd9, %rd5, -16;
ld.local.u32 %r286, [%rd5+-16];
setp.ne.s32	%p18, %r286, %r78;
mov.u64 %rd78, %rd9;
@%p18 bra BB32_28;

st.local.u32 [%rd5+-16], %r79;
add.s64 %rd10, %rd5, -20;
ld.local.u32 %r286, [%rd5+-20];
setp.ne.s32	%p19, %r286, %r80;
mov.u64 %rd78, %rd10;
@%p19 bra BB32_28;

st.local.u32 [%rd5+-20], %r81;
add.s64 %rd11, %rd5, -24;
ld.local.u32 %r286, [%rd5+-24];
setp.ne.s32	%p20, %r286, %r82;
mov.u64 %rd78, %rd11;
@%p20 bra BB32_28;

st.local.u32 [%rd5+-24], %r83;
add.s64 %rd12, %rd5, -28;
ld.local.u32 %r286, [%rd5+-28];
setp.ne.s32	%p21, %r286, %r84;
mov.u64 %rd78, %rd12;
@%p21 bra BB32_28;

mov.u64 %rd13, %rd2;
st.local.u32 [%rd5+-28], %r85;
ld.local.u32 %r286, [%rd2];
setp.eq.s32	%p22, %r286, %r86;
mov.u64 %rd78, %rd13;
@%p22 bra BB32_29;
bra.uni BB32_28;

BB32_29:
ld.local.u32 %r213, [%rd3];
st.local.u32 [%rd2], %r213;
cvta.to.global.u64 %rd58, %rd24;
mul.wide.s32 %rd59, %r284, 4;
add.s64 %rd60, %rd58, %rd59;
st.global.f32 [%rd60], %f6;

BB32_35:
ld.param.u32 %r283, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
mov.u32 %r281, %ntid.x;
mov.u32 %r225, %nctaid.x;
mad.lo.s32 %r284, %r225, %r281, %r284;
setp.lt.s32	%p25, %r284, %r283;
@%p25 bra BB32_6;

BB32_36:
ret;
}


.visible .entry _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot33[160];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<28>;
.reg .f32 %f<7>;
.reg .b32 %r<321>;
.reg .b64 %rd<81>;

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation[40];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape[40];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad[40];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride[40];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape[44];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape[44];

mov.u64 %rd80, __local_depot33;
cvta.local.u64 %SP, %rd80;
ld.param.u32 %r143, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd18, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd19, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd20, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd21, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd22, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd23, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd24, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd25, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
add.u64 %rd26, %SP, 40;
cvta.to.local.u64 %rd1, %rd26;
add.u64 %rd27, %SP, 80;
cvta.to.local.u64 %rd2, %rd27;
add.u64 %rd28, %SP, 120;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 0;
cvta.to.local.u64 %rd4, %rd29;
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 9;
@%p1 bra BB33_2;

cvta.to.global.u64 %rd30, %rd24;
mul.wide.u32 %rd31, %r1, 4;
add.s64 %rd32, %rd30, %rd31;
ld.global.u32 %r144, [%rd32];
mov.u64 %rd33, _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd34, %rd33, %rd31;
st.shared.u32 [%rd34], %r144;
cvta.to.global.u64 %rd35, %rd21;
add.s64 %rd36, %rd35, %rd31;
ld.global.u32 %r145, [%rd36];
mov.u64 %rd37, _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd38, %rd37, %rd31;
st.shared.u32 [%rd38], %r145;
cvta.to.global.u64 %rd39, %rd22;
add.s64 %rd40, %rd39, %rd31;
ld.global.u32 %r146, [%rd40];
mov.u64 %rd41, _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad;
add.s64 %rd42, %rd41, %rd31;
st.shared.u32 [%rd42], %r146;
cvta.to.global.u64 %rd43, %rd23;
add.s64 %rd44, %rd43, %rd31;
ld.global.u32 %r147, [%rd44];
mov.u64 %rd45, _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd46, %rd45, %rd31;
st.shared.u32 [%rd46], %r147;

BB33_2:
setp.gt.u32	%p2, %r1, 10;
@%p2 bra BB33_4;

cvta.to.global.u64 %rd47, %rd19;
cvta.to.global.u64 %rd48, %rd20;
mul.wide.u32 %rd49, %r1, 4;
add.s64 %rd50, %rd48, %rd49;
ld.global.u32 %r148, [%rd50];
mov.u64 %rd51, _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd52, %rd51, %rd49;
st.shared.u32 [%rd52], %r148;
add.s64 %rd53, %rd47, %rd49;
ld.global.u32 %r149, [%rd53];
mov.u64 %rd54, _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape;
add.s64 %rd55, %rd54, %rd49;
st.shared.u32 [%rd55], %r149;

BB33_4:
bar.sync 0;
mov.u32 %r150, %ntid.x;
mov.u32 %r151, %ctaid.x;
mad.lo.s32 %r316, %r150, %r151, %r1;
setp.ge.s32	%p3, %r316, %r143;
@%p3 bra BB33_38;

ld.shared.u32 %r3, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+40];
ld.shared.u32 %r4, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+36];
ld.shared.u32 %r5, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+36];
ld.shared.u32 %r6, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+32];
ld.shared.u32 %r7, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+32];
ld.shared.u32 %r8, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+28];
ld.shared.u32 %r9, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+28];
ld.shared.u32 %r10, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+24];
ld.shared.u32 %r11, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+24];
ld.shared.u32 %r12, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+20];
ld.shared.u32 %r13, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+20];
ld.shared.u32 %r14, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+16];
ld.shared.u32 %r15, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+16];
ld.shared.u32 %r16, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+12];
ld.shared.u32 %r17, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+12];
ld.shared.u32 %r18, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+8];
ld.shared.u32 %r19, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+8];
ld.shared.u32 %r20, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+4];
ld.shared.u32 %r21, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+4];
ld.shared.u32 %r22, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad];
ld.shared.u32 %r23, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+36];
ld.shared.u32 %r24, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+36];
add.s64 %rd5, %rd2, 36;
ld.shared.u32 %r25, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+32];
ld.shared.u32 %r26, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+32];
ld.shared.u32 %r152, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+32];
ld.shared.u32 %r27, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+36];
mul.lo.s32 %r28, %r152, %r27;
ld.shared.u32 %r29, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+28];
ld.shared.u32 %r30, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+28];
ld.shared.u32 %r153, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+28];
mul.lo.s32 %r31, %r153, %r28;
ld.shared.u32 %r32, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+24];
ld.shared.u32 %r33, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+24];
ld.shared.u32 %r154, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+24];
mul.lo.s32 %r34, %r154, %r31;
ld.shared.u32 %r35, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+20];
ld.shared.u32 %r36, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+20];
ld.shared.u32 %r155, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+20];
mul.lo.s32 %r37, %r155, %r34;
ld.shared.u32 %r38, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+16];
ld.shared.u32 %r39, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+16];
ld.shared.u32 %r156, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+16];
mul.lo.s32 %r40, %r156, %r37;
ld.shared.u32 %r41, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+12];
ld.shared.u32 %r42, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+12];
ld.shared.u32 %r157, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r43, %r157, %r40;
ld.shared.u32 %r44, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+8];
ld.shared.u32 %r45, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+8];
ld.shared.u32 %r158, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r46, %r158, %r43;
ld.shared.u32 %r47, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+4];
ld.shared.u32 %r48, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+4];
ld.shared.u32 %r159, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r49, %r159, %r46;
ld.shared.u32 %r50, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride];
ld.shared.u32 %r51, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation];
ld.shared.u32 %r160, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape];
mul.lo.s32 %r52, %r160, %r49;
ld.shared.u32 %r53, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+4];
ld.shared.u32 %r54, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+8];
ld.shared.u32 %r55, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+12];
ld.shared.u32 %r56, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+16];
ld.shared.u32 %r57, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+20];
ld.shared.u32 %r58, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+24];
ld.shared.u32 %r59, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+28];
ld.shared.u32 %r60, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+32];
ld.shared.u32 %r61, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+36];
ld.shared.u32 %r62, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+40];
cvta.to.global.u64 %rd56, %rd18;

BB33_6:
rem.s32 %r162, %r316, %r3;
add.s32 %r64, %r4, %r162;
st.local.u32 [%rd1+36], %r64;
div.s32 %r163, %r316, %r3;
rem.s32 %r164, %r163, %r5;
add.s32 %r65, %r6, %r164;
st.local.u32 [%rd1+32], %r65;
div.s32 %r165, %r163, %r5;
rem.s32 %r166, %r165, %r7;
add.s32 %r66, %r8, %r166;
st.local.u32 [%rd1+28], %r66;
div.s32 %r167, %r165, %r7;
rem.s32 %r168, %r167, %r9;
add.s32 %r67, %r10, %r168;
st.local.u32 [%rd1+24], %r67;
div.s32 %r169, %r167, %r9;
rem.s32 %r170, %r169, %r11;
add.s32 %r68, %r12, %r170;
st.local.u32 [%rd1+20], %r68;
div.s32 %r171, %r169, %r11;
rem.s32 %r172, %r171, %r13;
add.s32 %r69, %r14, %r172;
st.local.u32 [%rd1+16], %r69;
div.s32 %r173, %r171, %r13;
rem.s32 %r174, %r173, %r15;
add.s32 %r70, %r16, %r174;
st.local.u32 [%rd1+12], %r70;
div.s32 %r175, %r173, %r15;
rem.s32 %r176, %r175, %r17;
add.s32 %r71, %r18, %r176;
st.local.u32 [%rd1+8], %r71;
div.s32 %r177, %r175, %r17;
rem.s32 %r178, %r177, %r19;
add.s32 %r72, %r20, %r178;
st.local.u32 [%rd1+4], %r72;
div.s32 %r179, %r177, %r19;
rem.s32 %r180, %r179, %r21;
add.s32 %r73, %r22, %r180;
st.local.u32 [%rd1], %r73;
div.s32 %r74, %r179, %r21;
mov.u32 %r317, 0;

BB33_7:
setp.lt.s32	%p4, %r317, 10;
@%p4 bra BB33_32;
bra.uni BB33_8;

BB33_32:
cvt.s64.s32	%rd16, %r317;
mul.wide.s32 %rd62, %r317, 4;
mov.u64 %rd63, _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd64, %rd63, %rd62;
mov.u64 %rd65, _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd66, %rd65, %rd62;
ld.shared.u32 %r235, [%rd66];
add.s32 %r236, %r235, -1;
ld.shared.u32 %r237, [%rd64];
mad.lo.s32 %r134, %r236, %r237, 1;
add.s64 %rd67, %rd1, %rd62;
ld.local.u32 %r135, [%rd67];
setp.lt.s32	%p25, %r135, %r134;
mov.u64 %rd68, _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd17, %rd68, %rd62;
@%p25 bra BB33_34;
bra.uni BB33_33;

BB33_34:
ld.shared.u32 %r319, [%rd17];
mov.u32 %r320, 0;
bra.uni BB33_35;

BB33_33:
sub.s32 %r238, %r135, %r134;
ld.shared.u32 %r319, [%rd17];
div.s32 %r239, %r238, %r319;
add.s32 %r320, %r239, 1;

BB33_35:
shl.b64 %rd69, %rd16, 2;
add.s64 %rd70, %rd2, %rd69;
st.local.u32 [%rd70], %r320;
add.s64 %rd71, %rd3, %rd69;
st.local.u32 [%rd71], %r320;
div.s32 %r241, %r135, %r319;
add.s32 %r242, %r241, 1;
add.s32 %r317, %r317, 1;
mul.wide.s32 %rd72, %r317, 4;
mov.u64 %rd73, _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd74, %rd73, %rd72;
ld.shared.u32 %r243, [%rd74];
min.s32 %r244, %r242, %r243;
add.s64 %rd75, %rd4, %rd69;
st.local.u32 [%rd75], %r244;
setp.lt.s32	%p26, %r320, %r244;
@%p26 bra BB33_7;

cvta.to.global.u64 %rd76, %rd25;
mul.wide.s32 %rd77, %r316, 4;
add.s64 %rd78, %rd76, %rd77;
mov.u32 %r245, 0;
st.global.u32 [%rd78], %r245;
bra.uni BB33_37;

BB33_8:
mul.lo.s32 %r76, %r52, %r74;
ld.local.u32 %r181, [%rd4+36];
add.s32 %r77, %r181, -1;
ld.local.u32 %r78, [%rd3+36];
ld.local.u32 %r182, [%rd4+32];
add.s32 %r79, %r182, -1;
ld.local.u32 %r80, [%rd3+32];
ld.local.u32 %r183, [%rd4+28];
add.s32 %r81, %r183, -1;
ld.local.u32 %r82, [%rd3+28];
ld.local.u32 %r184, [%rd4+24];
add.s32 %r83, %r184, -1;
ld.local.u32 %r84, [%rd3+24];
ld.local.u32 %r185, [%rd4+20];
add.s32 %r85, %r185, -1;
ld.local.u32 %r86, [%rd3+20];
ld.local.u32 %r186, [%rd4+16];
add.s32 %r87, %r186, -1;
ld.local.u32 %r88, [%rd3+16];
ld.local.u32 %r187, [%rd4+12];
add.s32 %r89, %r187, -1;
ld.local.u32 %r90, [%rd3+12];
ld.local.u32 %r188, [%rd4+8];
add.s32 %r91, %r188, -1;
ld.local.u32 %r92, [%rd3+8];
ld.local.u32 %r189, [%rd4+4];
add.s32 %r93, %r189, -1;
ld.local.u32 %r94, [%rd3+4];
ld.local.u32 %r190, [%rd4];
add.s32 %r95, %r190, -1;
mov.f32 %f6, 0f00000000;
bra.uni BB33_9;

BB33_30:
mov.u64 %rd15, %rd79;
add.s32 %r233, %r318, 1;
st.local.u32 [%rd15], %r233;

BB33_9:
rem.s32 %r249, %r316, %r3;
add.s32 %r248, %r4, %r249;
ld.local.u32 %r318, [%rd5];
mul.lo.s32 %r191, %r23, %r318;
sub.s32 %r97, %r248, %r191;
rem.s32 %r192, %r97, %r24;
setp.ne.s32	%p5, %r192, 0;
@%p5 bra BB33_20;

div.s32 %r252, %r316, %r3;
rem.s32 %r251, %r252, %r5;
add.s32 %r250, %r6, %r251;
ld.local.u32 %r98, [%rd5+-4];
mul.lo.s32 %r193, %r25, %r98;
sub.s32 %r99, %r250, %r193;
rem.s32 %r194, %r99, %r26;
setp.ne.s32	%p6, %r194, 0;
@%p6 bra BB33_20;

div.s32 %r256, %r316, %r3;
div.s32 %r255, %r256, %r5;
rem.s32 %r254, %r255, %r7;
add.s32 %r253, %r8, %r254;
div.s32 %r195, %r97, %r24;
div.s32 %r196, %r99, %r26;
mad.lo.s32 %r100, %r196, %r27, %r195;
ld.local.u32 %r101, [%rd5+-8];
mul.lo.s32 %r197, %r29, %r101;
sub.s32 %r102, %r253, %r197;
rem.s32 %r198, %r102, %r30;
setp.ne.s32	%p7, %r198, 0;
@%p7 bra BB33_20;

mul.lo.s32 %r314, %r152, %r27;
div.s32 %r261, %r316, %r3;
div.s32 %r260, %r261, %r5;
div.s32 %r259, %r260, %r7;
rem.s32 %r258, %r259, %r9;
add.s32 %r257, %r10, %r258;
div.s32 %r199, %r102, %r30;
mad.lo.s32 %r103, %r199, %r314, %r100;
ld.local.u32 %r104, [%rd5+-12];
mul.lo.s32 %r200, %r32, %r104;
sub.s32 %r105, %r257, %r200;
rem.s32 %r201, %r105, %r33;
setp.ne.s32	%p8, %r201, 0;
@%p8 bra BB33_20;

div.s32 %r267, %r316, %r3;
div.s32 %r266, %r267, %r5;
div.s32 %r265, %r266, %r7;
div.s32 %r264, %r265, %r9;
rem.s32 %r263, %r264, %r11;
add.s32 %r262, %r12, %r263;
div.s32 %r202, %r105, %r33;
mad.lo.s32 %r106, %r202, %r31, %r103;
ld.local.u32 %r107, [%rd5+-16];
mul.lo.s32 %r203, %r35, %r107;
sub.s32 %r108, %r262, %r203;
rem.s32 %r204, %r108, %r36;
setp.ne.s32	%p9, %r204, 0;
@%p9 bra BB33_20;

div.s32 %r274, %r316, %r3;
div.s32 %r273, %r274, %r5;
div.s32 %r272, %r273, %r7;
div.s32 %r271, %r272, %r9;
div.s32 %r270, %r271, %r11;
rem.s32 %r269, %r270, %r13;
add.s32 %r268, %r14, %r269;
div.s32 %r205, %r108, %r36;
mad.lo.s32 %r109, %r205, %r34, %r106;
ld.local.u32 %r110, [%rd5+-20];
mul.lo.s32 %r206, %r38, %r110;
sub.s32 %r111, %r268, %r206;
rem.s32 %r207, %r111, %r39;
setp.ne.s32	%p10, %r207, 0;
@%p10 bra BB33_20;

div.s32 %r282, %r316, %r3;
div.s32 %r281, %r282, %r5;
div.s32 %r280, %r281, %r7;
div.s32 %r279, %r280, %r9;
div.s32 %r278, %r279, %r11;
div.s32 %r277, %r278, %r13;
rem.s32 %r276, %r277, %r15;
add.s32 %r275, %r16, %r276;
div.s32 %r208, %r111, %r39;
mad.lo.s32 %r112, %r208, %r37, %r109;
ld.local.u32 %r113, [%rd5+-24];
mul.lo.s32 %r209, %r41, %r113;
sub.s32 %r114, %r275, %r209;
rem.s32 %r210, %r114, %r42;
setp.ne.s32	%p11, %r210, 0;
@%p11 bra BB33_20;

div.s32 %r291, %r316, %r3;
div.s32 %r290, %r291, %r5;
div.s32 %r289, %r290, %r7;
div.s32 %r288, %r289, %r9;
div.s32 %r287, %r288, %r11;
div.s32 %r286, %r287, %r13;
div.s32 %r285, %r286, %r15;
rem.s32 %r284, %r285, %r17;
add.s32 %r283, %r18, %r284;
div.s32 %r211, %r114, %r42;
mad.lo.s32 %r115, %r211, %r40, %r112;
ld.local.u32 %r116, [%rd5+-28];
mul.lo.s32 %r212, %r44, %r116;
sub.s32 %r117, %r283, %r212;
rem.s32 %r213, %r117, %r45;
setp.ne.s32	%p12, %r213, 0;
@%p12 bra BB33_20;

div.s32 %r301, %r316, %r3;
div.s32 %r300, %r301, %r5;
div.s32 %r299, %r300, %r7;
div.s32 %r298, %r299, %r9;
div.s32 %r297, %r298, %r11;
div.s32 %r296, %r297, %r13;
div.s32 %r295, %r296, %r15;
div.s32 %r294, %r295, %r17;
rem.s32 %r293, %r294, %r19;
add.s32 %r292, %r20, %r293;
div.s32 %r214, %r117, %r45;
mad.lo.s32 %r118, %r214, %r43, %r115;
ld.local.u32 %r119, [%rd5+-32];
mul.lo.s32 %r215, %r47, %r119;
sub.s32 %r120, %r292, %r215;
rem.s32 %r216, %r120, %r48;
setp.ne.s32	%p13, %r216, 0;
@%p13 bra BB33_20;

div.s32 %r312, %r316, %r3;
div.s32 %r311, %r312, %r5;
div.s32 %r310, %r311, %r7;
div.s32 %r309, %r310, %r9;
div.s32 %r308, %r309, %r11;
div.s32 %r307, %r308, %r13;
div.s32 %r306, %r307, %r15;
div.s32 %r305, %r306, %r17;
div.s32 %r304, %r305, %r19;
rem.s32 %r303, %r304, %r21;
add.s32 %r302, %r22, %r303;
div.s32 %r217, %r120, %r48;
mad.lo.s32 %r121, %r217, %r46, %r118;
ld.local.u32 %r122, [%rd2];
mul.lo.s32 %r218, %r50, %r122;
sub.s32 %r123, %r302, %r218;
rem.s32 %r219, %r123, %r51;
setp.ne.s32	%p14, %r219, 0;
@%p14 bra BB33_20;

div.s32 %r220, %r123, %r51;
mad.lo.s32 %r221, %r220, %r49, %r121;
add.s32 %r222, %r76, %r221;
mad.lo.s32 %r223, %r53, %r222, %r122;
mad.lo.s32 %r224, %r54, %r223, %r119;
mad.lo.s32 %r225, %r55, %r224, %r116;
mad.lo.s32 %r226, %r56, %r225, %r113;
mad.lo.s32 %r227, %r57, %r226, %r110;
mad.lo.s32 %r228, %r58, %r227, %r107;
mad.lo.s32 %r229, %r59, %r228, %r104;
mad.lo.s32 %r230, %r60, %r229, %r101;
mad.lo.s32 %r231, %r61, %r230, %r98;
mad.lo.s32 %r232, %r62, %r231, %r318;
mul.wide.s32 %rd57, %r232, 4;
add.s64 %rd58, %rd56, %rd57;
ld.global.f32 %f5, [%rd58];
add.f32 %f6, %f6, %f5;

BB33_20:
setp.ne.s32	%p15, %r318, %r77;
mov.u64 %rd79, %rd5;
@%p15 bra BB33_30;

st.local.u32 [%rd5], %r78;
add.s64 %rd6, %rd5, -4;
ld.local.u32 %r318, [%rd5+-4];
setp.ne.s32	%p16, %r318, %r79;
mov.u64 %rd79, %rd6;
@%p16 bra BB33_30;

st.local.u32 [%rd5+-4], %r80;
add.s64 %rd7, %rd5, -8;
ld.local.u32 %r318, [%rd5+-8];
setp.ne.s32	%p17, %r318, %r81;
mov.u64 %rd79, %rd7;
@%p17 bra BB33_30;

st.local.u32 [%rd5+-8], %r82;
add.s64 %rd8, %rd5, -12;
ld.local.u32 %r318, [%rd5+-12];
setp.ne.s32	%p18, %r318, %r83;
mov.u64 %rd79, %rd8;
@%p18 bra BB33_30;

st.local.u32 [%rd5+-12], %r84;
add.s64 %rd9, %rd5, -16;
ld.local.u32 %r318, [%rd5+-16];
setp.ne.s32	%p19, %r318, %r85;
mov.u64 %rd79, %rd9;
@%p19 bra BB33_30;

st.local.u32 [%rd5+-16], %r86;
add.s64 %rd10, %rd5, -20;
ld.local.u32 %r318, [%rd5+-20];
setp.ne.s32	%p20, %r318, %r87;
mov.u64 %rd79, %rd10;
@%p20 bra BB33_30;

st.local.u32 [%rd5+-20], %r88;
add.s64 %rd11, %rd5, -24;
ld.local.u32 %r318, [%rd5+-24];
setp.ne.s32	%p21, %r318, %r89;
mov.u64 %rd79, %rd11;
@%p21 bra BB33_30;

st.local.u32 [%rd5+-24], %r90;
add.s64 %rd12, %rd5, -28;
ld.local.u32 %r318, [%rd5+-28];
setp.ne.s32	%p22, %r318, %r91;
mov.u64 %rd79, %rd12;
@%p22 bra BB33_30;

st.local.u32 [%rd5+-28], %r92;
add.s64 %rd13, %rd5, -32;
ld.local.u32 %r318, [%rd5+-32];
setp.ne.s32	%p23, %r318, %r93;
mov.u64 %rd79, %rd13;
@%p23 bra BB33_30;

mov.u64 %rd14, %rd2;
st.local.u32 [%rd5+-32], %r94;
ld.local.u32 %r318, [%rd2];
setp.eq.s32	%p24, %r318, %r95;
mov.u64 %rd79, %rd14;
@%p24 bra BB33_31;
bra.uni BB33_30;

BB33_31:
ld.local.u32 %r234, [%rd3];
st.local.u32 [%rd2], %r234;
cvta.to.global.u64 %rd59, %rd25;
mul.wide.s32 %rd60, %r316, 4;
add.s64 %rd61, %rd59, %rd60;
st.global.f32 [%rd61], %f6;

BB33_37:
ld.param.u32 %r315, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
mov.u32 %r313, %ntid.x;
mov.u32 %r246, %nctaid.x;
mad.lo.s32 %r316, %r246, %r313, %r316;
setp.lt.s32	%p27, %r316, %r315;
@%p27 bra BB33_6;

BB33_38:
ret;
}


.visible .entry _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot34[16];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b32 %r<63>;
.reg .f64 %fd<7>;
.reg .b64 %rd<60>;

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation[4];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape[4];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad[4];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride[4];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape[8];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape[8];

mov.u64 %rd59, __local_depot34;
cvta.local.u64 %SP, %rd59;
ld.param.u32 %r28, [_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd5, [_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd6, [_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd7, [_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd8, [_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd9, [_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd10, [_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd11, [_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd12, [_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
add.u64 %rd13, %SP, 4;
cvta.to.local.u64 %rd1, %rd13;
add.u64 %rd14, %SP, 8;
cvta.to.local.u64 %rd2, %rd14;
add.u64 %rd15, %SP, 12;
cvta.to.local.u64 %rd3, %rd15;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd4, %rd16;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
@%p1 bra BB34_2;

cvta.to.global.u64 %rd17, %rd11;
ld.global.u32 %r29, [%rd17];
st.shared.u32 [_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation], %r29;
cvta.to.global.u64 %rd18, %rd8;
ld.global.u32 %r30, [%rd18];
st.shared.u32 [_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape], %r30;
cvta.to.global.u64 %rd19, %rd9;
ld.global.u32 %r31, [%rd19];
st.shared.u32 [_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad], %r31;
cvta.to.global.u64 %rd20, %rd10;
ld.global.u32 %r32, [%rd20];
st.shared.u32 [_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride], %r32;

BB34_2:
setp.gt.u32	%p2, %r1, 1;
@%p2 bra BB34_4;

cvta.to.global.u64 %rd21, %rd6;
cvta.to.global.u64 %rd22, %rd7;
mul.wide.u32 %rd23, %r1, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.u32 %r33, [%rd24];
mov.u64 %rd25, _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd26, %rd25, %rd23;
st.shared.u32 [%rd26], %r33;
add.s64 %rd27, %rd21, %rd23;
ld.global.u32 %r34, [%rd27];
mov.u64 %rd28, _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape;
add.s64 %rd29, %rd28, %rd23;
st.shared.u32 [%rd29], %r34;

BB34_4:
bar.sync 0;
mov.u32 %r35, %ntid.x;
mov.u32 %r36, %ctaid.x;
mad.lo.s32 %r58, %r35, %r36, %r1;
setp.ge.s32	%p3, %r58, %r28;
@%p3 bra BB34_20;

ld.shared.u32 %r3, [_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+4];
ld.shared.u32 %r4, [_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad];
ld.shared.u32 %r5, [_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride];
ld.shared.u32 %r6, [_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation];
ld.shared.u32 %r7, [_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape];
ld.shared.u32 %r8, [_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+4];
cvta.to.global.u64 %rd30, %rd5;

BB34_6:
rem.s32 %r38, %r58, %r3;
add.s32 %r10, %r4, %r38;
st.local.u32 [%rd1], %r10;
div.s32 %r11, %r58, %r3;
mov.u32 %r59, 0;

BB34_7:
setp.lt.s32	%p4, %r59, 1;
@%p4 bra BB34_14;
bra.uni BB34_8;

BB34_14:
mul.wide.s32 %rd36, %r59, 4;
mov.u64 %rd37, _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd38, %rd37, %rd36;
mov.u64 %rd39, _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd40, %rd39, %rd36;
ld.shared.u32 %r46, [%rd40];
add.s32 %r47, %r46, -1;
ld.shared.u32 %r48, [%rd38];
mad.lo.s32 %r19, %r47, %r48, 1;
add.s64 %rd41, %rd1, %rd36;
ld.local.u32 %r20, [%rd41];
setp.lt.s32	%p7, %r20, %r19;
@%p7 bra BB34_16;
bra.uni BB34_15;

BB34_16:
mov.u64 %rd46, _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd47, %rd46, %rd36;
ld.shared.u32 %r61, [%rd47];
mov.u32 %r62, 0;
bra.uni BB34_17;

BB34_15:
sub.s32 %r49, %r20, %r19;
mov.u64 %rd43, _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd44, %rd43, %rd36;
ld.shared.u32 %r61, [%rd44];
div.s32 %r50, %r49, %r61;
add.s32 %r62, %r50, 1;

BB34_17:
add.s64 %rd49, %rd2, %rd36;
st.local.u32 [%rd49], %r62;
add.s64 %rd50, %rd3, %rd36;
st.local.u32 [%rd50], %r62;
div.s32 %r52, %r20, %r61;
add.s32 %r53, %r52, 1;
add.s32 %r59, %r59, 1;
mul.wide.s32 %rd51, %r59, 4;
mov.u64 %rd52, _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd53, %rd52, %rd51;
ld.shared.u32 %r54, [%rd53];
min.s32 %r55, %r53, %r54;
add.s64 %rd54, %rd4, %rd36;
st.local.u32 [%rd54], %r55;
setp.lt.s32	%p8, %r62, %r55;
@%p8 bra BB34_7;

cvta.to.global.u64 %rd55, %rd12;
mul.wide.s32 %rd56, %r58, 8;
add.s64 %rd57, %rd55, %rd56;
mov.u64 %rd58, 0;
st.global.u64 [%rd57], %rd58;
bra.uni BB34_19;

BB34_8:
ld.local.u32 %r60, [%rd2];
mul.lo.s32 %r14, %r7, %r11;
ld.local.u32 %r39, [%rd4];
add.s32 %r15, %r39, -1;
mov.f64 %fd6, 0d0000000000000000;
bra.uni BB34_9;

BB34_12:
add.s32 %r60, %r60, 1;
st.local.u32 [%rd2], %r60;

BB34_9:
mul.lo.s32 %r40, %r5, %r60;
sub.s32 %r17, %r10, %r40;
rem.s32 %r41, %r17, %r6;
setp.ne.s32	%p5, %r41, 0;
@%p5 bra BB34_11;

div.s32 %r42, %r17, %r6;
add.s32 %r43, %r14, %r42;
mad.lo.s32 %r44, %r8, %r43, %r60;
mul.wide.s32 %rd31, %r44, 8;
add.s64 %rd32, %rd30, %rd31;
ld.global.f64 %fd5, [%rd32];
add.f64 %fd6, %fd6, %fd5;

BB34_11:
setp.eq.s32	%p6, %r60, %r15;
@%p6 bra BB34_13;
bra.uni BB34_12;

BB34_13:
ld.local.u32 %r45, [%rd3];
st.local.u32 [%rd2], %r45;
cvta.to.global.u64 %rd33, %rd12;
mul.wide.s32 %rd34, %r58, 8;
add.s64 %rd35, %rd33, %rd34;
st.global.f64 [%rd35], %fd6;

BB34_19:
mov.u32 %r56, %nctaid.x;
mad.lo.s32 %r58, %r56, %r35, %r58;
setp.lt.s32	%p9, %r58, %r28;
@%p9 bra BB34_6;

BB34_20:
ret;
}


.visible .entry _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot35[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b32 %r<84>;
.reg .f64 %fd<7>;
.reg .b64 %rd<74>;

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation[8];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape[8];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad[8];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride[8];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape[12];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape[12];

mov.u64 %rd73, __local_depot35;
cvta.local.u64 %SP, %rd73;
ld.param.u32 %r39, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd10, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd11, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd12, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd13, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd14, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd15, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd16, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd17, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
add.u64 %rd18, %SP, 8;
cvta.to.local.u64 %rd1, %rd18;
add.u64 %rd19, %SP, 16;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 24;
cvta.to.local.u64 %rd3, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd4, %rd21;
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 1;
@%p1 bra BB35_2;

cvta.to.global.u64 %rd22, %rd16;
mul.wide.u32 %rd23, %r1, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.u32 %r40, [%rd24];
mov.u64 %rd25, _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd26, %rd25, %rd23;
st.shared.u32 [%rd26], %r40;
cvta.to.global.u64 %rd27, %rd13;
add.s64 %rd28, %rd27, %rd23;
ld.global.u32 %r41, [%rd28];
mov.u64 %rd29, _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd30, %rd29, %rd23;
st.shared.u32 [%rd30], %r41;
cvta.to.global.u64 %rd31, %rd14;
add.s64 %rd32, %rd31, %rd23;
ld.global.u32 %r42, [%rd32];
mov.u64 %rd33, _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad;
add.s64 %rd34, %rd33, %rd23;
st.shared.u32 [%rd34], %r42;
cvta.to.global.u64 %rd35, %rd15;
add.s64 %rd36, %rd35, %rd23;
ld.global.u32 %r43, [%rd36];
mov.u64 %rd37, _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd38, %rd37, %rd23;
st.shared.u32 [%rd38], %r43;

BB35_2:
setp.gt.u32	%p2, %r1, 2;
@%p2 bra BB35_4;

cvta.to.global.u64 %rd39, %rd11;
cvta.to.global.u64 %rd40, %rd12;
mul.wide.u32 %rd41, %r1, 4;
add.s64 %rd42, %rd40, %rd41;
ld.global.u32 %r44, [%rd42];
mov.u64 %rd43, _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd44, %rd43, %rd41;
st.shared.u32 [%rd44], %r44;
add.s64 %rd45, %rd39, %rd41;
ld.global.u32 %r45, [%rd45];
mov.u64 %rd46, _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape;
add.s64 %rd47, %rd46, %rd41;
st.shared.u32 [%rd47], %r45;

BB35_4:
bar.sync 0;
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mad.lo.s32 %r79, %r46, %r47, %r1;
setp.ge.s32	%p3, %r79, %r39;
@%p3 bra BB35_22;

ld.shared.u32 %r3, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+8];
ld.shared.u32 %r4, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+4];
ld.shared.u32 %r5, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+4];
ld.shared.u32 %r6, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad];
ld.shared.u32 %r7, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+4];
ld.shared.u32 %r8, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+4];
ld.shared.u32 %r9, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride];
ld.shared.u32 %r10, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation];
ld.shared.u32 %r48, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape];
ld.shared.u32 %r11, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r12, %r48, %r11;
ld.shared.u32 %r13, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+4];
ld.shared.u32 %r14, [_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+8];
cvta.to.global.u64 %rd48, %rd10;

BB35_6:
rem.s32 %r50, %r79, %r3;
add.s32 %r16, %r4, %r50;
st.local.u32 [%rd1+4], %r16;
div.s32 %r51, %r79, %r3;
rem.s32 %r52, %r51, %r5;
add.s32 %r17, %r6, %r52;
st.local.u32 [%rd1], %r17;
div.s32 %r18, %r51, %r5;
mov.u32 %r80, 0;

BB35_7:
setp.lt.s32	%p4, %r80, 2;
@%p4 bra BB35_16;
bra.uni BB35_8;

BB35_16:
cvt.s64.s32	%rd8, %r80;
mul.wide.s32 %rd54, %r80, 4;
mov.u64 %rd55, _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd56, %rd55, %rd54;
mov.u64 %rd57, _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd58, %rd57, %rd54;
ld.shared.u32 %r67, [%rd58];
add.s32 %r68, %r67, -1;
ld.shared.u32 %r69, [%rd56];
mad.lo.s32 %r30, %r68, %r69, 1;
add.s64 %rd59, %rd1, %rd54;
ld.local.u32 %r31, [%rd59];
setp.lt.s32	%p9, %r31, %r30;
mov.u64 %rd60, _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd9, %rd60, %rd54;
@%p9 bra BB35_18;
bra.uni BB35_17;

BB35_18:
ld.shared.u32 %r82, [%rd9];
mov.u32 %r83, 0;
bra.uni BB35_19;

BB35_17:
sub.s32 %r70, %r31, %r30;
ld.shared.u32 %r82, [%rd9];
div.s32 %r71, %r70, %r82;
add.s32 %r83, %r71, 1;

BB35_19:
shl.b64 %rd61, %rd8, 2;
add.s64 %rd62, %rd2, %rd61;
st.local.u32 [%rd62], %r83;
add.s64 %rd63, %rd3, %rd61;
st.local.u32 [%rd63], %r83;
div.s32 %r73, %r31, %r82;
add.s32 %r74, %r73, 1;
add.s32 %r80, %r80, 1;
mul.wide.s32 %rd64, %r80, 4;
mov.u64 %rd65, _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd66, %rd65, %rd64;
ld.shared.u32 %r75, [%rd66];
min.s32 %r76, %r74, %r75;
add.s64 %rd67, %rd4, %rd61;
st.local.u32 [%rd67], %r76;
setp.lt.s32	%p10, %r83, %r76;
@%p10 bra BB35_7;

cvta.to.global.u64 %rd68, %rd17;
mul.wide.s32 %rd69, %r79, 8;
add.s64 %rd70, %rd68, %rd69;
mov.u64 %rd71, 0;
st.global.u64 [%rd70], %rd71;
bra.uni BB35_21;

BB35_8:
mul.lo.s32 %r20, %r12, %r18;
ld.local.u32 %r53, [%rd4+4];
add.s32 %r21, %r53, -1;
ld.local.u32 %r22, [%rd3+4];
ld.local.u32 %r54, [%rd4];
add.s32 %r23, %r54, -1;
mov.f64 %fd6, 0d0000000000000000;
bra.uni BB35_9;

BB35_14:
add.s32 %r65, %r81, 1;
st.local.u32 [%rd72], %r65;

BB35_9:
ld.local.u32 %r81, [%rd2+4];
mul.lo.s32 %r55, %r7, %r81;
sub.s32 %r25, %r16, %r55;
rem.s32 %r56, %r25, %r8;
setp.ne.s32	%p5, %r56, 0;
@%p5 bra BB35_12;

ld.local.u32 %r26, [%rd2];
mul.lo.s32 %r57, %r9, %r26;
sub.s32 %r27, %r17, %r57;
rem.s32 %r58, %r27, %r10;
setp.ne.s32	%p6, %r58, 0;
@%p6 bra BB35_12;

div.s32 %r59, %r25, %r8;
div.s32 %r60, %r27, %r10;
mad.lo.s32 %r61, %r60, %r11, %r59;
add.s32 %r62, %r20, %r61;
mad.lo.s32 %r63, %r13, %r62, %r26;
mad.lo.s32 %r64, %r14, %r63, %r81;
mul.wide.s32 %rd49, %r64, 8;
add.s64 %rd50, %rd48, %rd49;
ld.global.f64 %fd5, [%rd50];
add.f64 %fd6, %fd6, %fd5;

BB35_12:
add.s64 %rd5, %rd2, 4;
setp.ne.s32	%p7, %r81, %r21;
mov.u64 %rd72, %rd5;
@%p7 bra BB35_14;

mov.u64 %rd6, %rd2;
st.local.u32 [%rd5], %r22;
ld.local.u32 %r81, [%rd2];
setp.eq.s32	%p8, %r81, %r23;
mov.u64 %rd72, %rd6;
@%p8 bra BB35_15;
bra.uni BB35_14;

BB35_15:
ld.local.u32 %r66, [%rd3];
st.local.u32 [%rd2], %r66;
cvta.to.global.u64 %rd51, %rd17;
mul.wide.s32 %rd52, %r79, 8;
add.s64 %rd53, %rd51, %rd52;
st.global.f64 [%rd53], %fd6;

BB35_21:
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r79, %r77, %r46, %r79;
setp.lt.s32	%p11, %r79, %r39;
@%p11 bra BB35_6;

BB35_22:
ret;
}


.visible .entry _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot36[48];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b32 %r<105>;
.reg .f64 %fd<7>;
.reg .b64 %rd<75>;

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation[12];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape[12];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad[12];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride[12];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape[16];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape[16];

mov.u64 %rd74, __local_depot36;
cvta.local.u64 %SP, %rd74;
ld.param.u32 %r52, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd11, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd12, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd13, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd14, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd15, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd16, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd17, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd18, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
add.u64 %rd19, %SP, 12;
cvta.to.local.u64 %rd1, %rd19;
add.u64 %rd20, %SP, 24;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 36;
cvta.to.local.u64 %rd3, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd4, %rd22;
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 2;
@%p1 bra BB36_2;

cvta.to.global.u64 %rd23, %rd17;
mul.wide.u32 %rd24, %r1, 4;
add.s64 %rd25, %rd23, %rd24;
ld.global.u32 %r53, [%rd25];
mov.u64 %rd26, _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd27, %rd26, %rd24;
st.shared.u32 [%rd27], %r53;
cvta.to.global.u64 %rd28, %rd14;
add.s64 %rd29, %rd28, %rd24;
ld.global.u32 %r54, [%rd29];
mov.u64 %rd30, _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd31, %rd30, %rd24;
st.shared.u32 [%rd31], %r54;
cvta.to.global.u64 %rd32, %rd15;
add.s64 %rd33, %rd32, %rd24;
ld.global.u32 %r55, [%rd33];
mov.u64 %rd34, _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad;
add.s64 %rd35, %rd34, %rd24;
st.shared.u32 [%rd35], %r55;
cvta.to.global.u64 %rd36, %rd16;
add.s64 %rd37, %rd36, %rd24;
ld.global.u32 %r56, [%rd37];
mov.u64 %rd38, _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd39, %rd38, %rd24;
st.shared.u32 [%rd39], %r56;

BB36_2:
setp.gt.u32	%p2, %r1, 3;
@%p2 bra BB36_4;

cvta.to.global.u64 %rd40, %rd12;
cvta.to.global.u64 %rd41, %rd13;
mul.wide.u32 %rd42, %r1, 4;
add.s64 %rd43, %rd41, %rd42;
ld.global.u32 %r57, [%rd43];
mov.u64 %rd44, _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd45, %rd44, %rd42;
st.shared.u32 [%rd45], %r57;
add.s64 %rd46, %rd40, %rd42;
ld.global.u32 %r58, [%rd46];
mov.u64 %rd47, _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape;
add.s64 %rd48, %rd47, %rd42;
st.shared.u32 [%rd48], %r58;

BB36_4:
bar.sync 0;
mov.u32 %r59, %ntid.x;
mov.u32 %r60, %ctaid.x;
mad.lo.s32 %r100, %r59, %r60, %r1;
setp.ge.s32	%p3, %r100, %r52;
@%p3 bra BB36_24;

ld.shared.u32 %r3, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+12];
ld.shared.u32 %r4, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+8];
ld.shared.u32 %r5, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+8];
ld.shared.u32 %r6, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+4];
ld.shared.u32 %r7, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+4];
ld.shared.u32 %r8, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad];
ld.shared.u32 %r9, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+8];
ld.shared.u32 %r10, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+8];
ld.shared.u32 %r11, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+4];
ld.shared.u32 %r12, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+4];
ld.shared.u32 %r61, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+4];
ld.shared.u32 %r13, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r14, %r61, %r13;
ld.shared.u32 %r15, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride];
ld.shared.u32 %r16, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation];
ld.shared.u32 %r62, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape];
mul.lo.s32 %r17, %r62, %r14;
ld.shared.u32 %r18, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+4];
ld.shared.u32 %r19, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+8];
ld.shared.u32 %r20, [_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+12];
cvta.to.global.u64 %rd49, %rd11;

BB36_6:
rem.s32 %r64, %r100, %r3;
add.s32 %r22, %r4, %r64;
st.local.u32 [%rd1+8], %r22;
div.s32 %r65, %r100, %r3;
rem.s32 %r66, %r65, %r5;
add.s32 %r23, %r6, %r66;
st.local.u32 [%rd1+4], %r23;
div.s32 %r67, %r65, %r5;
rem.s32 %r68, %r67, %r7;
add.s32 %r24, %r8, %r68;
st.local.u32 [%rd1], %r24;
div.s32 %r25, %r67, %r7;
mov.u32 %r101, 0;

BB36_7:
setp.lt.s32	%p4, %r101, 3;
@%p4 bra BB36_18;
bra.uni BB36_8;

BB36_18:
cvt.s64.s32	%rd9, %r101;
mul.wide.s32 %rd55, %r101, 4;
mov.u64 %rd56, _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd57, %rd56, %rd55;
mov.u64 %rd58, _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd59, %rd58, %rd55;
ld.shared.u32 %r88, [%rd59];
add.s32 %r89, %r88, -1;
ld.shared.u32 %r90, [%rd57];
mad.lo.s32 %r43, %r89, %r90, 1;
add.s64 %rd60, %rd1, %rd55;
ld.local.u32 %r44, [%rd60];
setp.lt.s32	%p11, %r44, %r43;
mov.u64 %rd61, _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd10, %rd61, %rd55;
@%p11 bra BB36_20;
bra.uni BB36_19;

BB36_20:
ld.shared.u32 %r103, [%rd10];
mov.u32 %r104, 0;
bra.uni BB36_21;

BB36_19:
sub.s32 %r91, %r44, %r43;
ld.shared.u32 %r103, [%rd10];
div.s32 %r92, %r91, %r103;
add.s32 %r104, %r92, 1;

BB36_21:
shl.b64 %rd62, %rd9, 2;
add.s64 %rd63, %rd2, %rd62;
st.local.u32 [%rd63], %r104;
add.s64 %rd64, %rd3, %rd62;
st.local.u32 [%rd64], %r104;
div.s32 %r94, %r44, %r103;
add.s32 %r95, %r94, 1;
add.s32 %r101, %r101, 1;
mul.wide.s32 %rd65, %r101, 4;
mov.u64 %rd66, _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd67, %rd66, %rd65;
ld.shared.u32 %r96, [%rd67];
min.s32 %r97, %r95, %r96;
add.s64 %rd68, %rd4, %rd62;
st.local.u32 [%rd68], %r97;
setp.lt.s32	%p12, %r104, %r97;
@%p12 bra BB36_7;

cvta.to.global.u64 %rd69, %rd18;
mul.wide.s32 %rd70, %r100, 8;
add.s64 %rd71, %rd69, %rd70;
mov.u64 %rd72, 0;
st.global.u64 [%rd71], %rd72;
bra.uni BB36_23;

BB36_8:
mul.lo.s32 %r27, %r17, %r25;
ld.local.u32 %r69, [%rd4+8];
add.s32 %r28, %r69, -1;
ld.local.u32 %r29, [%rd3+8];
ld.local.u32 %r70, [%rd4+4];
add.s32 %r30, %r70, -1;
ld.local.u32 %r31, [%rd3+4];
ld.local.u32 %r71, [%rd4];
add.s32 %r32, %r71, -1;
mov.f64 %fd6, 0d0000000000000000;
bra.uni BB36_9;

BB36_16:
add.s32 %r86, %r102, 1;
st.local.u32 [%rd73], %r86;

BB36_9:
ld.local.u32 %r102, [%rd2+8];
mul.lo.s32 %r72, %r9, %r102;
sub.s32 %r34, %r22, %r72;
rem.s32 %r73, %r34, %r10;
setp.ne.s32	%p5, %r73, 0;
@%p5 bra BB36_13;

ld.local.u32 %r35, [%rd2+4];
mul.lo.s32 %r74, %r11, %r35;
sub.s32 %r36, %r23, %r74;
rem.s32 %r75, %r36, %r12;
setp.ne.s32	%p6, %r75, 0;
@%p6 bra BB36_13;

div.s32 %r76, %r34, %r10;
div.s32 %r77, %r36, %r12;
mad.lo.s32 %r37, %r77, %r13, %r76;
ld.local.u32 %r38, [%rd2];
mul.lo.s32 %r78, %r15, %r38;
sub.s32 %r39, %r24, %r78;
rem.s32 %r79, %r39, %r16;
setp.ne.s32	%p7, %r79, 0;
@%p7 bra BB36_13;

div.s32 %r80, %r39, %r16;
mad.lo.s32 %r81, %r80, %r14, %r37;
add.s32 %r82, %r27, %r81;
mad.lo.s32 %r83, %r18, %r82, %r38;
mad.lo.s32 %r84, %r19, %r83, %r35;
mad.lo.s32 %r85, %r20, %r84, %r102;
mul.wide.s32 %rd50, %r85, 8;
add.s64 %rd51, %rd49, %rd50;
ld.global.f64 %fd5, [%rd51];
add.f64 %fd6, %fd6, %fd5;

BB36_13:
add.s64 %rd5, %rd2, 8;
setp.ne.s32	%p8, %r102, %r28;
mov.u64 %rd73, %rd5;
@%p8 bra BB36_16;

st.local.u32 [%rd5], %r29;
add.s64 %rd6, %rd5, -4;
ld.local.u32 %r102, [%rd5+-4];
setp.ne.s32	%p9, %r102, %r30;
mov.u64 %rd73, %rd6;
@%p9 bra BB36_16;

mov.u64 %rd7, %rd2;
st.local.u32 [%rd5+-4], %r31;
ld.local.u32 %r102, [%rd2];
setp.eq.s32	%p10, %r102, %r32;
mov.u64 %rd73, %rd7;
@%p10 bra BB36_17;
bra.uni BB36_16;

BB36_17:
ld.local.u32 %r87, [%rd3];
st.local.u32 [%rd2], %r87;
cvta.to.global.u64 %rd52, %rd18;
mul.wide.s32 %rd53, %r100, 8;
add.s64 %rd54, %rd52, %rd53;
st.global.f64 [%rd54], %fd6;

BB36_23:
mov.u32 %r98, %nctaid.x;
mad.lo.s32 %r100, %r98, %r59, %r100;
setp.lt.s32	%p13, %r100, %r52;
@%p13 bra BB36_6;

BB36_24:
ret;
}


.visible .entry _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot37[64];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b32 %r<126>;
.reg .f64 %fd<7>;
.reg .b64 %rd<76>;

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation[16];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape[16];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad[16];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride[16];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape[20];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape[20];

mov.u64 %rd75, __local_depot37;
cvta.local.u64 %SP, %rd75;
ld.param.u32 %r65, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd12, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd13, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd14, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd15, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd16, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd17, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd18, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd19, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
add.u64 %rd20, %SP, 16;
cvta.to.local.u64 %rd1, %rd20;
add.u64 %rd21, %SP, 32;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 48;
cvta.to.local.u64 %rd3, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd4, %rd23;
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 3;
@%p1 bra BB37_2;

cvta.to.global.u64 %rd24, %rd18;
mul.wide.u32 %rd25, %r1, 4;
add.s64 %rd26, %rd24, %rd25;
ld.global.u32 %r66, [%rd26];
mov.u64 %rd27, _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd28, %rd27, %rd25;
st.shared.u32 [%rd28], %r66;
cvta.to.global.u64 %rd29, %rd15;
add.s64 %rd30, %rd29, %rd25;
ld.global.u32 %r67, [%rd30];
mov.u64 %rd31, _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd32, %rd31, %rd25;
st.shared.u32 [%rd32], %r67;
cvta.to.global.u64 %rd33, %rd16;
add.s64 %rd34, %rd33, %rd25;
ld.global.u32 %r68, [%rd34];
mov.u64 %rd35, _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad;
add.s64 %rd36, %rd35, %rd25;
st.shared.u32 [%rd36], %r68;
cvta.to.global.u64 %rd37, %rd17;
add.s64 %rd38, %rd37, %rd25;
ld.global.u32 %r69, [%rd38];
mov.u64 %rd39, _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd40, %rd39, %rd25;
st.shared.u32 [%rd40], %r69;

BB37_2:
setp.gt.u32	%p2, %r1, 4;
@%p2 bra BB37_4;

cvta.to.global.u64 %rd41, %rd13;
cvta.to.global.u64 %rd42, %rd14;
mul.wide.u32 %rd43, %r1, 4;
add.s64 %rd44, %rd42, %rd43;
ld.global.u32 %r70, [%rd44];
mov.u64 %rd45, _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd46, %rd45, %rd43;
st.shared.u32 [%rd46], %r70;
add.s64 %rd47, %rd41, %rd43;
ld.global.u32 %r71, [%rd47];
mov.u64 %rd48, _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape;
add.s64 %rd49, %rd48, %rd43;
st.shared.u32 [%rd49], %r71;

BB37_4:
bar.sync 0;
mov.u32 %r72, %ntid.x;
mov.u32 %r73, %ctaid.x;
mad.lo.s32 %r121, %r72, %r73, %r1;
setp.ge.s32	%p3, %r121, %r65;
@%p3 bra BB37_26;

ld.shared.u32 %r3, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+16];
ld.shared.u32 %r4, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+12];
ld.shared.u32 %r5, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+12];
ld.shared.u32 %r6, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+8];
ld.shared.u32 %r7, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+8];
ld.shared.u32 %r8, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+4];
ld.shared.u32 %r9, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+4];
ld.shared.u32 %r10, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad];
ld.shared.u32 %r11, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+12];
ld.shared.u32 %r12, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+12];
ld.shared.u32 %r13, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+8];
ld.shared.u32 %r14, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+8];
ld.shared.u32 %r74, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+8];
ld.shared.u32 %r15, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r16, %r74, %r15;
ld.shared.u32 %r17, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+4];
ld.shared.u32 %r18, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+4];
ld.shared.u32 %r75, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r19, %r75, %r16;
ld.shared.u32 %r20, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride];
ld.shared.u32 %r21, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation];
ld.shared.u32 %r76, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape];
mul.lo.s32 %r22, %r76, %r19;
ld.shared.u32 %r23, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+4];
ld.shared.u32 %r24, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+8];
ld.shared.u32 %r25, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+12];
ld.shared.u32 %r26, [_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+16];
cvta.to.global.u64 %rd50, %rd12;

BB37_6:
rem.s32 %r78, %r121, %r3;
add.s32 %r28, %r4, %r78;
st.local.u32 [%rd1+12], %r28;
div.s32 %r79, %r121, %r3;
rem.s32 %r80, %r79, %r5;
add.s32 %r29, %r6, %r80;
st.local.u32 [%rd1+8], %r29;
div.s32 %r81, %r79, %r5;
rem.s32 %r82, %r81, %r7;
add.s32 %r30, %r8, %r82;
st.local.u32 [%rd1+4], %r30;
div.s32 %r83, %r81, %r7;
rem.s32 %r84, %r83, %r9;
add.s32 %r31, %r10, %r84;
st.local.u32 [%rd1], %r31;
div.s32 %r32, %r83, %r9;
mov.u32 %r122, 0;

BB37_7:
setp.lt.s32	%p4, %r122, 4;
@%p4 bra BB37_20;
bra.uni BB37_8;

BB37_20:
cvt.s64.s32	%rd10, %r122;
mul.wide.s32 %rd56, %r122, 4;
mov.u64 %rd57, _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd58, %rd57, %rd56;
mov.u64 %rd59, _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd60, %rd59, %rd56;
ld.shared.u32 %r109, [%rd60];
add.s32 %r110, %r109, -1;
ld.shared.u32 %r111, [%rd58];
mad.lo.s32 %r56, %r110, %r111, 1;
add.s64 %rd61, %rd1, %rd56;
ld.local.u32 %r57, [%rd61];
setp.lt.s32	%p13, %r57, %r56;
mov.u64 %rd62, _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd11, %rd62, %rd56;
@%p13 bra BB37_22;
bra.uni BB37_21;

BB37_22:
ld.shared.u32 %r124, [%rd11];
mov.u32 %r125, 0;
bra.uni BB37_23;

BB37_21:
sub.s32 %r112, %r57, %r56;
ld.shared.u32 %r124, [%rd11];
div.s32 %r113, %r112, %r124;
add.s32 %r125, %r113, 1;

BB37_23:
shl.b64 %rd63, %rd10, 2;
add.s64 %rd64, %rd2, %rd63;
st.local.u32 [%rd64], %r125;
add.s64 %rd65, %rd3, %rd63;
st.local.u32 [%rd65], %r125;
div.s32 %r115, %r57, %r124;
add.s32 %r116, %r115, 1;
add.s32 %r122, %r122, 1;
mul.wide.s32 %rd66, %r122, 4;
mov.u64 %rd67, _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd68, %rd67, %rd66;
ld.shared.u32 %r117, [%rd68];
min.s32 %r118, %r116, %r117;
add.s64 %rd69, %rd4, %rd63;
st.local.u32 [%rd69], %r118;
setp.lt.s32	%p14, %r125, %r118;
@%p14 bra BB37_7;

cvta.to.global.u64 %rd70, %rd19;
mul.wide.s32 %rd71, %r121, 8;
add.s64 %rd72, %rd70, %rd71;
mov.u64 %rd73, 0;
st.global.u64 [%rd72], %rd73;
bra.uni BB37_25;

BB37_8:
mul.lo.s32 %r34, %r22, %r32;
ld.local.u32 %r85, [%rd4+12];
add.s32 %r35, %r85, -1;
ld.local.u32 %r36, [%rd3+12];
ld.local.u32 %r86, [%rd4+8];
add.s32 %r37, %r86, -1;
ld.local.u32 %r38, [%rd3+8];
ld.local.u32 %r87, [%rd4+4];
add.s32 %r39, %r87, -1;
ld.local.u32 %r40, [%rd3+4];
ld.local.u32 %r88, [%rd4];
add.s32 %r41, %r88, -1;
mov.f64 %fd6, 0d0000000000000000;
bra.uni BB37_9;

BB37_18:
add.s32 %r107, %r123, 1;
st.local.u32 [%rd74], %r107;

BB37_9:
ld.local.u32 %r123, [%rd2+12];
mul.lo.s32 %r89, %r11, %r123;
sub.s32 %r43, %r28, %r89;
rem.s32 %r90, %r43, %r12;
setp.ne.s32	%p5, %r90, 0;
@%p5 bra BB37_14;

ld.local.u32 %r44, [%rd2+8];
mul.lo.s32 %r91, %r13, %r44;
sub.s32 %r45, %r29, %r91;
rem.s32 %r92, %r45, %r14;
setp.ne.s32	%p6, %r92, 0;
@%p6 bra BB37_14;

div.s32 %r93, %r43, %r12;
div.s32 %r94, %r45, %r14;
mad.lo.s32 %r46, %r94, %r15, %r93;
ld.local.u32 %r47, [%rd2+4];
mul.lo.s32 %r95, %r17, %r47;
sub.s32 %r48, %r30, %r95;
rem.s32 %r96, %r48, %r18;
setp.ne.s32	%p7, %r96, 0;
@%p7 bra BB37_14;

div.s32 %r97, %r48, %r18;
mad.lo.s32 %r49, %r97, %r16, %r46;
ld.local.u32 %r50, [%rd2];
mul.lo.s32 %r98, %r20, %r50;
sub.s32 %r51, %r31, %r98;
rem.s32 %r99, %r51, %r21;
setp.ne.s32	%p8, %r99, 0;
@%p8 bra BB37_14;

div.s32 %r100, %r51, %r21;
mad.lo.s32 %r101, %r100, %r19, %r49;
add.s32 %r102, %r34, %r101;
mad.lo.s32 %r103, %r23, %r102, %r50;
mad.lo.s32 %r104, %r24, %r103, %r47;
mad.lo.s32 %r105, %r25, %r104, %r44;
mad.lo.s32 %r106, %r26, %r105, %r123;
mul.wide.s32 %rd51, %r106, 8;
add.s64 %rd52, %rd50, %rd51;
ld.global.f64 %fd5, [%rd52];
add.f64 %fd6, %fd6, %fd5;

BB37_14:
add.s64 %rd5, %rd2, 12;
setp.ne.s32	%p9, %r123, %r35;
mov.u64 %rd74, %rd5;
@%p9 bra BB37_18;

st.local.u32 [%rd5], %r36;
add.s64 %rd6, %rd5, -4;
ld.local.u32 %r123, [%rd5+-4];
setp.ne.s32	%p10, %r123, %r37;
mov.u64 %rd74, %rd6;
@%p10 bra BB37_18;

st.local.u32 [%rd5+-4], %r38;
add.s64 %rd7, %rd5, -8;
ld.local.u32 %r123, [%rd5+-8];
setp.ne.s32	%p11, %r123, %r39;
mov.u64 %rd74, %rd7;
@%p11 bra BB37_18;

mov.u64 %rd8, %rd2;
st.local.u32 [%rd5+-8], %r40;
ld.local.u32 %r123, [%rd2];
setp.eq.s32	%p12, %r123, %r41;
mov.u64 %rd74, %rd8;
@%p12 bra BB37_19;
bra.uni BB37_18;

BB37_19:
ld.local.u32 %r108, [%rd3];
st.local.u32 [%rd2], %r108;
cvta.to.global.u64 %rd53, %rd19;
mul.wide.s32 %rd54, %r121, 8;
add.s64 %rd55, %rd53, %rd54;
st.global.f64 [%rd55], %fd6;

BB37_25:
mov.u32 %r119, %nctaid.x;
mad.lo.s32 %r121, %r119, %r72, %r121;
setp.lt.s32	%p15, %r121, %r65;
@%p15 bra BB37_6;

BB37_26:
ret;
}


.visible .entry _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot38[80];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b32 %r<154>;
.reg .f64 %fd<7>;
.reg .b64 %rd<77>;

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation[20];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape[20];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad[20];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride[20];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape[24];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape[24];

mov.u64 %rd76, __local_depot38;
cvta.local.u64 %SP, %rd76;
ld.param.u32 %r78, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd13, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd14, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd15, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd16, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd17, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd18, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd19, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd20, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
add.u64 %rd21, %SP, 20;
cvta.to.local.u64 %rd1, %rd21;
add.u64 %rd22, %SP, 40;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 60;
cvta.to.local.u64 %rd3, %rd23;
add.u64 %rd24, %SP, 0;
cvta.to.local.u64 %rd4, %rd24;
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 4;
@%p1 bra BB38_2;

cvta.to.global.u64 %rd25, %rd19;
mul.wide.u32 %rd26, %r1, 4;
add.s64 %rd27, %rd25, %rd26;
ld.global.u32 %r79, [%rd27];
mov.u64 %rd28, _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd29, %rd28, %rd26;
st.shared.u32 [%rd29], %r79;
cvta.to.global.u64 %rd30, %rd16;
add.s64 %rd31, %rd30, %rd26;
ld.global.u32 %r80, [%rd31];
mov.u64 %rd32, _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd33, %rd32, %rd26;
st.shared.u32 [%rd33], %r80;
cvta.to.global.u64 %rd34, %rd17;
add.s64 %rd35, %rd34, %rd26;
ld.global.u32 %r81, [%rd35];
mov.u64 %rd36, _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad;
add.s64 %rd37, %rd36, %rd26;
st.shared.u32 [%rd37], %r81;
cvta.to.global.u64 %rd38, %rd18;
add.s64 %rd39, %rd38, %rd26;
ld.global.u32 %r82, [%rd39];
mov.u64 %rd40, _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd41, %rd40, %rd26;
st.shared.u32 [%rd41], %r82;

BB38_2:
setp.gt.u32	%p2, %r1, 5;
@%p2 bra BB38_4;

cvta.to.global.u64 %rd42, %rd14;
cvta.to.global.u64 %rd43, %rd15;
mul.wide.u32 %rd44, %r1, 4;
add.s64 %rd45, %rd43, %rd44;
ld.global.u32 %r83, [%rd45];
mov.u64 %rd46, _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd47, %rd46, %rd44;
st.shared.u32 [%rd47], %r83;
add.s64 %rd48, %rd42, %rd44;
ld.global.u32 %r84, [%rd48];
mov.u64 %rd49, _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape;
add.s64 %rd50, %rd49, %rd44;
st.shared.u32 [%rd50], %r84;

BB38_4:
bar.sync 0;
mov.u32 %r85, %ntid.x;
mov.u32 %r86, %ctaid.x;
mad.lo.s32 %r149, %r85, %r86, %r1;
setp.ge.s32	%p3, %r149, %r78;
@%p3 bra BB38_28;

ld.shared.u32 %r3, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+20];
ld.shared.u32 %r4, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+16];
ld.shared.u32 %r5, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+16];
ld.shared.u32 %r6, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+12];
ld.shared.u32 %r7, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+12];
ld.shared.u32 %r8, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+8];
ld.shared.u32 %r9, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+8];
ld.shared.u32 %r10, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+4];
ld.shared.u32 %r11, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+4];
ld.shared.u32 %r12, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad];
ld.shared.u32 %r13, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+16];
ld.shared.u32 %r14, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+16];
ld.shared.u32 %r15, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+12];
ld.shared.u32 %r16, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+12];
ld.shared.u32 %r87, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+12];
ld.shared.u32 %r17, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+16];
mul.lo.s32 %r18, %r87, %r17;
ld.shared.u32 %r19, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+8];
ld.shared.u32 %r20, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+8];
ld.shared.u32 %r88, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r21, %r88, %r18;
ld.shared.u32 %r22, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+4];
ld.shared.u32 %r23, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+4];
ld.shared.u32 %r89, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r24, %r89, %r21;
ld.shared.u32 %r25, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride];
ld.shared.u32 %r26, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation];
ld.shared.u32 %r90, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape];
mul.lo.s32 %r27, %r90, %r24;
ld.shared.u32 %r28, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+4];
ld.shared.u32 %r29, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+8];
ld.shared.u32 %r30, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+12];
ld.shared.u32 %r31, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+16];
ld.shared.u32 %r32, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+20];
cvta.to.global.u64 %rd51, %rd13;

BB38_6:
rem.s32 %r92, %r149, %r3;
add.s32 %r34, %r4, %r92;
st.local.u32 [%rd1+16], %r34;
div.s32 %r93, %r149, %r3;
rem.s32 %r94, %r93, %r5;
add.s32 %r35, %r6, %r94;
st.local.u32 [%rd1+12], %r35;
div.s32 %r95, %r93, %r5;
rem.s32 %r96, %r95, %r7;
add.s32 %r36, %r8, %r96;
st.local.u32 [%rd1+8], %r36;
div.s32 %r97, %r95, %r7;
rem.s32 %r98, %r97, %r9;
add.s32 %r37, %r10, %r98;
st.local.u32 [%rd1+4], %r37;
div.s32 %r99, %r97, %r9;
rem.s32 %r100, %r99, %r11;
add.s32 %r38, %r12, %r100;
st.local.u32 [%rd1], %r38;
div.s32 %r39, %r99, %r11;
mov.u32 %r150, 0;

BB38_7:
setp.lt.s32	%p4, %r150, 5;
@%p4 bra BB38_22;
bra.uni BB38_8;

BB38_22:
cvt.s64.s32	%rd11, %r150;
mul.wide.s32 %rd57, %r150, 4;
mov.u64 %rd58, _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd59, %rd58, %rd57;
mov.u64 %rd60, _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd61, %rd60, %rd57;
ld.shared.u32 %r130, [%rd61];
add.s32 %r131, %r130, -1;
ld.shared.u32 %r132, [%rd59];
mad.lo.s32 %r69, %r131, %r132, 1;
add.s64 %rd62, %rd1, %rd57;
ld.local.u32 %r70, [%rd62];
setp.lt.s32	%p15, %r70, %r69;
mov.u64 %rd63, _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd12, %rd63, %rd57;
@%p15 bra BB38_24;
bra.uni BB38_23;

BB38_24:
ld.shared.u32 %r152, [%rd12];
mov.u32 %r153, 0;
bra.uni BB38_25;

BB38_23:
sub.s32 %r133, %r70, %r69;
ld.shared.u32 %r152, [%rd12];
div.s32 %r134, %r133, %r152;
add.s32 %r153, %r134, 1;

BB38_25:
shl.b64 %rd64, %rd11, 2;
add.s64 %rd65, %rd2, %rd64;
st.local.u32 [%rd65], %r153;
add.s64 %rd66, %rd3, %rd64;
st.local.u32 [%rd66], %r153;
div.s32 %r136, %r70, %r152;
add.s32 %r137, %r136, 1;
add.s32 %r150, %r150, 1;
mul.wide.s32 %rd67, %r150, 4;
mov.u64 %rd68, _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd69, %rd68, %rd67;
ld.shared.u32 %r138, [%rd69];
min.s32 %r139, %r137, %r138;
add.s64 %rd70, %rd4, %rd64;
st.local.u32 [%rd70], %r139;
setp.lt.s32	%p16, %r153, %r139;
@%p16 bra BB38_7;

cvta.to.global.u64 %rd71, %rd20;
mul.wide.s32 %rd72, %r149, 8;
add.s64 %rd73, %rd71, %rd72;
mov.u64 %rd74, 0;
st.global.u64 [%rd73], %rd74;
bra.uni BB38_27;

BB38_8:
mul.lo.s32 %r41, %r27, %r39;
ld.local.u32 %r101, [%rd4+16];
add.s32 %r42, %r101, -1;
ld.local.u32 %r43, [%rd3+16];
ld.local.u32 %r102, [%rd4+12];
add.s32 %r44, %r102, -1;
ld.local.u32 %r45, [%rd3+12];
ld.local.u32 %r103, [%rd4+8];
add.s32 %r46, %r103, -1;
ld.local.u32 %r47, [%rd3+8];
ld.local.u32 %r104, [%rd4+4];
add.s32 %r48, %r104, -1;
ld.local.u32 %r49, [%rd3+4];
ld.local.u32 %r105, [%rd4];
add.s32 %r50, %r105, -1;
mov.f64 %fd6, 0d0000000000000000;
bra.uni BB38_9;

BB38_20:
add.s32 %r128, %r151, 1;
st.local.u32 [%rd75], %r128;

BB38_9:
rem.s32 %r143, %r149, %r3;
add.s32 %r142, %r4, %r143;
ld.local.u32 %r151, [%rd2+16];
mul.lo.s32 %r106, %r13, %r151;
sub.s32 %r52, %r142, %r106;
rem.s32 %r107, %r52, %r14;
setp.ne.s32	%p5, %r107, 0;
@%p5 bra BB38_15;

div.s32 %r146, %r149, %r3;
rem.s32 %r145, %r146, %r5;
add.s32 %r144, %r6, %r145;
ld.local.u32 %r53, [%rd2+12];
mul.lo.s32 %r108, %r15, %r53;
sub.s32 %r54, %r144, %r108;
rem.s32 %r109, %r54, %r16;
setp.ne.s32	%p6, %r109, 0;
@%p6 bra BB38_15;

div.s32 %r110, %r52, %r14;
div.s32 %r111, %r54, %r16;
mad.lo.s32 %r55, %r111, %r17, %r110;
ld.local.u32 %r56, [%rd2+8];
mul.lo.s32 %r112, %r19, %r56;
sub.s32 %r57, %r36, %r112;
rem.s32 %r113, %r57, %r20;
setp.ne.s32	%p7, %r113, 0;
@%p7 bra BB38_15;

div.s32 %r114, %r57, %r20;
mad.lo.s32 %r58, %r114, %r18, %r55;
ld.local.u32 %r59, [%rd2+4];
mul.lo.s32 %r115, %r22, %r59;
sub.s32 %r60, %r37, %r115;
rem.s32 %r116, %r60, %r23;
setp.ne.s32	%p8, %r116, 0;
@%p8 bra BB38_15;

div.s32 %r117, %r60, %r23;
mad.lo.s32 %r61, %r117, %r21, %r58;
ld.local.u32 %r62, [%rd2];
mul.lo.s32 %r118, %r25, %r62;
sub.s32 %r63, %r38, %r118;
rem.s32 %r119, %r63, %r26;
setp.ne.s32	%p9, %r119, 0;
@%p9 bra BB38_15;

div.s32 %r120, %r63, %r26;
mad.lo.s32 %r121, %r120, %r24, %r61;
add.s32 %r122, %r41, %r121;
mad.lo.s32 %r123, %r28, %r122, %r62;
mad.lo.s32 %r124, %r29, %r123, %r59;
mad.lo.s32 %r125, %r30, %r124, %r56;
mad.lo.s32 %r126, %r31, %r125, %r53;
mad.lo.s32 %r127, %r32, %r126, %r151;
mul.wide.s32 %rd52, %r127, 8;
add.s64 %rd53, %rd51, %rd52;
ld.global.f64 %fd5, [%rd53];
add.f64 %fd6, %fd6, %fd5;

BB38_15:
add.s64 %rd5, %rd2, 16;
setp.ne.s32	%p10, %r151, %r42;
mov.u64 %rd75, %rd5;
@%p10 bra BB38_20;

st.local.u32 [%rd5], %r43;
add.s64 %rd6, %rd5, -4;
ld.local.u32 %r151, [%rd5+-4];
setp.ne.s32	%p11, %r151, %r44;
mov.u64 %rd75, %rd6;
@%p11 bra BB38_20;

st.local.u32 [%rd5+-4], %r45;
add.s64 %rd7, %rd5, -8;
ld.local.u32 %r151, [%rd5+-8];
setp.ne.s32	%p12, %r151, %r46;
mov.u64 %rd75, %rd7;
@%p12 bra BB38_20;

st.local.u32 [%rd5+-8], %r47;
add.s64 %rd8, %rd5, -12;
ld.local.u32 %r151, [%rd5+-12];
setp.ne.s32	%p13, %r151, %r48;
mov.u64 %rd75, %rd8;
@%p13 bra BB38_20;

mov.u64 %rd9, %rd2;
st.local.u32 [%rd5+-12], %r49;
ld.local.u32 %r151, [%rd2];
setp.eq.s32	%p14, %r151, %r50;
mov.u64 %rd75, %rd9;
@%p14 bra BB38_21;
bra.uni BB38_20;

BB38_21:
ld.local.u32 %r129, [%rd3];
st.local.u32 [%rd2], %r129;
cvta.to.global.u64 %rd54, %rd20;
mul.wide.s32 %rd55, %r149, 8;
add.s64 %rd56, %rd54, %rd55;
st.global.f64 [%rd56], %fd6;

BB38_27:
mov.u32 %r148, %ntid.x;
ld.param.u32 %r147, [_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
mov.u32 %r140, %nctaid.x;
mad.lo.s32 %r149, %r140, %r148, %r149;
setp.lt.s32	%p17, %r149, %r147;
@%p17 bra BB38_6;

BB38_28:
ret;
}


.visible .entry _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot39[96];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b32 %r<175>;
.reg .f64 %fd<7>;
.reg .b64 %rd<78>;

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation[24];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape[24];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad[24];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride[24];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape[28];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape[28];

mov.u64 %rd77, __local_depot39;
cvta.local.u64 %SP, %rd77;
ld.param.u32 %r91, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd14, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd15, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd16, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd17, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd18, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd19, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd20, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd21, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
add.u64 %rd22, %SP, 24;
cvta.to.local.u64 %rd1, %rd22;
add.u64 %rd23, %SP, 48;
cvta.to.local.u64 %rd2, %rd23;
add.u64 %rd24, %SP, 72;
cvta.to.local.u64 %rd3, %rd24;
add.u64 %rd25, %SP, 0;
cvta.to.local.u64 %rd4, %rd25;
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 5;
@%p1 bra BB39_2;

cvta.to.global.u64 %rd26, %rd20;
mul.wide.u32 %rd27, %r1, 4;
add.s64 %rd28, %rd26, %rd27;
ld.global.u32 %r92, [%rd28];
mov.u64 %rd29, _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd30, %rd29, %rd27;
st.shared.u32 [%rd30], %r92;
cvta.to.global.u64 %rd31, %rd17;
add.s64 %rd32, %rd31, %rd27;
ld.global.u32 %r93, [%rd32];
mov.u64 %rd33, _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd34, %rd33, %rd27;
st.shared.u32 [%rd34], %r93;
cvta.to.global.u64 %rd35, %rd18;
add.s64 %rd36, %rd35, %rd27;
ld.global.u32 %r94, [%rd36];
mov.u64 %rd37, _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad;
add.s64 %rd38, %rd37, %rd27;
st.shared.u32 [%rd38], %r94;
cvta.to.global.u64 %rd39, %rd19;
add.s64 %rd40, %rd39, %rd27;
ld.global.u32 %r95, [%rd40];
mov.u64 %rd41, _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd42, %rd41, %rd27;
st.shared.u32 [%rd42], %r95;

BB39_2:
setp.gt.u32	%p2, %r1, 6;
@%p2 bra BB39_4;

cvta.to.global.u64 %rd43, %rd15;
cvta.to.global.u64 %rd44, %rd16;
mul.wide.u32 %rd45, %r1, 4;
add.s64 %rd46, %rd44, %rd45;
ld.global.u32 %r96, [%rd46];
mov.u64 %rd47, _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd48, %rd47, %rd45;
st.shared.u32 [%rd48], %r96;
add.s64 %rd49, %rd43, %rd45;
ld.global.u32 %r97, [%rd49];
mov.u64 %rd50, _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape;
add.s64 %rd51, %rd50, %rd45;
st.shared.u32 [%rd51], %r97;

BB39_4:
bar.sync 0;
mov.u32 %r98, %ntid.x;
mov.u32 %r99, %ctaid.x;
mad.lo.s32 %r170, %r98, %r99, %r1;
setp.ge.s32	%p3, %r170, %r91;
@%p3 bra BB39_30;

ld.shared.u32 %r3, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+24];
ld.shared.u32 %r4, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+20];
ld.shared.u32 %r5, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+20];
ld.shared.u32 %r6, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+16];
ld.shared.u32 %r7, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+16];
ld.shared.u32 %r8, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+12];
ld.shared.u32 %r9, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+12];
ld.shared.u32 %r10, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+8];
ld.shared.u32 %r11, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+8];
ld.shared.u32 %r12, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+4];
ld.shared.u32 %r13, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+4];
ld.shared.u32 %r14, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad];
ld.shared.u32 %r15, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+20];
ld.shared.u32 %r16, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+20];
add.s64 %rd5, %rd2, 20;
ld.shared.u32 %r17, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+16];
ld.shared.u32 %r18, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+16];
ld.shared.u32 %r100, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+16];
ld.shared.u32 %r19, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+20];
mul.lo.s32 %r20, %r100, %r19;
ld.shared.u32 %r21, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+12];
ld.shared.u32 %r22, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+12];
ld.shared.u32 %r101, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r23, %r101, %r20;
ld.shared.u32 %r24, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+8];
ld.shared.u32 %r25, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+8];
ld.shared.u32 %r102, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r26, %r102, %r23;
ld.shared.u32 %r27, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+4];
ld.shared.u32 %r28, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+4];
ld.shared.u32 %r103, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r29, %r103, %r26;
ld.shared.u32 %r30, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride];
ld.shared.u32 %r31, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation];
ld.shared.u32 %r104, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape];
mul.lo.s32 %r32, %r104, %r29;
ld.shared.u32 %r33, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+4];
ld.shared.u32 %r34, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+8];
ld.shared.u32 %r35, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+12];
ld.shared.u32 %r36, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+16];
ld.shared.u32 %r37, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+20];
ld.shared.u32 %r38, [_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+24];
cvta.to.global.u64 %rd52, %rd14;

BB39_6:
rem.s32 %r106, %r170, %r3;
add.s32 %r40, %r4, %r106;
st.local.u32 [%rd1+20], %r40;
div.s32 %r107, %r170, %r3;
rem.s32 %r108, %r107, %r5;
add.s32 %r41, %r6, %r108;
st.local.u32 [%rd1+16], %r41;
div.s32 %r109, %r107, %r5;
rem.s32 %r110, %r109, %r7;
add.s32 %r42, %r8, %r110;
st.local.u32 [%rd1+12], %r42;
div.s32 %r111, %r109, %r7;
rem.s32 %r112, %r111, %r9;
add.s32 %r43, %r10, %r112;
st.local.u32 [%rd1+8], %r43;
div.s32 %r113, %r111, %r9;
rem.s32 %r114, %r113, %r11;
add.s32 %r44, %r12, %r114;
st.local.u32 [%rd1+4], %r44;
div.s32 %r115, %r113, %r11;
rem.s32 %r116, %r115, %r13;
add.s32 %r45, %r14, %r116;
st.local.u32 [%rd1], %r45;
div.s32 %r46, %r115, %r13;
mov.u32 %r171, 0;

BB39_7:
setp.lt.s32	%p4, %r171, 6;
@%p4 bra BB39_24;
bra.uni BB39_8;

BB39_24:
cvt.s64.s32	%rd12, %r171;
mul.wide.s32 %rd58, %r171, 4;
mov.u64 %rd59, _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd60, %rd59, %rd58;
mov.u64 %rd61, _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd62, %rd61, %rd58;
ld.shared.u32 %r151, [%rd62];
add.s32 %r152, %r151, -1;
ld.shared.u32 %r153, [%rd60];
mad.lo.s32 %r82, %r152, %r153, 1;
add.s64 %rd63, %rd1, %rd58;
ld.local.u32 %r83, [%rd63];
setp.lt.s32	%p17, %r83, %r82;
mov.u64 %rd64, _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd13, %rd64, %rd58;
@%p17 bra BB39_26;
bra.uni BB39_25;

BB39_26:
ld.shared.u32 %r173, [%rd13];
mov.u32 %r174, 0;
bra.uni BB39_27;

BB39_25:
sub.s32 %r154, %r83, %r82;
ld.shared.u32 %r173, [%rd13];
div.s32 %r155, %r154, %r173;
add.s32 %r174, %r155, 1;

BB39_27:
shl.b64 %rd65, %rd12, 2;
add.s64 %rd66, %rd2, %rd65;
st.local.u32 [%rd66], %r174;
add.s64 %rd67, %rd3, %rd65;
st.local.u32 [%rd67], %r174;
div.s32 %r157, %r83, %r173;
add.s32 %r158, %r157, 1;
add.s32 %r171, %r171, 1;
mul.wide.s32 %rd68, %r171, 4;
mov.u64 %rd69, _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd70, %rd69, %rd68;
ld.shared.u32 %r159, [%rd70];
min.s32 %r160, %r158, %r159;
add.s64 %rd71, %rd4, %rd65;
st.local.u32 [%rd71], %r160;
setp.lt.s32	%p18, %r174, %r160;
@%p18 bra BB39_7;

cvta.to.global.u64 %rd72, %rd21;
mul.wide.s32 %rd73, %r170, 8;
add.s64 %rd74, %rd72, %rd73;
mov.u64 %rd75, 0;
st.global.u64 [%rd74], %rd75;
bra.uni BB39_29;

BB39_8:
mul.lo.s32 %r48, %r32, %r46;
ld.local.u32 %r117, [%rd4+20];
add.s32 %r49, %r117, -1;
ld.local.u32 %r50, [%rd3+20];
ld.local.u32 %r118, [%rd4+16];
add.s32 %r51, %r118, -1;
ld.local.u32 %r52, [%rd3+16];
ld.local.u32 %r119, [%rd4+12];
add.s32 %r53, %r119, -1;
ld.local.u32 %r54, [%rd3+12];
ld.local.u32 %r120, [%rd4+8];
add.s32 %r55, %r120, -1;
ld.local.u32 %r56, [%rd3+8];
ld.local.u32 %r121, [%rd4+4];
add.s32 %r57, %r121, -1;
ld.local.u32 %r58, [%rd3+4];
ld.local.u32 %r122, [%rd4];
add.s32 %r59, %r122, -1;
mov.f64 %fd6, 0d0000000000000000;
bra.uni BB39_9;

BB39_22:
mov.u64 %rd11, %rd76;
add.s32 %r149, %r172, 1;
st.local.u32 [%rd11], %r149;

BB39_9:
rem.s32 %r164, %r170, %r3;
add.s32 %r163, %r4, %r164;
ld.local.u32 %r172, [%rd5];
mul.lo.s32 %r123, %r15, %r172;
sub.s32 %r61, %r163, %r123;
rem.s32 %r124, %r61, %r16;
setp.ne.s32	%p5, %r124, 0;
@%p5 bra BB39_16;

div.s32 %r167, %r170, %r3;
rem.s32 %r166, %r167, %r5;
add.s32 %r165, %r6, %r166;
ld.local.u32 %r62, [%rd5+-4];
mul.lo.s32 %r125, %r17, %r62;
sub.s32 %r63, %r165, %r125;
rem.s32 %r126, %r63, %r18;
setp.ne.s32	%p6, %r126, 0;
@%p6 bra BB39_16;

div.s32 %r127, %r61, %r16;
div.s32 %r128, %r63, %r18;
mad.lo.s32 %r64, %r128, %r19, %r127;
ld.local.u32 %r65, [%rd5+-8];
mul.lo.s32 %r129, %r21, %r65;
sub.s32 %r66, %r42, %r129;
rem.s32 %r130, %r66, %r22;
setp.ne.s32	%p7, %r130, 0;
@%p7 bra BB39_16;

mul.lo.s32 %r169, %r100, %r19;
div.s32 %r131, %r66, %r22;
mad.lo.s32 %r67, %r131, %r169, %r64;
ld.local.u32 %r68, [%rd5+-12];
mul.lo.s32 %r132, %r24, %r68;
sub.s32 %r69, %r43, %r132;
rem.s32 %r133, %r69, %r25;
setp.ne.s32	%p8, %r133, 0;
@%p8 bra BB39_16;

div.s32 %r134, %r69, %r25;
mad.lo.s32 %r70, %r134, %r23, %r67;
ld.local.u32 %r71, [%rd5+-16];
mul.lo.s32 %r135, %r27, %r71;
sub.s32 %r72, %r44, %r135;
rem.s32 %r136, %r72, %r28;
setp.ne.s32	%p9, %r136, 0;
@%p9 bra BB39_16;

div.s32 %r137, %r72, %r28;
mad.lo.s32 %r73, %r137, %r26, %r70;
ld.local.u32 %r74, [%rd2];
mul.lo.s32 %r138, %r30, %r74;
sub.s32 %r75, %r45, %r138;
rem.s32 %r139, %r75, %r31;
setp.ne.s32	%p10, %r139, 0;
@%p10 bra BB39_16;

div.s32 %r140, %r75, %r31;
mad.lo.s32 %r141, %r140, %r29, %r73;
add.s32 %r142, %r48, %r141;
mad.lo.s32 %r143, %r33, %r142, %r74;
mad.lo.s32 %r144, %r34, %r143, %r71;
mad.lo.s32 %r145, %r35, %r144, %r68;
mad.lo.s32 %r146, %r36, %r145, %r65;
mad.lo.s32 %r147, %r37, %r146, %r62;
mad.lo.s32 %r148, %r38, %r147, %r172;
mul.wide.s32 %rd53, %r148, 8;
add.s64 %rd54, %rd52, %rd53;
ld.global.f64 %fd5, [%rd54];
add.f64 %fd6, %fd6, %fd5;

BB39_16:
setp.ne.s32	%p11, %r172, %r49;
mov.u64 %rd76, %rd5;
@%p11 bra BB39_22;

st.local.u32 [%rd5], %r50;
add.s64 %rd6, %rd5, -4;
ld.local.u32 %r172, [%rd5+-4];
setp.ne.s32	%p12, %r172, %r51;
mov.u64 %rd76, %rd6;
@%p12 bra BB39_22;

st.local.u32 [%rd5+-4], %r52;
add.s64 %rd7, %rd5, -8;
ld.local.u32 %r172, [%rd5+-8];
setp.ne.s32	%p13, %r172, %r53;
mov.u64 %rd76, %rd7;
@%p13 bra BB39_22;

st.local.u32 [%rd5+-8], %r54;
add.s64 %rd8, %rd5, -12;
ld.local.u32 %r172, [%rd5+-12];
setp.ne.s32	%p14, %r172, %r55;
mov.u64 %rd76, %rd8;
@%p14 bra BB39_22;

st.local.u32 [%rd5+-12], %r56;
add.s64 %rd9, %rd5, -16;
ld.local.u32 %r172, [%rd5+-16];
setp.ne.s32	%p15, %r172, %r57;
mov.u64 %rd76, %rd9;
@%p15 bra BB39_22;

mov.u64 %rd10, %rd2;
st.local.u32 [%rd5+-16], %r58;
ld.local.u32 %r172, [%rd2];
setp.eq.s32	%p16, %r172, %r59;
mov.u64 %rd76, %rd10;
@%p16 bra BB39_23;
bra.uni BB39_22;

BB39_23:
ld.local.u32 %r150, [%rd3];
st.local.u32 [%rd2], %r150;
cvta.to.global.u64 %rd55, %rd21;
mul.wide.s32 %rd56, %r170, 8;
add.s64 %rd57, %rd55, %rd56;
st.global.f64 [%rd57], %fd6;

BB39_29:
mov.u32 %r168, %ntid.x;
mov.u32 %r161, %nctaid.x;
mad.lo.s32 %r170, %r161, %r168, %r170;
setp.lt.s32	%p19, %r170, %r91;
@%p19 bra BB39_6;

BB39_30:
ret;
}


.visible .entry _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot40[112];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<22>;
.reg .b32 %r<196>;
.reg .f64 %fd<7>;
.reg .b64 %rd<79>;

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation[28];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape[28];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad[28];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride[28];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape[32];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape[32];

mov.u64 %rd78, __local_depot40;
cvta.local.u64 %SP, %rd78;
ld.param.u32 %r104, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd15, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd16, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd17, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd18, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd19, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd20, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd21, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd22, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
add.u64 %rd23, %SP, 28;
cvta.to.local.u64 %rd1, %rd23;
add.u64 %rd24, %SP, 56;
cvta.to.local.u64 %rd2, %rd24;
add.u64 %rd25, %SP, 84;
cvta.to.local.u64 %rd3, %rd25;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd4, %rd26;
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 6;
@%p1 bra BB40_2;

cvta.to.global.u64 %rd27, %rd21;
mul.wide.u32 %rd28, %r1, 4;
add.s64 %rd29, %rd27, %rd28;
ld.global.u32 %r105, [%rd29];
mov.u64 %rd30, _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd31, %rd30, %rd28;
st.shared.u32 [%rd31], %r105;
cvta.to.global.u64 %rd32, %rd18;
add.s64 %rd33, %rd32, %rd28;
ld.global.u32 %r106, [%rd33];
mov.u64 %rd34, _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd35, %rd34, %rd28;
st.shared.u32 [%rd35], %r106;
cvta.to.global.u64 %rd36, %rd19;
add.s64 %rd37, %rd36, %rd28;
ld.global.u32 %r107, [%rd37];
mov.u64 %rd38, _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad;
add.s64 %rd39, %rd38, %rd28;
st.shared.u32 [%rd39], %r107;
cvta.to.global.u64 %rd40, %rd20;
add.s64 %rd41, %rd40, %rd28;
ld.global.u32 %r108, [%rd41];
mov.u64 %rd42, _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd43, %rd42, %rd28;
st.shared.u32 [%rd43], %r108;

BB40_2:
setp.gt.u32	%p2, %r1, 7;
@%p2 bra BB40_4;

cvta.to.global.u64 %rd44, %rd16;
cvta.to.global.u64 %rd45, %rd17;
mul.wide.u32 %rd46, %r1, 4;
add.s64 %rd47, %rd45, %rd46;
ld.global.u32 %r109, [%rd47];
mov.u64 %rd48, _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd49, %rd48, %rd46;
st.shared.u32 [%rd49], %r109;
add.s64 %rd50, %rd44, %rd46;
ld.global.u32 %r110, [%rd50];
mov.u64 %rd51, _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape;
add.s64 %rd52, %rd51, %rd46;
st.shared.u32 [%rd52], %r110;

BB40_4:
bar.sync 0;
mov.u32 %r111, %ntid.x;
mov.u32 %r112, %ctaid.x;
mad.lo.s32 %r191, %r111, %r112, %r1;
setp.ge.s32	%p3, %r191, %r104;
@%p3 bra BB40_32;

ld.shared.u32 %r3, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+28];
ld.shared.u32 %r4, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+24];
ld.shared.u32 %r5, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+24];
ld.shared.u32 %r6, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+20];
ld.shared.u32 %r7, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+20];
ld.shared.u32 %r8, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+16];
ld.shared.u32 %r9, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+16];
ld.shared.u32 %r10, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+12];
ld.shared.u32 %r11, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+12];
ld.shared.u32 %r12, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+8];
ld.shared.u32 %r13, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+8];
ld.shared.u32 %r14, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+4];
ld.shared.u32 %r15, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+4];
ld.shared.u32 %r16, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad];
ld.shared.u32 %r17, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+24];
ld.shared.u32 %r18, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+24];
add.s64 %rd5, %rd2, 24;
ld.shared.u32 %r19, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+20];
ld.shared.u32 %r20, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+20];
ld.shared.u32 %r113, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+20];
ld.shared.u32 %r21, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+24];
mul.lo.s32 %r22, %r113, %r21;
ld.shared.u32 %r23, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+16];
ld.shared.u32 %r24, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+16];
ld.shared.u32 %r114, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+16];
mul.lo.s32 %r25, %r114, %r22;
ld.shared.u32 %r26, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+12];
ld.shared.u32 %r27, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+12];
ld.shared.u32 %r115, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r28, %r115, %r25;
ld.shared.u32 %r29, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+8];
ld.shared.u32 %r30, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+8];
ld.shared.u32 %r116, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r31, %r116, %r28;
ld.shared.u32 %r32, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+4];
ld.shared.u32 %r33, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+4];
ld.shared.u32 %r117, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r34, %r117, %r31;
ld.shared.u32 %r35, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride];
ld.shared.u32 %r36, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation];
ld.shared.u32 %r118, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape];
mul.lo.s32 %r37, %r118, %r34;
ld.shared.u32 %r38, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+4];
ld.shared.u32 %r39, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+8];
ld.shared.u32 %r40, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+12];
ld.shared.u32 %r41, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+16];
ld.shared.u32 %r42, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+20];
ld.shared.u32 %r43, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+24];
ld.shared.u32 %r44, [_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+28];
cvta.to.global.u64 %rd53, %rd15;

BB40_6:
rem.s32 %r120, %r191, %r3;
add.s32 %r46, %r4, %r120;
st.local.u32 [%rd1+24], %r46;
div.s32 %r121, %r191, %r3;
rem.s32 %r122, %r121, %r5;
add.s32 %r47, %r6, %r122;
st.local.u32 [%rd1+20], %r47;
div.s32 %r123, %r121, %r5;
rem.s32 %r124, %r123, %r7;
add.s32 %r48, %r8, %r124;
st.local.u32 [%rd1+16], %r48;
div.s32 %r125, %r123, %r7;
rem.s32 %r126, %r125, %r9;
add.s32 %r49, %r10, %r126;
st.local.u32 [%rd1+12], %r49;
div.s32 %r127, %r125, %r9;
rem.s32 %r128, %r127, %r11;
add.s32 %r50, %r12, %r128;
st.local.u32 [%rd1+8], %r50;
div.s32 %r129, %r127, %r11;
rem.s32 %r130, %r129, %r13;
add.s32 %r51, %r14, %r130;
st.local.u32 [%rd1+4], %r51;
div.s32 %r131, %r129, %r13;
rem.s32 %r132, %r131, %r15;
add.s32 %r52, %r16, %r132;
st.local.u32 [%rd1], %r52;
div.s32 %r53, %r131, %r15;
mov.u32 %r192, 0;

BB40_7:
setp.lt.s32	%p4, %r192, 7;
@%p4 bra BB40_26;
bra.uni BB40_8;

BB40_26:
cvt.s64.s32	%rd13, %r192;
mul.wide.s32 %rd59, %r192, 4;
mov.u64 %rd60, _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd61, %rd60, %rd59;
mov.u64 %rd62, _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd63, %rd62, %rd59;
ld.shared.u32 %r172, [%rd63];
add.s32 %r173, %r172, -1;
ld.shared.u32 %r174, [%rd61];
mad.lo.s32 %r95, %r173, %r174, 1;
add.s64 %rd64, %rd1, %rd59;
ld.local.u32 %r96, [%rd64];
setp.lt.s32	%p19, %r96, %r95;
mov.u64 %rd65, _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd14, %rd65, %rd59;
@%p19 bra BB40_28;
bra.uni BB40_27;

BB40_28:
ld.shared.u32 %r194, [%rd14];
mov.u32 %r195, 0;
bra.uni BB40_29;

BB40_27:
sub.s32 %r175, %r96, %r95;
ld.shared.u32 %r194, [%rd14];
div.s32 %r176, %r175, %r194;
add.s32 %r195, %r176, 1;

BB40_29:
shl.b64 %rd66, %rd13, 2;
add.s64 %rd67, %rd2, %rd66;
st.local.u32 [%rd67], %r195;
add.s64 %rd68, %rd3, %rd66;
st.local.u32 [%rd68], %r195;
div.s32 %r178, %r96, %r194;
add.s32 %r179, %r178, 1;
add.s32 %r192, %r192, 1;
mul.wide.s32 %rd69, %r192, 4;
mov.u64 %rd70, _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd71, %rd70, %rd69;
ld.shared.u32 %r180, [%rd71];
min.s32 %r181, %r179, %r180;
add.s64 %rd72, %rd4, %rd66;
st.local.u32 [%rd72], %r181;
setp.lt.s32	%p20, %r195, %r181;
@%p20 bra BB40_7;

cvta.to.global.u64 %rd73, %rd22;
mul.wide.s32 %rd74, %r191, 8;
add.s64 %rd75, %rd73, %rd74;
mov.u64 %rd76, 0;
st.global.u64 [%rd75], %rd76;
bra.uni BB40_31;

BB40_8:
mul.lo.s32 %r55, %r37, %r53;
ld.local.u32 %r133, [%rd4+24];
add.s32 %r56, %r133, -1;
ld.local.u32 %r57, [%rd3+24];
ld.local.u32 %r134, [%rd4+20];
add.s32 %r58, %r134, -1;
ld.local.u32 %r59, [%rd3+20];
ld.local.u32 %r135, [%rd4+16];
add.s32 %r60, %r135, -1;
ld.local.u32 %r61, [%rd3+16];
ld.local.u32 %r136, [%rd4+12];
add.s32 %r62, %r136, -1;
ld.local.u32 %r63, [%rd3+12];
ld.local.u32 %r137, [%rd4+8];
add.s32 %r64, %r137, -1;
ld.local.u32 %r65, [%rd3+8];
ld.local.u32 %r138, [%rd4+4];
add.s32 %r66, %r138, -1;
ld.local.u32 %r67, [%rd3+4];
ld.local.u32 %r139, [%rd4];
add.s32 %r68, %r139, -1;
mov.f64 %fd6, 0d0000000000000000;
bra.uni BB40_9;

BB40_24:
mov.u64 %rd12, %rd77;
add.s32 %r170, %r193, 1;
st.local.u32 [%rd12], %r170;

BB40_9:
rem.s32 %r185, %r191, %r3;
add.s32 %r184, %r4, %r185;
ld.local.u32 %r193, [%rd5];
mul.lo.s32 %r140, %r17, %r193;
sub.s32 %r70, %r184, %r140;
rem.s32 %r141, %r70, %r18;
setp.ne.s32	%p5, %r141, 0;
@%p5 bra BB40_17;

div.s32 %r188, %r191, %r3;
rem.s32 %r187, %r188, %r5;
add.s32 %r186, %r6, %r187;
ld.local.u32 %r71, [%rd5+-4];
mul.lo.s32 %r142, %r19, %r71;
sub.s32 %r72, %r186, %r142;
rem.s32 %r143, %r72, %r20;
setp.ne.s32	%p6, %r143, 0;
@%p6 bra BB40_17;

div.s32 %r144, %r70, %r18;
div.s32 %r145, %r72, %r20;
mad.lo.s32 %r73, %r145, %r21, %r144;
ld.local.u32 %r74, [%rd5+-8];
mul.lo.s32 %r146, %r23, %r74;
sub.s32 %r75, %r48, %r146;
rem.s32 %r147, %r75, %r24;
setp.ne.s32	%p7, %r147, 0;
@%p7 bra BB40_17;

mul.lo.s32 %r190, %r113, %r21;
div.s32 %r148, %r75, %r24;
mad.lo.s32 %r76, %r148, %r190, %r73;
ld.local.u32 %r77, [%rd5+-12];
mul.lo.s32 %r149, %r26, %r77;
sub.s32 %r78, %r49, %r149;
rem.s32 %r150, %r78, %r27;
setp.ne.s32	%p8, %r150, 0;
@%p8 bra BB40_17;

div.s32 %r151, %r78, %r27;
mad.lo.s32 %r79, %r151, %r25, %r76;
ld.local.u32 %r80, [%rd5+-16];
mul.lo.s32 %r152, %r29, %r80;
sub.s32 %r81, %r50, %r152;
rem.s32 %r153, %r81, %r30;
setp.ne.s32	%p9, %r153, 0;
@%p9 bra BB40_17;

div.s32 %r154, %r81, %r30;
mad.lo.s32 %r82, %r154, %r28, %r79;
ld.local.u32 %r83, [%rd5+-20];
mul.lo.s32 %r155, %r32, %r83;
sub.s32 %r84, %r51, %r155;
rem.s32 %r156, %r84, %r33;
setp.ne.s32	%p10, %r156, 0;
@%p10 bra BB40_17;

div.s32 %r157, %r84, %r33;
mad.lo.s32 %r85, %r157, %r31, %r82;
ld.local.u32 %r86, [%rd2];
mul.lo.s32 %r158, %r35, %r86;
sub.s32 %r87, %r52, %r158;
rem.s32 %r159, %r87, %r36;
setp.ne.s32	%p11, %r159, 0;
@%p11 bra BB40_17;

div.s32 %r160, %r87, %r36;
mad.lo.s32 %r161, %r160, %r34, %r85;
add.s32 %r162, %r55, %r161;
mad.lo.s32 %r163, %r38, %r162, %r86;
mad.lo.s32 %r164, %r39, %r163, %r83;
mad.lo.s32 %r165, %r40, %r164, %r80;
mad.lo.s32 %r166, %r41, %r165, %r77;
mad.lo.s32 %r167, %r42, %r166, %r74;
mad.lo.s32 %r168, %r43, %r167, %r71;
mad.lo.s32 %r169, %r44, %r168, %r193;
mul.wide.s32 %rd54, %r169, 8;
add.s64 %rd55, %rd53, %rd54;
ld.global.f64 %fd5, [%rd55];
add.f64 %fd6, %fd6, %fd5;

BB40_17:
setp.ne.s32	%p12, %r193, %r56;
mov.u64 %rd77, %rd5;
@%p12 bra BB40_24;

st.local.u32 [%rd5], %r57;
add.s64 %rd6, %rd5, -4;
ld.local.u32 %r193, [%rd5+-4];
setp.ne.s32	%p13, %r193, %r58;
mov.u64 %rd77, %rd6;
@%p13 bra BB40_24;

st.local.u32 [%rd5+-4], %r59;
add.s64 %rd7, %rd5, -8;
ld.local.u32 %r193, [%rd5+-8];
setp.ne.s32	%p14, %r193, %r60;
mov.u64 %rd77, %rd7;
@%p14 bra BB40_24;

st.local.u32 [%rd5+-8], %r61;
add.s64 %rd8, %rd5, -12;
ld.local.u32 %r193, [%rd5+-12];
setp.ne.s32	%p15, %r193, %r62;
mov.u64 %rd77, %rd8;
@%p15 bra BB40_24;

st.local.u32 [%rd5+-12], %r63;
add.s64 %rd9, %rd5, -16;
ld.local.u32 %r193, [%rd5+-16];
setp.ne.s32	%p16, %r193, %r64;
mov.u64 %rd77, %rd9;
@%p16 bra BB40_24;

st.local.u32 [%rd5+-16], %r65;
add.s64 %rd10, %rd5, -20;
ld.local.u32 %r193, [%rd5+-20];
setp.ne.s32	%p17, %r193, %r66;
mov.u64 %rd77, %rd10;
@%p17 bra BB40_24;

mov.u64 %rd11, %rd2;
st.local.u32 [%rd5+-20], %r67;
ld.local.u32 %r193, [%rd2];
setp.eq.s32	%p18, %r193, %r68;
mov.u64 %rd77, %rd11;
@%p18 bra BB40_25;
bra.uni BB40_24;

BB40_25:
ld.local.u32 %r171, [%rd3];
st.local.u32 [%rd2], %r171;
cvta.to.global.u64 %rd56, %rd22;
mul.wide.s32 %rd57, %r191, 8;
add.s64 %rd58, %rd56, %rd57;
st.global.f64 [%rd58], %fd6;

BB40_31:
mov.u32 %r189, %ntid.x;
mov.u32 %r182, %nctaid.x;
mad.lo.s32 %r191, %r182, %r189, %r191;
setp.lt.s32	%p21, %r191, %r104;
@%p21 bra BB40_6;

BB40_32:
ret;
}


.visible .entry _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot41[128];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<24>;
.reg .b32 %r<217>;
.reg .f64 %fd<7>;
.reg .b64 %rd<80>;

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation[32];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape[32];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad[32];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride[32];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape[36];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape[36];

mov.u64 %rd79, __local_depot41;
cvta.local.u64 %SP, %rd79;
ld.param.u32 %r117, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd16, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd17, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd18, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd19, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd20, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd21, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd22, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd23, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
add.u64 %rd24, %SP, 32;
cvta.to.local.u64 %rd1, %rd24;
add.u64 %rd25, %SP, 64;
cvta.to.local.u64 %rd2, %rd25;
add.u64 %rd26, %SP, 96;
cvta.to.local.u64 %rd3, %rd26;
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd4, %rd27;
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 7;
@%p1 bra BB41_2;

cvta.to.global.u64 %rd28, %rd22;
mul.wide.u32 %rd29, %r1, 4;
add.s64 %rd30, %rd28, %rd29;
ld.global.u32 %r118, [%rd30];
mov.u64 %rd31, _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd32, %rd31, %rd29;
st.shared.u32 [%rd32], %r118;
cvta.to.global.u64 %rd33, %rd19;
add.s64 %rd34, %rd33, %rd29;
ld.global.u32 %r119, [%rd34];
mov.u64 %rd35, _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd36, %rd35, %rd29;
st.shared.u32 [%rd36], %r119;
cvta.to.global.u64 %rd37, %rd20;
add.s64 %rd38, %rd37, %rd29;
ld.global.u32 %r120, [%rd38];
mov.u64 %rd39, _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad;
add.s64 %rd40, %rd39, %rd29;
st.shared.u32 [%rd40], %r120;
cvta.to.global.u64 %rd41, %rd21;
add.s64 %rd42, %rd41, %rd29;
ld.global.u32 %r121, [%rd42];
mov.u64 %rd43, _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd44, %rd43, %rd29;
st.shared.u32 [%rd44], %r121;

BB41_2:
setp.gt.u32	%p2, %r1, 8;
@%p2 bra BB41_4;

cvta.to.global.u64 %rd45, %rd17;
cvta.to.global.u64 %rd46, %rd18;
mul.wide.u32 %rd47, %r1, 4;
add.s64 %rd48, %rd46, %rd47;
ld.global.u32 %r122, [%rd48];
mov.u64 %rd49, _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd50, %rd49, %rd47;
st.shared.u32 [%rd50], %r122;
add.s64 %rd51, %rd45, %rd47;
ld.global.u32 %r123, [%rd51];
mov.u64 %rd52, _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape;
add.s64 %rd53, %rd52, %rd47;
st.shared.u32 [%rd53], %r123;

BB41_4:
bar.sync 0;
mov.u32 %r124, %ntid.x;
mov.u32 %r125, %ctaid.x;
mad.lo.s32 %r212, %r124, %r125, %r1;
setp.ge.s32	%p3, %r212, %r117;
@%p3 bra BB41_34;

ld.shared.u32 %r3, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+32];
ld.shared.u32 %r4, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+28];
ld.shared.u32 %r5, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+28];
ld.shared.u32 %r6, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+24];
ld.shared.u32 %r7, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+24];
ld.shared.u32 %r8, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+20];
ld.shared.u32 %r9, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+20];
ld.shared.u32 %r10, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+16];
ld.shared.u32 %r11, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+16];
ld.shared.u32 %r12, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+12];
ld.shared.u32 %r13, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+12];
ld.shared.u32 %r14, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+8];
ld.shared.u32 %r15, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+8];
ld.shared.u32 %r16, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+4];
ld.shared.u32 %r17, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+4];
ld.shared.u32 %r18, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad];
ld.shared.u32 %r19, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+28];
ld.shared.u32 %r20, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+28];
add.s64 %rd5, %rd2, 28;
ld.shared.u32 %r21, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+24];
ld.shared.u32 %r22, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+24];
ld.shared.u32 %r126, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+24];
ld.shared.u32 %r23, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+28];
mul.lo.s32 %r24, %r126, %r23;
ld.shared.u32 %r25, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+20];
ld.shared.u32 %r26, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+20];
ld.shared.u32 %r127, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+20];
mul.lo.s32 %r27, %r127, %r24;
ld.shared.u32 %r28, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+16];
ld.shared.u32 %r29, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+16];
ld.shared.u32 %r128, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+16];
mul.lo.s32 %r30, %r128, %r27;
ld.shared.u32 %r31, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+12];
ld.shared.u32 %r32, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+12];
ld.shared.u32 %r129, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r33, %r129, %r30;
ld.shared.u32 %r34, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+8];
ld.shared.u32 %r35, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+8];
ld.shared.u32 %r130, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r36, %r130, %r33;
ld.shared.u32 %r37, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+4];
ld.shared.u32 %r38, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+4];
ld.shared.u32 %r131, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r39, %r131, %r36;
ld.shared.u32 %r40, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride];
ld.shared.u32 %r41, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation];
ld.shared.u32 %r132, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape];
mul.lo.s32 %r42, %r132, %r39;
ld.shared.u32 %r43, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+4];
ld.shared.u32 %r44, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+8];
ld.shared.u32 %r45, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+12];
ld.shared.u32 %r46, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+16];
ld.shared.u32 %r47, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+20];
ld.shared.u32 %r48, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+24];
ld.shared.u32 %r49, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+28];
ld.shared.u32 %r50, [_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+32];
cvta.to.global.u64 %rd54, %rd16;

BB41_6:
rem.s32 %r134, %r212, %r3;
add.s32 %r52, %r4, %r134;
st.local.u32 [%rd1+28], %r52;
div.s32 %r135, %r212, %r3;
rem.s32 %r136, %r135, %r5;
add.s32 %r53, %r6, %r136;
st.local.u32 [%rd1+24], %r53;
div.s32 %r137, %r135, %r5;
rem.s32 %r138, %r137, %r7;
add.s32 %r54, %r8, %r138;
st.local.u32 [%rd1+20], %r54;
div.s32 %r139, %r137, %r7;
rem.s32 %r140, %r139, %r9;
add.s32 %r55, %r10, %r140;
st.local.u32 [%rd1+16], %r55;
div.s32 %r141, %r139, %r9;
rem.s32 %r142, %r141, %r11;
add.s32 %r56, %r12, %r142;
st.local.u32 [%rd1+12], %r56;
div.s32 %r143, %r141, %r11;
rem.s32 %r144, %r143, %r13;
add.s32 %r57, %r14, %r144;
st.local.u32 [%rd1+8], %r57;
div.s32 %r145, %r143, %r13;
rem.s32 %r146, %r145, %r15;
add.s32 %r58, %r16, %r146;
st.local.u32 [%rd1+4], %r58;
div.s32 %r147, %r145, %r15;
rem.s32 %r148, %r147, %r17;
add.s32 %r59, %r18, %r148;
st.local.u32 [%rd1], %r59;
div.s32 %r60, %r147, %r17;
mov.u32 %r213, 0;

BB41_7:
setp.lt.s32	%p4, %r213, 8;
@%p4 bra BB41_28;
bra.uni BB41_8;

BB41_28:
cvt.s64.s32	%rd14, %r213;
mul.wide.s32 %rd60, %r213, 4;
mov.u64 %rd61, _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd62, %rd61, %rd60;
mov.u64 %rd63, _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd64, %rd63, %rd60;
ld.shared.u32 %r193, [%rd64];
add.s32 %r194, %r193, -1;
ld.shared.u32 %r195, [%rd62];
mad.lo.s32 %r108, %r194, %r195, 1;
add.s64 %rd65, %rd1, %rd60;
ld.local.u32 %r109, [%rd65];
setp.lt.s32	%p21, %r109, %r108;
mov.u64 %rd66, _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd15, %rd66, %rd60;
@%p21 bra BB41_30;
bra.uni BB41_29;

BB41_30:
ld.shared.u32 %r215, [%rd15];
mov.u32 %r216, 0;
bra.uni BB41_31;

BB41_29:
sub.s32 %r196, %r109, %r108;
ld.shared.u32 %r215, [%rd15];
div.s32 %r197, %r196, %r215;
add.s32 %r216, %r197, 1;

BB41_31:
shl.b64 %rd67, %rd14, 2;
add.s64 %rd68, %rd2, %rd67;
st.local.u32 [%rd68], %r216;
add.s64 %rd69, %rd3, %rd67;
st.local.u32 [%rd69], %r216;
div.s32 %r199, %r109, %r215;
add.s32 %r200, %r199, 1;
add.s32 %r213, %r213, 1;
mul.wide.s32 %rd70, %r213, 4;
mov.u64 %rd71, _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd72, %rd71, %rd70;
ld.shared.u32 %r201, [%rd72];
min.s32 %r202, %r200, %r201;
add.s64 %rd73, %rd4, %rd67;
st.local.u32 [%rd73], %r202;
setp.lt.s32	%p22, %r216, %r202;
@%p22 bra BB41_7;

cvta.to.global.u64 %rd74, %rd23;
mul.wide.s32 %rd75, %r212, 8;
add.s64 %rd76, %rd74, %rd75;
mov.u64 %rd77, 0;
st.global.u64 [%rd76], %rd77;
bra.uni BB41_33;

BB41_8:
mul.lo.s32 %r62, %r42, %r60;
ld.local.u32 %r149, [%rd4+28];
add.s32 %r63, %r149, -1;
ld.local.u32 %r64, [%rd3+28];
ld.local.u32 %r150, [%rd4+24];
add.s32 %r65, %r150, -1;
ld.local.u32 %r66, [%rd3+24];
ld.local.u32 %r151, [%rd4+20];
add.s32 %r67, %r151, -1;
ld.local.u32 %r68, [%rd3+20];
ld.local.u32 %r152, [%rd4+16];
add.s32 %r69, %r152, -1;
ld.local.u32 %r70, [%rd3+16];
ld.local.u32 %r153, [%rd4+12];
add.s32 %r71, %r153, -1;
ld.local.u32 %r72, [%rd3+12];
ld.local.u32 %r154, [%rd4+8];
add.s32 %r73, %r154, -1;
ld.local.u32 %r74, [%rd3+8];
ld.local.u32 %r155, [%rd4+4];
add.s32 %r75, %r155, -1;
ld.local.u32 %r76, [%rd3+4];
ld.local.u32 %r156, [%rd4];
add.s32 %r77, %r156, -1;
mov.f64 %fd6, 0d0000000000000000;
bra.uni BB41_9;

BB41_26:
mov.u64 %rd13, %rd78;
add.s32 %r191, %r214, 1;
st.local.u32 [%rd13], %r191;

BB41_9:
rem.s32 %r206, %r212, %r3;
add.s32 %r205, %r4, %r206;
ld.local.u32 %r214, [%rd5];
mul.lo.s32 %r157, %r19, %r214;
sub.s32 %r79, %r205, %r157;
rem.s32 %r158, %r79, %r20;
setp.ne.s32	%p5, %r158, 0;
@%p5 bra BB41_18;

div.s32 %r209, %r212, %r3;
rem.s32 %r208, %r209, %r5;
add.s32 %r207, %r6, %r208;
ld.local.u32 %r80, [%rd5+-4];
mul.lo.s32 %r159, %r21, %r80;
sub.s32 %r81, %r207, %r159;
rem.s32 %r160, %r81, %r22;
setp.ne.s32	%p6, %r160, 0;
@%p6 bra BB41_18;

div.s32 %r161, %r79, %r20;
div.s32 %r162, %r81, %r22;
mad.lo.s32 %r82, %r162, %r23, %r161;
ld.local.u32 %r83, [%rd5+-8];
mul.lo.s32 %r163, %r25, %r83;
sub.s32 %r84, %r54, %r163;
rem.s32 %r164, %r84, %r26;
setp.ne.s32	%p7, %r164, 0;
@%p7 bra BB41_18;

mul.lo.s32 %r211, %r126, %r23;
div.s32 %r165, %r84, %r26;
mad.lo.s32 %r85, %r165, %r211, %r82;
ld.local.u32 %r86, [%rd5+-12];
mul.lo.s32 %r166, %r28, %r86;
sub.s32 %r87, %r55, %r166;
rem.s32 %r167, %r87, %r29;
setp.ne.s32	%p8, %r167, 0;
@%p8 bra BB41_18;

div.s32 %r168, %r87, %r29;
mad.lo.s32 %r88, %r168, %r27, %r85;
ld.local.u32 %r89, [%rd5+-16];
mul.lo.s32 %r169, %r31, %r89;
sub.s32 %r90, %r56, %r169;
rem.s32 %r170, %r90, %r32;
setp.ne.s32	%p9, %r170, 0;
@%p9 bra BB41_18;

div.s32 %r171, %r90, %r32;
mad.lo.s32 %r91, %r171, %r30, %r88;
ld.local.u32 %r92, [%rd5+-20];
mul.lo.s32 %r172, %r34, %r92;
sub.s32 %r93, %r57, %r172;
rem.s32 %r173, %r93, %r35;
setp.ne.s32	%p10, %r173, 0;
@%p10 bra BB41_18;

div.s32 %r174, %r93, %r35;
mad.lo.s32 %r94, %r174, %r33, %r91;
ld.local.u32 %r95, [%rd5+-24];
mul.lo.s32 %r175, %r37, %r95;
sub.s32 %r96, %r58, %r175;
rem.s32 %r176, %r96, %r38;
setp.ne.s32	%p11, %r176, 0;
@%p11 bra BB41_18;

div.s32 %r177, %r96, %r38;
mad.lo.s32 %r97, %r177, %r36, %r94;
ld.local.u32 %r98, [%rd2];
mul.lo.s32 %r178, %r40, %r98;
sub.s32 %r99, %r59, %r178;
rem.s32 %r179, %r99, %r41;
setp.ne.s32	%p12, %r179, 0;
@%p12 bra BB41_18;

div.s32 %r180, %r99, %r41;
mad.lo.s32 %r181, %r180, %r39, %r97;
add.s32 %r182, %r62, %r181;
mad.lo.s32 %r183, %r43, %r182, %r98;
mad.lo.s32 %r184, %r44, %r183, %r95;
mad.lo.s32 %r185, %r45, %r184, %r92;
mad.lo.s32 %r186, %r46, %r185, %r89;
mad.lo.s32 %r187, %r47, %r186, %r86;
mad.lo.s32 %r188, %r48, %r187, %r83;
mad.lo.s32 %r189, %r49, %r188, %r80;
mad.lo.s32 %r190, %r50, %r189, %r214;
mul.wide.s32 %rd55, %r190, 8;
add.s64 %rd56, %rd54, %rd55;
ld.global.f64 %fd5, [%rd56];
add.f64 %fd6, %fd6, %fd5;

BB41_18:
setp.ne.s32	%p13, %r214, %r63;
mov.u64 %rd78, %rd5;
@%p13 bra BB41_26;

st.local.u32 [%rd5], %r64;
add.s64 %rd6, %rd5, -4;
ld.local.u32 %r214, [%rd5+-4];
setp.ne.s32	%p14, %r214, %r65;
mov.u64 %rd78, %rd6;
@%p14 bra BB41_26;

st.local.u32 [%rd5+-4], %r66;
add.s64 %rd7, %rd5, -8;
ld.local.u32 %r214, [%rd5+-8];
setp.ne.s32	%p15, %r214, %r67;
mov.u64 %rd78, %rd7;
@%p15 bra BB41_26;

st.local.u32 [%rd5+-8], %r68;
add.s64 %rd8, %rd5, -12;
ld.local.u32 %r214, [%rd5+-12];
setp.ne.s32	%p16, %r214, %r69;
mov.u64 %rd78, %rd8;
@%p16 bra BB41_26;

st.local.u32 [%rd5+-12], %r70;
add.s64 %rd9, %rd5, -16;
ld.local.u32 %r214, [%rd5+-16];
setp.ne.s32	%p17, %r214, %r71;
mov.u64 %rd78, %rd9;
@%p17 bra BB41_26;

st.local.u32 [%rd5+-16], %r72;
add.s64 %rd10, %rd5, -20;
ld.local.u32 %r214, [%rd5+-20];
setp.ne.s32	%p18, %r214, %r73;
mov.u64 %rd78, %rd10;
@%p18 bra BB41_26;

st.local.u32 [%rd5+-20], %r74;
add.s64 %rd11, %rd5, -24;
ld.local.u32 %r214, [%rd5+-24];
setp.ne.s32	%p19, %r214, %r75;
mov.u64 %rd78, %rd11;
@%p19 bra BB41_26;

mov.u64 %rd12, %rd2;
st.local.u32 [%rd5+-24], %r76;
ld.local.u32 %r214, [%rd2];
setp.eq.s32	%p20, %r214, %r77;
mov.u64 %rd78, %rd12;
@%p20 bra BB41_27;
bra.uni BB41_26;

BB41_27:
ld.local.u32 %r192, [%rd3];
st.local.u32 [%rd2], %r192;
cvta.to.global.u64 %rd57, %rd23;
mul.wide.s32 %rd58, %r212, 8;
add.s64 %rd59, %rd57, %rd58;
st.global.f64 [%rd59], %fd6;

BB41_33:
mov.u32 %r210, %ntid.x;
mov.u32 %r203, %nctaid.x;
mad.lo.s32 %r212, %r203, %r210, %r212;
setp.lt.s32	%p23, %r212, %r117;
@%p23 bra BB41_6;

BB41_34:
ret;
}


.visible .entry _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot42[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<26>;
.reg .b32 %r<288>;
.reg .f64 %fd<7>;
.reg .b64 %rd<81>;

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation[36];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape[36];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad[36];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride[36];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape[40];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape[40];

mov.u64 %rd80, __local_depot42;
cvta.local.u64 %SP, %rd80;
ld.param.u32 %r130, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd17, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd18, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd19, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd20, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd21, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd22, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd23, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd24, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
add.u64 %rd25, %SP, 36;
cvta.to.local.u64 %rd1, %rd25;
add.u64 %rd26, %SP, 72;
cvta.to.local.u64 %rd2, %rd26;
add.u64 %rd27, %SP, 108;
cvta.to.local.u64 %rd3, %rd27;
add.u64 %rd28, %SP, 0;
cvta.to.local.u64 %rd4, %rd28;
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 8;
@%p1 bra BB42_2;

cvta.to.global.u64 %rd29, %rd23;
mul.wide.u32 %rd30, %r1, 4;
add.s64 %rd31, %rd29, %rd30;
ld.global.u32 %r131, [%rd31];
mov.u64 %rd32, _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd33, %rd32, %rd30;
st.shared.u32 [%rd33], %r131;
cvta.to.global.u64 %rd34, %rd20;
add.s64 %rd35, %rd34, %rd30;
ld.global.u32 %r132, [%rd35];
mov.u64 %rd36, _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd37, %rd36, %rd30;
st.shared.u32 [%rd37], %r132;
cvta.to.global.u64 %rd38, %rd21;
add.s64 %rd39, %rd38, %rd30;
ld.global.u32 %r133, [%rd39];
mov.u64 %rd40, _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad;
add.s64 %rd41, %rd40, %rd30;
st.shared.u32 [%rd41], %r133;
cvta.to.global.u64 %rd42, %rd22;
add.s64 %rd43, %rd42, %rd30;
ld.global.u32 %r134, [%rd43];
mov.u64 %rd44, _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd45, %rd44, %rd30;
st.shared.u32 [%rd45], %r134;

BB42_2:
setp.gt.u32	%p2, %r1, 9;
@%p2 bra BB42_4;

cvta.to.global.u64 %rd46, %rd18;
cvta.to.global.u64 %rd47, %rd19;
mul.wide.u32 %rd48, %r1, 4;
add.s64 %rd49, %rd47, %rd48;
ld.global.u32 %r135, [%rd49];
mov.u64 %rd50, _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd51, %rd50, %rd48;
st.shared.u32 [%rd51], %r135;
add.s64 %rd52, %rd46, %rd48;
ld.global.u32 %r136, [%rd52];
mov.u64 %rd53, _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape;
add.s64 %rd54, %rd53, %rd48;
st.shared.u32 [%rd54], %r136;

BB42_4:
bar.sync 0;
mov.u32 %r137, %ntid.x;
mov.u32 %r138, %ctaid.x;
mad.lo.s32 %r283, %r137, %r138, %r1;
setp.ge.s32	%p3, %r283, %r130;
@%p3 bra BB42_36;

ld.shared.u32 %r3, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+36];
ld.shared.u32 %r4, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+32];
ld.shared.u32 %r5, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+32];
ld.shared.u32 %r6, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+28];
ld.shared.u32 %r7, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+28];
ld.shared.u32 %r8, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+24];
ld.shared.u32 %r9, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+24];
ld.shared.u32 %r10, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+20];
ld.shared.u32 %r11, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+20];
ld.shared.u32 %r12, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+16];
ld.shared.u32 %r13, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+16];
ld.shared.u32 %r14, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+12];
ld.shared.u32 %r15, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+12];
ld.shared.u32 %r16, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+8];
ld.shared.u32 %r17, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+8];
ld.shared.u32 %r18, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+4];
ld.shared.u32 %r19, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+4];
ld.shared.u32 %r20, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad];
ld.shared.u32 %r21, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+32];
ld.shared.u32 %r22, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+32];
add.s64 %rd5, %rd2, 32;
ld.shared.u32 %r23, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+28];
ld.shared.u32 %r24, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+28];
ld.shared.u32 %r139, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+28];
ld.shared.u32 %r25, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+32];
mul.lo.s32 %r26, %r139, %r25;
ld.shared.u32 %r27, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+24];
ld.shared.u32 %r28, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+24];
ld.shared.u32 %r140, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+24];
mul.lo.s32 %r29, %r140, %r26;
ld.shared.u32 %r30, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+20];
ld.shared.u32 %r31, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+20];
ld.shared.u32 %r141, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+20];
mul.lo.s32 %r32, %r141, %r29;
ld.shared.u32 %r33, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+16];
ld.shared.u32 %r34, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+16];
ld.shared.u32 %r142, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+16];
mul.lo.s32 %r35, %r142, %r32;
ld.shared.u32 %r36, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+12];
ld.shared.u32 %r37, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+12];
ld.shared.u32 %r143, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r38, %r143, %r35;
ld.shared.u32 %r39, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+8];
ld.shared.u32 %r40, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+8];
ld.shared.u32 %r144, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r41, %r144, %r38;
ld.shared.u32 %r42, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+4];
ld.shared.u32 %r43, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+4];
ld.shared.u32 %r145, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r44, %r145, %r41;
ld.shared.u32 %r45, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride];
ld.shared.u32 %r46, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation];
ld.shared.u32 %r146, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape];
mul.lo.s32 %r47, %r146, %r44;
ld.shared.u32 %r48, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+4];
ld.shared.u32 %r49, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+8];
ld.shared.u32 %r50, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+12];
ld.shared.u32 %r51, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+16];
ld.shared.u32 %r52, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+20];
ld.shared.u32 %r53, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+24];
ld.shared.u32 %r54, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+28];
ld.shared.u32 %r55, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+32];
ld.shared.u32 %r56, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+36];
cvta.to.global.u64 %rd55, %rd17;

BB42_6:
rem.s32 %r148, %r283, %r3;
add.s32 %r58, %r4, %r148;
st.local.u32 [%rd1+32], %r58;
div.s32 %r149, %r283, %r3;
rem.s32 %r150, %r149, %r5;
add.s32 %r59, %r6, %r150;
st.local.u32 [%rd1+28], %r59;
div.s32 %r151, %r149, %r5;
rem.s32 %r152, %r151, %r7;
add.s32 %r60, %r8, %r152;
st.local.u32 [%rd1+24], %r60;
div.s32 %r153, %r151, %r7;
rem.s32 %r154, %r153, %r9;
add.s32 %r61, %r10, %r154;
st.local.u32 [%rd1+20], %r61;
div.s32 %r155, %r153, %r9;
rem.s32 %r156, %r155, %r11;
add.s32 %r62, %r12, %r156;
st.local.u32 [%rd1+16], %r62;
div.s32 %r157, %r155, %r11;
rem.s32 %r158, %r157, %r13;
add.s32 %r63, %r14, %r158;
st.local.u32 [%rd1+12], %r63;
div.s32 %r159, %r157, %r13;
rem.s32 %r160, %r159, %r15;
add.s32 %r64, %r16, %r160;
st.local.u32 [%rd1+8], %r64;
div.s32 %r161, %r159, %r15;
rem.s32 %r162, %r161, %r17;
add.s32 %r65, %r18, %r162;
st.local.u32 [%rd1+4], %r65;
div.s32 %r163, %r161, %r17;
rem.s32 %r164, %r163, %r19;
add.s32 %r66, %r20, %r164;
st.local.u32 [%rd1], %r66;
div.s32 %r67, %r163, %r19;
mov.u32 %r284, 0;

BB42_7:
setp.lt.s32	%p4, %r284, 9;
@%p4 bra BB42_30;
bra.uni BB42_8;

BB42_30:
cvt.s64.s32	%rd15, %r284;
mul.wide.s32 %rd61, %r284, 4;
mov.u64 %rd62, _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd63, %rd62, %rd61;
mov.u64 %rd64, _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd65, %rd64, %rd61;
ld.shared.u32 %r214, [%rd65];
add.s32 %r215, %r214, -1;
ld.shared.u32 %r216, [%rd63];
mad.lo.s32 %r121, %r215, %r216, 1;
add.s64 %rd66, %rd1, %rd61;
ld.local.u32 %r122, [%rd66];
setp.lt.s32	%p23, %r122, %r121;
mov.u64 %rd67, _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd16, %rd67, %rd61;
@%p23 bra BB42_32;
bra.uni BB42_31;

BB42_32:
ld.shared.u32 %r286, [%rd16];
mov.u32 %r287, 0;
bra.uni BB42_33;

BB42_31:
sub.s32 %r217, %r122, %r121;
ld.shared.u32 %r286, [%rd16];
div.s32 %r218, %r217, %r286;
add.s32 %r287, %r218, 1;

BB42_33:
shl.b64 %rd68, %rd15, 2;
add.s64 %rd69, %rd2, %rd68;
st.local.u32 [%rd69], %r287;
add.s64 %rd70, %rd3, %rd68;
st.local.u32 [%rd70], %r287;
div.s32 %r220, %r122, %r286;
add.s32 %r221, %r220, 1;
add.s32 %r284, %r284, 1;
mul.wide.s32 %rd71, %r284, 4;
mov.u64 %rd72, _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd73, %rd72, %rd71;
ld.shared.u32 %r222, [%rd73];
min.s32 %r223, %r221, %r222;
add.s64 %rd74, %rd4, %rd68;
st.local.u32 [%rd74], %r223;
setp.lt.s32	%p24, %r287, %r223;
@%p24 bra BB42_7;

cvta.to.global.u64 %rd75, %rd24;
mul.wide.s32 %rd76, %r283, 8;
add.s64 %rd77, %rd75, %rd76;
mov.u64 %rd78, 0;
st.global.u64 [%rd77], %rd78;
bra.uni BB42_35;

BB42_8:
mul.lo.s32 %r69, %r47, %r67;
ld.local.u32 %r165, [%rd4+32];
add.s32 %r70, %r165, -1;
ld.local.u32 %r71, [%rd3+32];
ld.local.u32 %r166, [%rd4+28];
add.s32 %r72, %r166, -1;
ld.local.u32 %r73, [%rd3+28];
ld.local.u32 %r167, [%rd4+24];
add.s32 %r74, %r167, -1;
ld.local.u32 %r75, [%rd3+24];
ld.local.u32 %r168, [%rd4+20];
add.s32 %r76, %r168, -1;
ld.local.u32 %r77, [%rd3+20];
ld.local.u32 %r169, [%rd4+16];
add.s32 %r78, %r169, -1;
ld.local.u32 %r79, [%rd3+16];
ld.local.u32 %r170, [%rd4+12];
add.s32 %r80, %r170, -1;
ld.local.u32 %r81, [%rd3+12];
ld.local.u32 %r171, [%rd4+8];
add.s32 %r82, %r171, -1;
ld.local.u32 %r83, [%rd3+8];
ld.local.u32 %r172, [%rd4+4];
add.s32 %r84, %r172, -1;
ld.local.u32 %r85, [%rd3+4];
ld.local.u32 %r173, [%rd4];
add.s32 %r86, %r173, -1;
mov.f64 %fd6, 0d0000000000000000;
bra.uni BB42_9;

BB42_28:
mov.u64 %rd14, %rd79;
add.s32 %r212, %r285, 1;
st.local.u32 [%rd14], %r212;

BB42_9:
rem.s32 %r227, %r283, %r3;
add.s32 %r226, %r4, %r227;
ld.local.u32 %r285, [%rd5];
mul.lo.s32 %r174, %r21, %r285;
sub.s32 %r88, %r226, %r174;
rem.s32 %r175, %r88, %r22;
setp.ne.s32	%p5, %r175, 0;
@%p5 bra BB42_19;

div.s32 %r230, %r283, %r3;
rem.s32 %r229, %r230, %r5;
add.s32 %r228, %r6, %r229;
ld.local.u32 %r89, [%rd5+-4];
mul.lo.s32 %r176, %r23, %r89;
sub.s32 %r90, %r228, %r176;
rem.s32 %r177, %r90, %r24;
setp.ne.s32	%p6, %r177, 0;
@%p6 bra BB42_19;

div.s32 %r234, %r283, %r3;
div.s32 %r233, %r234, %r5;
rem.s32 %r232, %r233, %r7;
add.s32 %r231, %r8, %r232;
div.s32 %r178, %r88, %r22;
div.s32 %r179, %r90, %r24;
mad.lo.s32 %r91, %r179, %r25, %r178;
ld.local.u32 %r92, [%rd5+-8];
mul.lo.s32 %r180, %r27, %r92;
sub.s32 %r93, %r231, %r180;
rem.s32 %r181, %r93, %r28;
setp.ne.s32	%p7, %r181, 0;
@%p7 bra BB42_19;

mul.lo.s32 %r281, %r139, %r25;
div.s32 %r239, %r283, %r3;
div.s32 %r238, %r239, %r5;
div.s32 %r237, %r238, %r7;
rem.s32 %r236, %r237, %r9;
add.s32 %r235, %r10, %r236;
div.s32 %r182, %r93, %r28;
mad.lo.s32 %r94, %r182, %r281, %r91;
ld.local.u32 %r95, [%rd5+-12];
mul.lo.s32 %r183, %r30, %r95;
sub.s32 %r96, %r235, %r183;
rem.s32 %r184, %r96, %r31;
setp.ne.s32	%p8, %r184, 0;
@%p8 bra BB42_19;

div.s32 %r245, %r283, %r3;
div.s32 %r244, %r245, %r5;
div.s32 %r243, %r244, %r7;
div.s32 %r242, %r243, %r9;
rem.s32 %r241, %r242, %r11;
add.s32 %r240, %r12, %r241;
div.s32 %r185, %r96, %r31;
mad.lo.s32 %r97, %r185, %r29, %r94;
ld.local.u32 %r98, [%rd5+-16];
mul.lo.s32 %r186, %r33, %r98;
sub.s32 %r99, %r240, %r186;
rem.s32 %r187, %r99, %r34;
setp.ne.s32	%p9, %r187, 0;
@%p9 bra BB42_19;

div.s32 %r252, %r283, %r3;
div.s32 %r251, %r252, %r5;
div.s32 %r250, %r251, %r7;
div.s32 %r249, %r250, %r9;
div.s32 %r248, %r249, %r11;
rem.s32 %r247, %r248, %r13;
add.s32 %r246, %r14, %r247;
div.s32 %r188, %r99, %r34;
mad.lo.s32 %r100, %r188, %r32, %r97;
ld.local.u32 %r101, [%rd5+-20];
mul.lo.s32 %r189, %r36, %r101;
sub.s32 %r102, %r246, %r189;
rem.s32 %r190, %r102, %r37;
setp.ne.s32	%p10, %r190, 0;
@%p10 bra BB42_19;

div.s32 %r260, %r283, %r3;
div.s32 %r259, %r260, %r5;
div.s32 %r258, %r259, %r7;
div.s32 %r257, %r258, %r9;
div.s32 %r256, %r257, %r11;
div.s32 %r255, %r256, %r13;
rem.s32 %r254, %r255, %r15;
add.s32 %r253, %r16, %r254;
div.s32 %r191, %r102, %r37;
mad.lo.s32 %r103, %r191, %r35, %r100;
ld.local.u32 %r104, [%rd5+-24];
mul.lo.s32 %r192, %r39, %r104;
sub.s32 %r105, %r253, %r192;
rem.s32 %r193, %r105, %r40;
setp.ne.s32	%p11, %r193, 0;
@%p11 bra BB42_19;

div.s32 %r269, %r283, %r3;
div.s32 %r268, %r269, %r5;
div.s32 %r267, %r268, %r7;
div.s32 %r266, %r267, %r9;
div.s32 %r265, %r266, %r11;
div.s32 %r264, %r265, %r13;
div.s32 %r263, %r264, %r15;
rem.s32 %r262, %r263, %r17;
add.s32 %r261, %r18, %r262;
div.s32 %r194, %r105, %r40;
mad.lo.s32 %r106, %r194, %r38, %r103;
ld.local.u32 %r107, [%rd5+-28];
mul.lo.s32 %r195, %r42, %r107;
sub.s32 %r108, %r261, %r195;
rem.s32 %r196, %r108, %r43;
setp.ne.s32	%p12, %r196, 0;
@%p12 bra BB42_19;

div.s32 %r279, %r283, %r3;
div.s32 %r278, %r279, %r5;
div.s32 %r277, %r278, %r7;
div.s32 %r276, %r277, %r9;
div.s32 %r275, %r276, %r11;
div.s32 %r274, %r275, %r13;
div.s32 %r273, %r274, %r15;
div.s32 %r272, %r273, %r17;
rem.s32 %r271, %r272, %r19;
add.s32 %r270, %r20, %r271;
div.s32 %r197, %r108, %r43;
mad.lo.s32 %r109, %r197, %r41, %r106;
ld.local.u32 %r110, [%rd2];
mul.lo.s32 %r198, %r45, %r110;
sub.s32 %r111, %r270, %r198;
rem.s32 %r199, %r111, %r46;
setp.ne.s32	%p13, %r199, 0;
@%p13 bra BB42_19;

div.s32 %r200, %r111, %r46;
mad.lo.s32 %r201, %r200, %r44, %r109;
add.s32 %r202, %r69, %r201;
mad.lo.s32 %r203, %r48, %r202, %r110;
mad.lo.s32 %r204, %r49, %r203, %r107;
mad.lo.s32 %r205, %r50, %r204, %r104;
mad.lo.s32 %r206, %r51, %r205, %r101;
mad.lo.s32 %r207, %r52, %r206, %r98;
mad.lo.s32 %r208, %r53, %r207, %r95;
mad.lo.s32 %r209, %r54, %r208, %r92;
mad.lo.s32 %r210, %r55, %r209, %r89;
mad.lo.s32 %r211, %r56, %r210, %r285;
mul.wide.s32 %rd56, %r211, 8;
add.s64 %rd57, %rd55, %rd56;
ld.global.f64 %fd5, [%rd57];
add.f64 %fd6, %fd6, %fd5;

BB42_19:
setp.ne.s32	%p14, %r285, %r70;
mov.u64 %rd79, %rd5;
@%p14 bra BB42_28;

st.local.u32 [%rd5], %r71;
add.s64 %rd6, %rd5, -4;
ld.local.u32 %r285, [%rd5+-4];
setp.ne.s32	%p15, %r285, %r72;
mov.u64 %rd79, %rd6;
@%p15 bra BB42_28;

st.local.u32 [%rd5+-4], %r73;
add.s64 %rd7, %rd5, -8;
ld.local.u32 %r285, [%rd5+-8];
setp.ne.s32	%p16, %r285, %r74;
mov.u64 %rd79, %rd7;
@%p16 bra BB42_28;

st.local.u32 [%rd5+-8], %r75;
add.s64 %rd8, %rd5, -12;
ld.local.u32 %r285, [%rd5+-12];
setp.ne.s32	%p17, %r285, %r76;
mov.u64 %rd79, %rd8;
@%p17 bra BB42_28;

st.local.u32 [%rd5+-12], %r77;
add.s64 %rd9, %rd5, -16;
ld.local.u32 %r285, [%rd5+-16];
setp.ne.s32	%p18, %r285, %r78;
mov.u64 %rd79, %rd9;
@%p18 bra BB42_28;

st.local.u32 [%rd5+-16], %r79;
add.s64 %rd10, %rd5, -20;
ld.local.u32 %r285, [%rd5+-20];
setp.ne.s32	%p19, %r285, %r80;
mov.u64 %rd79, %rd10;
@%p19 bra BB42_28;

st.local.u32 [%rd5+-20], %r81;
add.s64 %rd11, %rd5, -24;
ld.local.u32 %r285, [%rd5+-24];
setp.ne.s32	%p20, %r285, %r82;
mov.u64 %rd79, %rd11;
@%p20 bra BB42_28;

st.local.u32 [%rd5+-24], %r83;
add.s64 %rd12, %rd5, -28;
ld.local.u32 %r285, [%rd5+-28];
setp.ne.s32	%p21, %r285, %r84;
mov.u64 %rd79, %rd12;
@%p21 bra BB42_28;

mov.u64 %rd13, %rd2;
st.local.u32 [%rd5+-28], %r85;
ld.local.u32 %r285, [%rd2];
setp.eq.s32	%p22, %r285, %r86;
mov.u64 %rd79, %rd13;
@%p22 bra BB42_29;
bra.uni BB42_28;

BB42_29:
ld.local.u32 %r213, [%rd3];
st.local.u32 [%rd2], %r213;
cvta.to.global.u64 %rd58, %rd24;
mul.wide.s32 %rd59, %r283, 8;
add.s64 %rd60, %rd58, %rd59;
st.global.f64 [%rd60], %fd6;

BB42_35:
ld.param.u32 %r282, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
mov.u32 %r280, %ntid.x;
mov.u32 %r224, %nctaid.x;
mad.lo.s32 %r283, %r224, %r280, %r283;
setp.lt.s32	%p25, %r283, %r282;
@%p25 bra BB42_6;

BB42_36:
ret;
}


.visible .entry _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_(
.param .u32 _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7,
.param .u64 _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8
)
{
.local .align 4 .b8 __local_depot43[160];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<28>;
.reg .b32 %r<320>;
.reg .f64 %fd<7>;
.reg .b64 %rd<82>;

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation[40];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape[40];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad[40];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride[40];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape[44];

	.shared .align 4 .b8 _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape[44];

mov.u64 %rd81, __local_depot43;
cvta.local.u64 %SP, %rd81;
ld.param.u32 %r143, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
ld.param.u64 %rd18, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_1];
ld.param.u64 %rd19, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_2];
ld.param.u64 %rd20, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_3];
ld.param.u64 %rd21, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_4];
ld.param.u64 %rd22, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_5];
ld.param.u64 %rd23, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_6];
ld.param.u64 %rd24, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_7];
ld.param.u64 %rd25, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_8];
add.u64 %rd26, %SP, 40;
cvta.to.local.u64 %rd1, %rd26;
add.u64 %rd27, %SP, 80;
cvta.to.local.u64 %rd2, %rd27;
add.u64 %rd28, %SP, 120;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 0;
cvta.to.local.u64 %rd4, %rd29;
mov.u32 %r1, %tid.x;
setp.gt.u32	%p1, %r1, 9;
@%p1 bra BB43_2;

cvta.to.global.u64 %rd30, %rd24;
mul.wide.u32 %rd31, %r1, 4;
add.s64 %rd32, %rd30, %rd31;
ld.global.u32 %r144, [%rd32];
mov.u64 %rd33, _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd34, %rd33, %rd31;
st.shared.u32 [%rd34], %r144;
cvta.to.global.u64 %rd35, %rd21;
add.s64 %rd36, %rd35, %rd31;
ld.global.u32 %r145, [%rd36];
mov.u64 %rd37, _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd38, %rd37, %rd31;
st.shared.u32 [%rd38], %r145;
cvta.to.global.u64 %rd39, %rd22;
add.s64 %rd40, %rd39, %rd31;
ld.global.u32 %r146, [%rd40];
mov.u64 %rd41, _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad;
add.s64 %rd42, %rd41, %rd31;
st.shared.u32 [%rd42], %r146;
cvta.to.global.u64 %rd43, %rd23;
add.s64 %rd44, %rd43, %rd31;
ld.global.u32 %r147, [%rd44];
mov.u64 %rd45, _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd46, %rd45, %rd31;
st.shared.u32 [%rd46], %r147;

BB43_2:
setp.gt.u32	%p2, %r1, 10;
@%p2 bra BB43_4;

cvta.to.global.u64 %rd47, %rd19;
cvta.to.global.u64 %rd48, %rd20;
mul.wide.u32 %rd49, %r1, 4;
add.s64 %rd50, %rd48, %rd49;
ld.global.u32 %r148, [%rd50];
mov.u64 %rd51, _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd52, %rd51, %rd49;
st.shared.u32 [%rd52], %r148;
add.s64 %rd53, %rd47, %rd49;
ld.global.u32 %r149, [%rd53];
mov.u64 %rd54, _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape;
add.s64 %rd55, %rd54, %rd49;
st.shared.u32 [%rd55], %r149;

BB43_4:
bar.sync 0;
mov.u32 %r150, %ntid.x;
mov.u32 %r151, %ctaid.x;
mad.lo.s32 %r315, %r150, %r151, %r1;
setp.ge.s32	%p3, %r315, %r143;
@%p3 bra BB43_38;

ld.shared.u32 %r3, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+40];
ld.shared.u32 %r4, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+36];
ld.shared.u32 %r5, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+36];
ld.shared.u32 %r6, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+32];
ld.shared.u32 %r7, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+32];
ld.shared.u32 %r8, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+28];
ld.shared.u32 %r9, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+28];
ld.shared.u32 %r10, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+24];
ld.shared.u32 %r11, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+24];
ld.shared.u32 %r12, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+20];
ld.shared.u32 %r13, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+20];
ld.shared.u32 %r14, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+16];
ld.shared.u32 %r15, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+16];
ld.shared.u32 %r16, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+12];
ld.shared.u32 %r17, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+12];
ld.shared.u32 %r18, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+8];
ld.shared.u32 %r19, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+8];
ld.shared.u32 %r20, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad+4];
ld.shared.u32 %r21, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape+4];
ld.shared.u32 %r22, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad];
ld.shared.u32 %r23, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+36];
ld.shared.u32 %r24, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+36];
add.s64 %rd5, %rd2, 36;
ld.shared.u32 %r25, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+32];
ld.shared.u32 %r26, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+32];
ld.shared.u32 %r152, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+32];
ld.shared.u32 %r27, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+36];
mul.lo.s32 %r28, %r152, %r27;
ld.shared.u32 %r29, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+28];
ld.shared.u32 %r30, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+28];
ld.shared.u32 %r153, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+28];
mul.lo.s32 %r31, %r153, %r28;
ld.shared.u32 %r32, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+24];
ld.shared.u32 %r33, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+24];
ld.shared.u32 %r154, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+24];
mul.lo.s32 %r34, %r154, %r31;
ld.shared.u32 %r35, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+20];
ld.shared.u32 %r36, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+20];
ld.shared.u32 %r155, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+20];
mul.lo.s32 %r37, %r155, %r34;
ld.shared.u32 %r38, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+16];
ld.shared.u32 %r39, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+16];
ld.shared.u32 %r156, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+16];
mul.lo.s32 %r40, %r156, %r37;
ld.shared.u32 %r41, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+12];
ld.shared.u32 %r42, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+12];
ld.shared.u32 %r157, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+12];
mul.lo.s32 %r43, %r157, %r40;
ld.shared.u32 %r44, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+8];
ld.shared.u32 %r45, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+8];
ld.shared.u32 %r158, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+8];
mul.lo.s32 %r46, %r158, %r43;
ld.shared.u32 %r47, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride+4];
ld.shared.u32 %r48, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation+4];
ld.shared.u32 %r159, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape+4];
mul.lo.s32 %r49, %r159, %r46;
ld.shared.u32 %r50, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride];
ld.shared.u32 %r51, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation];
ld.shared.u32 %r160, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape];
mul.lo.s32 %r52, %r160, %r49;
ld.shared.u32 %r53, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+4];
ld.shared.u32 %r54, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+8];
ld.shared.u32 %r55, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+12];
ld.shared.u32 %r56, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+16];
ld.shared.u32 %r57, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+20];
ld.shared.u32 %r58, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+24];
ld.shared.u32 %r59, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+28];
ld.shared.u32 %r60, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+32];
ld.shared.u32 %r61, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+36];
ld.shared.u32 %r62, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape+40];
cvta.to.global.u64 %rd56, %rd18;

BB43_6:
rem.s32 %r162, %r315, %r3;
add.s32 %r64, %r4, %r162;
st.local.u32 [%rd1+36], %r64;
div.s32 %r163, %r315, %r3;
rem.s32 %r164, %r163, %r5;
add.s32 %r65, %r6, %r164;
st.local.u32 [%rd1+32], %r65;
div.s32 %r165, %r163, %r5;
rem.s32 %r166, %r165, %r7;
add.s32 %r66, %r8, %r166;
st.local.u32 [%rd1+28], %r66;
div.s32 %r167, %r165, %r7;
rem.s32 %r168, %r167, %r9;
add.s32 %r67, %r10, %r168;
st.local.u32 [%rd1+24], %r67;
div.s32 %r169, %r167, %r9;
rem.s32 %r170, %r169, %r11;
add.s32 %r68, %r12, %r170;
st.local.u32 [%rd1+20], %r68;
div.s32 %r171, %r169, %r11;
rem.s32 %r172, %r171, %r13;
add.s32 %r69, %r14, %r172;
st.local.u32 [%rd1+16], %r69;
div.s32 %r173, %r171, %r13;
rem.s32 %r174, %r173, %r15;
add.s32 %r70, %r16, %r174;
st.local.u32 [%rd1+12], %r70;
div.s32 %r175, %r173, %r15;
rem.s32 %r176, %r175, %r17;
add.s32 %r71, %r18, %r176;
st.local.u32 [%rd1+8], %r71;
div.s32 %r177, %r175, %r17;
rem.s32 %r178, %r177, %r19;
add.s32 %r72, %r20, %r178;
st.local.u32 [%rd1+4], %r72;
div.s32 %r179, %r177, %r19;
rem.s32 %r180, %r179, %r21;
add.s32 %r73, %r22, %r180;
st.local.u32 [%rd1], %r73;
div.s32 %r74, %r179, %r21;
mov.u32 %r316, 0;

BB43_7:
setp.lt.s32	%p4, %r316, 10;
@%p4 bra BB43_32;
bra.uni BB43_8;

BB43_32:
cvt.s64.s32	%rd16, %r316;
mul.wide.s32 %rd62, %r316, 4;
mov.u64 %rd63, _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation;
add.s64 %rd64, %rd63, %rd62;
mov.u64 %rd65, _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape;
add.s64 %rd66, %rd65, %rd62;
ld.shared.u32 %r235, [%rd66];
add.s32 %r236, %r235, -1;
ld.shared.u32 %r237, [%rd64];
mad.lo.s32 %r134, %r236, %r237, 1;
add.s64 %rd67, %rd1, %rd62;
ld.local.u32 %r135, [%rd67];
setp.lt.s32	%p25, %r135, %r134;
mov.u64 %rd68, _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride;
add.s64 %rd17, %rd68, %rd62;
@%p25 bra BB43_34;
bra.uni BB43_33;

BB43_34:
ld.shared.u32 %r318, [%rd17];
mov.u32 %r319, 0;
bra.uni BB43_35;

BB43_33:
sub.s32 %r238, %r135, %r134;
ld.shared.u32 %r318, [%rd17];
div.s32 %r239, %r238, %r318;
add.s32 %r319, %r239, 1;

BB43_35:
shl.b64 %rd69, %rd16, 2;
add.s64 %rd70, %rd2, %rd69;
st.local.u32 [%rd70], %r319;
add.s64 %rd71, %rd3, %rd69;
st.local.u32 [%rd71], %r319;
div.s32 %r241, %r135, %r318;
add.s32 %r242, %r241, 1;
add.s32 %r316, %r316, 1;
mul.wide.s32 %rd72, %r316, 4;
mov.u64 %rd73, _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape;
add.s64 %rd74, %rd73, %rd72;
ld.shared.u32 %r243, [%rd74];
min.s32 %r244, %r242, %r243;
add.s64 %rd75, %rd4, %rd69;
st.local.u32 [%rd75], %r244;
setp.lt.s32	%p26, %r319, %r244;
@%p26 bra BB43_7;

cvta.to.global.u64 %rd76, %rd25;
mul.wide.s32 %rd77, %r315, 8;
add.s64 %rd78, %rd76, %rd77;
mov.u64 %rd79, 0;
st.global.u64 [%rd78], %rd79;
bra.uni BB43_37;

BB43_8:
mul.lo.s32 %r76, %r52, %r74;
ld.local.u32 %r181, [%rd4+36];
add.s32 %r77, %r181, -1;
ld.local.u32 %r78, [%rd3+36];
ld.local.u32 %r182, [%rd4+32];
add.s32 %r79, %r182, -1;
ld.local.u32 %r80, [%rd3+32];
ld.local.u32 %r183, [%rd4+28];
add.s32 %r81, %r183, -1;
ld.local.u32 %r82, [%rd3+28];
ld.local.u32 %r184, [%rd4+24];
add.s32 %r83, %r184, -1;
ld.local.u32 %r84, [%rd3+24];
ld.local.u32 %r185, [%rd4+20];
add.s32 %r85, %r185, -1;
ld.local.u32 %r86, [%rd3+20];
ld.local.u32 %r186, [%rd4+16];
add.s32 %r87, %r186, -1;
ld.local.u32 %r88, [%rd3+16];
ld.local.u32 %r187, [%rd4+12];
add.s32 %r89, %r187, -1;
ld.local.u32 %r90, [%rd3+12];
ld.local.u32 %r188, [%rd4+8];
add.s32 %r91, %r188, -1;
ld.local.u32 %r92, [%rd3+8];
ld.local.u32 %r189, [%rd4+4];
add.s32 %r93, %r189, -1;
ld.local.u32 %r94, [%rd3+4];
ld.local.u32 %r190, [%rd4];
add.s32 %r95, %r190, -1;
mov.f64 %fd6, 0d0000000000000000;
bra.uni BB43_9;

BB43_30:
mov.u64 %rd15, %rd80;
add.s32 %r233, %r317, 1;
st.local.u32 [%rd15], %r233;

BB43_9:
rem.s32 %r248, %r315, %r3;
add.s32 %r247, %r4, %r248;
ld.local.u32 %r317, [%rd5];
mul.lo.s32 %r191, %r23, %r317;
sub.s32 %r97, %r247, %r191;
rem.s32 %r192, %r97, %r24;
setp.ne.s32	%p5, %r192, 0;
@%p5 bra BB43_20;

div.s32 %r251, %r315, %r3;
rem.s32 %r250, %r251, %r5;
add.s32 %r249, %r6, %r250;
ld.local.u32 %r98, [%rd5+-4];
mul.lo.s32 %r193, %r25, %r98;
sub.s32 %r99, %r249, %r193;
rem.s32 %r194, %r99, %r26;
setp.ne.s32	%p6, %r194, 0;
@%p6 bra BB43_20;

div.s32 %r255, %r315, %r3;
div.s32 %r254, %r255, %r5;
rem.s32 %r253, %r254, %r7;
add.s32 %r252, %r8, %r253;
div.s32 %r195, %r97, %r24;
div.s32 %r196, %r99, %r26;
mad.lo.s32 %r100, %r196, %r27, %r195;
ld.local.u32 %r101, [%rd5+-8];
mul.lo.s32 %r197, %r29, %r101;
sub.s32 %r102, %r252, %r197;
rem.s32 %r198, %r102, %r30;
setp.ne.s32	%p7, %r198, 0;
@%p7 bra BB43_20;

mul.lo.s32 %r313, %r152, %r27;
div.s32 %r260, %r315, %r3;
div.s32 %r259, %r260, %r5;
div.s32 %r258, %r259, %r7;
rem.s32 %r257, %r258, %r9;
add.s32 %r256, %r10, %r257;
div.s32 %r199, %r102, %r30;
mad.lo.s32 %r103, %r199, %r313, %r100;
ld.local.u32 %r104, [%rd5+-12];
mul.lo.s32 %r200, %r32, %r104;
sub.s32 %r105, %r256, %r200;
rem.s32 %r201, %r105, %r33;
setp.ne.s32	%p8, %r201, 0;
@%p8 bra BB43_20;

div.s32 %r266, %r315, %r3;
div.s32 %r265, %r266, %r5;
div.s32 %r264, %r265, %r7;
div.s32 %r263, %r264, %r9;
rem.s32 %r262, %r263, %r11;
add.s32 %r261, %r12, %r262;
div.s32 %r202, %r105, %r33;
mad.lo.s32 %r106, %r202, %r31, %r103;
ld.local.u32 %r107, [%rd5+-16];
mul.lo.s32 %r203, %r35, %r107;
sub.s32 %r108, %r261, %r203;
rem.s32 %r204, %r108, %r36;
setp.ne.s32	%p9, %r204, 0;
@%p9 bra BB43_20;

div.s32 %r273, %r315, %r3;
div.s32 %r272, %r273, %r5;
div.s32 %r271, %r272, %r7;
div.s32 %r270, %r271, %r9;
div.s32 %r269, %r270, %r11;
rem.s32 %r268, %r269, %r13;
add.s32 %r267, %r14, %r268;
div.s32 %r205, %r108, %r36;
mad.lo.s32 %r109, %r205, %r34, %r106;
ld.local.u32 %r110, [%rd5+-20];
mul.lo.s32 %r206, %r38, %r110;
sub.s32 %r111, %r267, %r206;
rem.s32 %r207, %r111, %r39;
setp.ne.s32	%p10, %r207, 0;
@%p10 bra BB43_20;

div.s32 %r281, %r315, %r3;
div.s32 %r280, %r281, %r5;
div.s32 %r279, %r280, %r7;
div.s32 %r278, %r279, %r9;
div.s32 %r277, %r278, %r11;
div.s32 %r276, %r277, %r13;
rem.s32 %r275, %r276, %r15;
add.s32 %r274, %r16, %r275;
div.s32 %r208, %r111, %r39;
mad.lo.s32 %r112, %r208, %r37, %r109;
ld.local.u32 %r113, [%rd5+-24];
mul.lo.s32 %r209, %r41, %r113;
sub.s32 %r114, %r274, %r209;
rem.s32 %r210, %r114, %r42;
setp.ne.s32	%p11, %r210, 0;
@%p11 bra BB43_20;

div.s32 %r290, %r315, %r3;
div.s32 %r289, %r290, %r5;
div.s32 %r288, %r289, %r7;
div.s32 %r287, %r288, %r9;
div.s32 %r286, %r287, %r11;
div.s32 %r285, %r286, %r13;
div.s32 %r284, %r285, %r15;
rem.s32 %r283, %r284, %r17;
add.s32 %r282, %r18, %r283;
div.s32 %r211, %r114, %r42;
mad.lo.s32 %r115, %r211, %r40, %r112;
ld.local.u32 %r116, [%rd5+-28];
mul.lo.s32 %r212, %r44, %r116;
sub.s32 %r117, %r282, %r212;
rem.s32 %r213, %r117, %r45;
setp.ne.s32	%p12, %r213, 0;
@%p12 bra BB43_20;

div.s32 %r300, %r315, %r3;
div.s32 %r299, %r300, %r5;
div.s32 %r298, %r299, %r7;
div.s32 %r297, %r298, %r9;
div.s32 %r296, %r297, %r11;
div.s32 %r295, %r296, %r13;
div.s32 %r294, %r295, %r15;
div.s32 %r293, %r294, %r17;
rem.s32 %r292, %r293, %r19;
add.s32 %r291, %r20, %r292;
div.s32 %r214, %r117, %r45;
mad.lo.s32 %r118, %r214, %r43, %r115;
ld.local.u32 %r119, [%rd5+-32];
mul.lo.s32 %r215, %r47, %r119;
sub.s32 %r120, %r291, %r215;
rem.s32 %r216, %r120, %r48;
setp.ne.s32	%p13, %r216, 0;
@%p13 bra BB43_20;

div.s32 %r311, %r315, %r3;
div.s32 %r310, %r311, %r5;
div.s32 %r309, %r310, %r7;
div.s32 %r308, %r309, %r9;
div.s32 %r307, %r308, %r11;
div.s32 %r306, %r307, %r13;
div.s32 %r305, %r306, %r15;
div.s32 %r304, %r305, %r17;
div.s32 %r303, %r304, %r19;
rem.s32 %r302, %r303, %r21;
add.s32 %r301, %r22, %r302;
div.s32 %r217, %r120, %r48;
mad.lo.s32 %r121, %r217, %r46, %r118;
ld.local.u32 %r122, [%rd2];
mul.lo.s32 %r218, %r50, %r122;
sub.s32 %r123, %r301, %r218;
rem.s32 %r219, %r123, %r51;
setp.ne.s32	%p14, %r219, 0;
@%p14 bra BB43_20;

div.s32 %r220, %r123, %r51;
mad.lo.s32 %r221, %r220, %r49, %r121;
add.s32 %r222, %r76, %r221;
mad.lo.s32 %r223, %r53, %r222, %r122;
mad.lo.s32 %r224, %r54, %r223, %r119;
mad.lo.s32 %r225, %r55, %r224, %r116;
mad.lo.s32 %r226, %r56, %r225, %r113;
mad.lo.s32 %r227, %r57, %r226, %r110;
mad.lo.s32 %r228, %r58, %r227, %r107;
mad.lo.s32 %r229, %r59, %r228, %r104;
mad.lo.s32 %r230, %r60, %r229, %r101;
mad.lo.s32 %r231, %r61, %r230, %r98;
mad.lo.s32 %r232, %r62, %r231, %r317;
mul.wide.s32 %rd57, %r232, 8;
add.s64 %rd58, %rd56, %rd57;
ld.global.f64 %fd5, [%rd58];
add.f64 %fd6, %fd6, %fd5;

BB43_20:
setp.ne.s32	%p15, %r317, %r77;
mov.u64 %rd80, %rd5;
@%p15 bra BB43_30;

st.local.u32 [%rd5], %r78;
add.s64 %rd6, %rd5, -4;
ld.local.u32 %r317, [%rd5+-4];
setp.ne.s32	%p16, %r317, %r79;
mov.u64 %rd80, %rd6;
@%p16 bra BB43_30;

st.local.u32 [%rd5+-4], %r80;
add.s64 %rd7, %rd5, -8;
ld.local.u32 %r317, [%rd5+-8];
setp.ne.s32	%p17, %r317, %r81;
mov.u64 %rd80, %rd7;
@%p17 bra BB43_30;

st.local.u32 [%rd5+-8], %r82;
add.s64 %rd8, %rd5, -12;
ld.local.u32 %r317, [%rd5+-12];
setp.ne.s32	%p18, %r317, %r83;
mov.u64 %rd80, %rd8;
@%p18 bra BB43_30;

st.local.u32 [%rd5+-12], %r84;
add.s64 %rd9, %rd5, -16;
ld.local.u32 %r317, [%rd5+-16];
setp.ne.s32	%p19, %r317, %r85;
mov.u64 %rd80, %rd9;
@%p19 bra BB43_30;

st.local.u32 [%rd5+-16], %r86;
add.s64 %rd10, %rd5, -20;
ld.local.u32 %r317, [%rd5+-20];
setp.ne.s32	%p20, %r317, %r87;
mov.u64 %rd80, %rd10;
@%p20 bra BB43_30;

st.local.u32 [%rd5+-20], %r88;
add.s64 %rd11, %rd5, -24;
ld.local.u32 %r317, [%rd5+-24];
setp.ne.s32	%p21, %r317, %r89;
mov.u64 %rd80, %rd11;
@%p21 bra BB43_30;

st.local.u32 [%rd5+-24], %r90;
add.s64 %rd12, %rd5, -28;
ld.local.u32 %r317, [%rd5+-28];
setp.ne.s32	%p22, %r317, %r91;
mov.u64 %rd80, %rd12;
@%p22 bra BB43_30;

st.local.u32 [%rd5+-28], %r92;
add.s64 %rd13, %rd5, -32;
ld.local.u32 %r317, [%rd5+-32];
setp.ne.s32	%p23, %r317, %r93;
mov.u64 %rd80, %rd13;
@%p23 bra BB43_30;

mov.u64 %rd14, %rd2;
st.local.u32 [%rd5+-32], %r94;
ld.local.u32 %r317, [%rd2];
setp.eq.s32	%p24, %r317, %r95;
mov.u64 %rd80, %rd14;
@%p24 bra BB43_31;
bra.uni BB43_30;

BB43_31:
ld.local.u32 %r234, [%rd3];
st.local.u32 [%rd2], %r234;
cvta.to.global.u64 %rd59, %rd25;
mul.wide.s32 %rd60, %r315, 8;
add.s64 %rd61, %rd59, %rd60;
st.global.f64 [%rd61], %fd6;

BB43_37:
ld.param.u32 %r314, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
mov.u32 %r312, %ntid.x;
mov.u32 %r245, %nctaid.x;
mad.lo.s32 %r315, %r245, %r312, %r315;
setp.lt.s32	%p27, %r315, %r314;
@%p27 bra BB43_6;

BB43_38:
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_35
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_50
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_52
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_60
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_61
code version = [5,0]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 5.0
.target sm_61
.address_size 64


.func (.param .b64 func_retval0) __internal_accurate_pow
(
.param .b64 __internal_accurate_pow_param_0,
.param .b64 __internal_accurate_pow_param_1
)
;
.global .align 1 .b8 _ZN6thrust6system6detail10sequential3seqE[1];
.shared .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail85_GLOBAL__N__61_tmpxft_000019a3_00000000_17_math_functions_compute_61_cpp1_ii_fb89bd2919s_on_chip_allocatorE[24];
.global .align 1 .b8 _ZN6thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN6thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN6thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN6thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN6thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN6thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN6thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN6thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN6thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN6thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN6thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN6thrust3seqE[1];

.visible .entry _ZN5caffe17add_scalar_kernelIfEEviT_PS1_(
.param .u32 _ZN5caffe17add_scalar_kernelIfEEviT_PS1__param_0,
.param .f32 _ZN5caffe17add_scalar_kernelIfEEviT_PS1__param_1,
.param .u64 _ZN5caffe17add_scalar_kernelIfEEviT_PS1__param_2
)
{
.reg .pred %p<3>;
.reg .f32 %f<4>;
.reg .b32 %r<11>;
.reg .b64 %rd<5>;


ld.param.u32 %r6, [_ZN5caffe17add_scalar_kernelIfEEviT_PS1__param_0];
ld.param.f32 %f1, [_ZN5caffe17add_scalar_kernelIfEEviT_PS1__param_1];
ld.param.u64 %rd2, [_ZN5caffe17add_scalar_kernelIfEEviT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB0_2:
mul.wide.s32 %rd3, %r10, 4;
add.s64 %rd4, %rd1, %rd3;
ld.global.f32 %f2, [%rd4];
add.f32 %f3, %f2, %f1;
st.global.f32 [%rd4], %f3;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB0_2;

BB0_3:
ret;
}


.visible .entry _ZN5caffe17add_scalar_kernelIdEEviT_PS1_(
.param .u32 _ZN5caffe17add_scalar_kernelIdEEviT_PS1__param_0,
.param .f64 _ZN5caffe17add_scalar_kernelIdEEviT_PS1__param_1,
.param .u64 _ZN5caffe17add_scalar_kernelIdEEviT_PS1__param_2
)
{
.reg .pred %p<3>;
.reg .b32 %r<11>;
.reg .f64 %fd<4>;
.reg .b64 %rd<5>;


ld.param.u32 %r6, [_ZN5caffe17add_scalar_kernelIdEEviT_PS1__param_0];
ld.param.f64 %fd1, [_ZN5caffe17add_scalar_kernelIdEEviT_PS1__param_1];
ld.param.u64 %rd2, [_ZN5caffe17add_scalar_kernelIdEEviT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB1_2:
mul.wide.s32 %rd3, %r10, 8;
add.s64 %rd4, %rd1, %rd3;
ld.global.f64 %fd2, [%rd4];
add.f64 %fd3, %fd2, %fd1;
st.global.f64 [%rd4], %fd3;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB1_2;

BB1_3:
ret;
}


.visible .entry _ZN5caffe10add_kernelIfEEviPKT_S3_PS1_(
.param .u32 _ZN5caffe10add_kernelIfEEviPKT_S3_PS1__param_0,
.param .u64 _ZN5caffe10add_kernelIfEEviPKT_S3_PS1__param_1,
.param .u64 _ZN5caffe10add_kernelIfEEviPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe10add_kernelIfEEviPKT_S3_PS1__param_3
)
{
.reg .pred %p<3>;
.reg .f32 %f<4>;
.reg .b32 %r<11>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe10add_kernelIfEEviPKT_S3_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe10add_kernelIfEEviPKT_S3_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe10add_kernelIfEEviPKT_S3_PS1__param_2];
ld.param.u64 %rd6, [_ZN5caffe10add_kernelIfEEviPKT_S3_PS1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB2_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB2_2:
mul.wide.s32 %rd7, %r10, 4;
add.s64 %rd8, %rd3, %rd7;
add.s64 %rd9, %rd2, %rd7;
ld.global.f32 %f1, [%rd9];
ld.global.f32 %f2, [%rd8];
add.f32 %f3, %f2, %f1;
add.s64 %rd10, %rd1, %rd7;
st.global.f32 [%rd10], %f3;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB2_2;

BB2_3:
ret;
}


.visible .entry _ZN5caffe10add_kernelIdEEviPKT_S3_PS1_(
.param .u32 _ZN5caffe10add_kernelIdEEviPKT_S3_PS1__param_0,
.param .u64 _ZN5caffe10add_kernelIdEEviPKT_S3_PS1__param_1,
.param .u64 _ZN5caffe10add_kernelIdEEviPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe10add_kernelIdEEviPKT_S3_PS1__param_3
)
{
.reg .pred %p<3>;
.reg .b32 %r<11>;
.reg .f64 %fd<4>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe10add_kernelIdEEviPKT_S3_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe10add_kernelIdEEviPKT_S3_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe10add_kernelIdEEviPKT_S3_PS1__param_2];
ld.param.u64 %rd6, [_ZN5caffe10add_kernelIdEEviPKT_S3_PS1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB3_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB3_2:
mul.wide.s32 %rd7, %r10, 8;
add.s64 %rd8, %rd3, %rd7;
add.s64 %rd9, %rd2, %rd7;
ld.global.f64 %fd1, [%rd9];
ld.global.f64 %fd2, [%rd8];
add.f64 %fd3, %fd2, %fd1;
add.s64 %rd10, %rd1, %rd7;
st.global.f64 [%rd10], %fd3;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB3_2;

BB3_3:
ret;
}


.visible .entry _ZN5caffe10sub_kernelIfEEviPKT_S3_PS1_(
.param .u32 _ZN5caffe10sub_kernelIfEEviPKT_S3_PS1__param_0,
.param .u64 _ZN5caffe10sub_kernelIfEEviPKT_S3_PS1__param_1,
.param .u64 _ZN5caffe10sub_kernelIfEEviPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe10sub_kernelIfEEviPKT_S3_PS1__param_3
)
{
.reg .pred %p<3>;
.reg .f32 %f<4>;
.reg .b32 %r<11>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe10sub_kernelIfEEviPKT_S3_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe10sub_kernelIfEEviPKT_S3_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe10sub_kernelIfEEviPKT_S3_PS1__param_2];
ld.param.u64 %rd6, [_ZN5caffe10sub_kernelIfEEviPKT_S3_PS1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB4_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB4_2:
mul.wide.s32 %rd7, %r10, 4;
add.s64 %rd8, %rd3, %rd7;
add.s64 %rd9, %rd2, %rd7;
ld.global.f32 %f1, [%rd9];
ld.global.f32 %f2, [%rd8];
sub.f32 %f3, %f2, %f1;
add.s64 %rd10, %rd1, %rd7;
st.global.f32 [%rd10], %f3;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB4_2;

BB4_3:
ret;
}


.visible .entry _ZN5caffe10sub_kernelIdEEviPKT_S3_PS1_(
.param .u32 _ZN5caffe10sub_kernelIdEEviPKT_S3_PS1__param_0,
.param .u64 _ZN5caffe10sub_kernelIdEEviPKT_S3_PS1__param_1,
.param .u64 _ZN5caffe10sub_kernelIdEEviPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe10sub_kernelIdEEviPKT_S3_PS1__param_3
)
{
.reg .pred %p<3>;
.reg .b32 %r<11>;
.reg .f64 %fd<4>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe10sub_kernelIdEEviPKT_S3_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe10sub_kernelIdEEviPKT_S3_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe10sub_kernelIdEEviPKT_S3_PS1__param_2];
ld.param.u64 %rd6, [_ZN5caffe10sub_kernelIdEEviPKT_S3_PS1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB5_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB5_2:
mul.wide.s32 %rd7, %r10, 8;
add.s64 %rd8, %rd3, %rd7;
add.s64 %rd9, %rd2, %rd7;
ld.global.f64 %fd1, [%rd9];
ld.global.f64 %fd2, [%rd8];
sub.f64 %fd3, %fd2, %fd1;
add.s64 %rd10, %rd1, %rd7;
st.global.f64 [%rd10], %fd3;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB5_2;

BB5_3:
ret;
}


.visible .entry _ZN5caffe10mul_kernelIfEEviPKT_S3_PS1_(
.param .u32 _ZN5caffe10mul_kernelIfEEviPKT_S3_PS1__param_0,
.param .u64 _ZN5caffe10mul_kernelIfEEviPKT_S3_PS1__param_1,
.param .u64 _ZN5caffe10mul_kernelIfEEviPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe10mul_kernelIfEEviPKT_S3_PS1__param_3
)
{
.reg .pred %p<3>;
.reg .f32 %f<4>;
.reg .b32 %r<11>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe10mul_kernelIfEEviPKT_S3_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe10mul_kernelIfEEviPKT_S3_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe10mul_kernelIfEEviPKT_S3_PS1__param_2];
ld.param.u64 %rd6, [_ZN5caffe10mul_kernelIfEEviPKT_S3_PS1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB6_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB6_2:
mul.wide.s32 %rd7, %r10, 4;
add.s64 %rd8, %rd3, %rd7;
add.s64 %rd9, %rd2, %rd7;
ld.global.f32 %f1, [%rd9];
ld.global.f32 %f2, [%rd8];
mul.f32 %f3, %f2, %f1;
add.s64 %rd10, %rd1, %rd7;
st.global.f32 [%rd10], %f3;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB6_2;

BB6_3:
ret;
}


.visible .entry _ZN5caffe10mul_kernelIdEEviPKT_S3_PS1_(
.param .u32 _ZN5caffe10mul_kernelIdEEviPKT_S3_PS1__param_0,
.param .u64 _ZN5caffe10mul_kernelIdEEviPKT_S3_PS1__param_1,
.param .u64 _ZN5caffe10mul_kernelIdEEviPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe10mul_kernelIdEEviPKT_S3_PS1__param_3
)
{
.reg .pred %p<3>;
.reg .b32 %r<11>;
.reg .f64 %fd<4>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe10mul_kernelIdEEviPKT_S3_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe10mul_kernelIdEEviPKT_S3_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe10mul_kernelIdEEviPKT_S3_PS1__param_2];
ld.param.u64 %rd6, [_ZN5caffe10mul_kernelIdEEviPKT_S3_PS1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB7_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB7_2:
mul.wide.s32 %rd7, %r10, 8;
add.s64 %rd8, %rd3, %rd7;
add.s64 %rd9, %rd2, %rd7;
ld.global.f64 %fd1, [%rd9];
ld.global.f64 %fd2, [%rd8];
mul.f64 %fd3, %fd2, %fd1;
add.s64 %rd10, %rd1, %rd7;
st.global.f64 [%rd10], %fd3;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB7_2;

BB7_3:
ret;
}


.visible .entry _ZN5caffe10div_kernelIfEEviPKT_S3_PS1_(
.param .u32 _ZN5caffe10div_kernelIfEEviPKT_S3_PS1__param_0,
.param .u64 _ZN5caffe10div_kernelIfEEviPKT_S3_PS1__param_1,
.param .u64 _ZN5caffe10div_kernelIfEEviPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe10div_kernelIfEEviPKT_S3_PS1__param_3
)
{
.reg .pred %p<3>;
.reg .f32 %f<4>;
.reg .b32 %r<11>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe10div_kernelIfEEviPKT_S3_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe10div_kernelIfEEviPKT_S3_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe10div_kernelIfEEviPKT_S3_PS1__param_2];
ld.param.u64 %rd6, [_ZN5caffe10div_kernelIfEEviPKT_S3_PS1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB8_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB8_2:
mul.wide.s32 %rd7, %r10, 4;
add.s64 %rd8, %rd3, %rd7;
add.s64 %rd9, %rd2, %rd7;
ld.global.f32 %f1, [%rd9];
ld.global.f32 %f2, [%rd8];
div.rn.f32 %f3, %f2, %f1;
add.s64 %rd10, %rd1, %rd7;
st.global.f32 [%rd10], %f3;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB8_2;

BB8_3:
ret;
}


.visible .entry _ZN5caffe10div_kernelIdEEviPKT_S3_PS1_(
.param .u32 _ZN5caffe10div_kernelIdEEviPKT_S3_PS1__param_0,
.param .u64 _ZN5caffe10div_kernelIdEEviPKT_S3_PS1__param_1,
.param .u64 _ZN5caffe10div_kernelIdEEviPKT_S3_PS1__param_2,
.param .u64 _ZN5caffe10div_kernelIdEEviPKT_S3_PS1__param_3
)
{
.reg .pred %p<3>;
.reg .b32 %r<11>;
.reg .f64 %fd<4>;
.reg .b64 %rd<11>;


ld.param.u32 %r6, [_ZN5caffe10div_kernelIdEEviPKT_S3_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe10div_kernelIdEEviPKT_S3_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe10div_kernelIdEEviPKT_S3_PS1__param_2];
ld.param.u64 %rd6, [_ZN5caffe10div_kernelIdEEviPKT_S3_PS1__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB9_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB9_2:
mul.wide.s32 %rd7, %r10, 8;
add.s64 %rd8, %rd3, %rd7;
add.s64 %rd9, %rd2, %rd7;
ld.global.f64 %fd1, [%rd9];
ld.global.f64 %fd2, [%rd8];
div.rn.f64 %fd3, %fd2, %fd1;
add.s64 %rd10, %rd1, %rd7;
st.global.f64 [%rd10], %fd3;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB9_2;

BB9_3:
ret;
}


.visible .entry _ZN5caffe10abs_kernelIfEEviPKT_PS1_(
.param .u32 _ZN5caffe10abs_kernelIfEEviPKT_PS1__param_0,
.param .u64 _ZN5caffe10abs_kernelIfEEviPKT_PS1__param_1,
.param .u64 _ZN5caffe10abs_kernelIfEEviPKT_PS1__param_2
)
{
.reg .pred %p<3>;
.reg .f32 %f<3>;
.reg .b32 %r<11>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe10abs_kernelIfEEviPKT_PS1__param_0];
ld.param.u64 %rd3, [_ZN5caffe10abs_kernelIfEEviPKT_PS1__param_1];
ld.param.u64 %rd4, [_ZN5caffe10abs_kernelIfEEviPKT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB10_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB10_2:
mul.wide.s32 %rd5, %r10, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.f32 %f1, [%rd6];
abs.f32 %f2, %f1;
add.s64 %rd7, %rd1, %rd5;
st.global.f32 [%rd7], %f2;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB10_2;

BB10_3:
ret;
}


.visible .entry _ZN5caffe10abs_kernelIdEEviPKT_PS1_(
.param .u32 _ZN5caffe10abs_kernelIdEEviPKT_PS1__param_0,
.param .u64 _ZN5caffe10abs_kernelIdEEviPKT_PS1__param_1,
.param .u64 _ZN5caffe10abs_kernelIdEEviPKT_PS1__param_2
)
{
.reg .pred %p<3>;
.reg .b32 %r<11>;
.reg .f64 %fd<3>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe10abs_kernelIdEEviPKT_PS1__param_0];
ld.param.u64 %rd3, [_ZN5caffe10abs_kernelIdEEviPKT_PS1__param_1];
ld.param.u64 %rd4, [_ZN5caffe10abs_kernelIdEEviPKT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB11_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB11_2:
mul.wide.s32 %rd5, %r10, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd1, [%rd6];
abs.f64 %fd2, %fd1;
add.s64 %rd7, %rd1, %rd5;
st.global.f64 [%rd7], %fd2;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB11_2;

BB11_3:
ret;
}


.visible .entry _ZN5caffe10exp_kernelIfEEviPKT_PS1_(
.param .u32 _ZN5caffe10exp_kernelIfEEviPKT_PS1__param_0,
.param .u64 _ZN5caffe10exp_kernelIfEEviPKT_PS1__param_1,
.param .u64 _ZN5caffe10exp_kernelIfEEviPKT_PS1__param_2
)
{
.reg .pred %p<5>;
.reg .f32 %f<15>;
.reg .b32 %r<11>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe10exp_kernelIfEEviPKT_PS1__param_0];
ld.param.u64 %rd3, [_ZN5caffe10exp_kernelIfEEviPKT_PS1__param_1];
ld.param.u64 %rd4, [_ZN5caffe10exp_kernelIfEEviPKT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB12_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB12_2:
mul.wide.s32 %rd5, %r10, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.f32 %f3, [%rd6];
mul.f32 %f4, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f5, %f4;
mov.f32 %f6, 0fBF317200;
fma.rn.f32 %f7, %f5, %f6, %f3;
mov.f32 %f8, 0fB5BFBE8E;
fma.rn.f32 %f9, %f5, %f8, %f7;
mul.f32 %f2, %f9, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f10, %f5, 0f00000000;
ex2.approx.f32 %f11, %f10;
mul.f32 %f12, %f1, %f11;
setp.lt.f32	%p2, %f3, 0fC2D20000;
selp.f32	%f13, 0f00000000, %f12, %p2;
setp.gt.f32	%p3, %f3, 0f42D20000;
selp.f32	%f14, 0f7F800000, %f13, %p3;
add.s64 %rd7, %rd1, %rd5;
st.global.f32 [%rd7], %f14;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p4, %r10, %r6;
@%p4 bra BB12_2;

BB12_3:
ret;
}


.visible .entry _ZN5caffe10exp_kernelIdEEviPKT_PS1_(
.param .u32 _ZN5caffe10exp_kernelIdEEviPKT_PS1__param_0,
.param .u64 _ZN5caffe10exp_kernelIdEEviPKT_PS1__param_1,
.param .u64 _ZN5caffe10exp_kernelIdEEviPKT_PS1__param_2
)
{
.reg .pred %p<6>;
.reg .f32 %f<3>;
.reg .b32 %r<27>;
.reg .f64 %fd<41>;
.reg .b64 %rd<10>;


ld.param.u32 %r9, [_ZN5caffe10exp_kernelIdEEviPKT_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe10exp_kernelIdEEviPKT_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe10exp_kernelIdEEviPKT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r10, %ctaid.x;
mov.u32 %r11, %tid.x;
mad.lo.s32 %r26, %r1, %r10, %r11;
setp.ge.s32	%p1, %r26, %r9;
@%p1 bra BB13_6;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r12, %nctaid.x;
mul.lo.s32 %r3, %r12, %r1;

BB13_2:
mov.u32 %r4, %r26;
cvt.s64.s32	%rd3, %r4;
mul.wide.s32 %rd6, %r4, 8;
add.s64 %rd7, %rd2, %rd6;
ld.global.f64 %fd1, [%rd7];
mov.f64 %fd6, 0d4338000000000000;
mov.f64 %fd7, 0d3FF71547652B82FE;
fma.rn.f64 %fd8, %fd1, %fd7, %fd6;
{
.reg .b32 %temp; 
mov.b64 {%r5, %temp}, %fd8;
}
mov.f64 %fd9, 0dC338000000000000;
add.rn.f64 %fd10, %fd8, %fd9;
mov.f64 %fd11, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd12, %fd10, %fd11, %fd1;
mov.f64 %fd13, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd14, %fd10, %fd13, %fd12;
mov.f64 %fd15, 0d3E928AF3FCA213EA;
mov.f64 %fd16, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd17, %fd16, %fd14, %fd15;
mov.f64 %fd18, 0d3EC71DEE62401315;
fma.rn.f64 %fd19, %fd17, %fd14, %fd18;
mov.f64 %fd20, 0d3EFA01997C89EB71;
fma.rn.f64 %fd21, %fd19, %fd14, %fd20;
mov.f64 %fd22, 0d3F2A01A014761F65;
fma.rn.f64 %fd23, %fd21, %fd14, %fd22;
mov.f64 %fd24, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd25, %fd23, %fd14, %fd24;
mov.f64 %fd26, 0d3F81111111122322;
fma.rn.f64 %fd27, %fd25, %fd14, %fd26;
mov.f64 %fd28, 0d3FA55555555502A1;
fma.rn.f64 %fd29, %fd27, %fd14, %fd28;
mov.f64 %fd30, 0d3FC5555555555511;
fma.rn.f64 %fd31, %fd29, %fd14, %fd30;
mov.f64 %fd32, 0d3FE000000000000B;
fma.rn.f64 %fd33, %fd31, %fd14, %fd32;
mov.f64 %fd34, 0d3FF0000000000000;
fma.rn.f64 %fd35, %fd33, %fd14, %fd34;
fma.rn.f64 %fd36, %fd35, %fd14, %fd34;
{
.reg .b32 %temp; 
mov.b64 {%r6, %temp}, %fd36;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r7}, %fd36;
}
shl.b32 %r13, %r5, 20;
add.s32 %r14, %r7, %r13;
mov.b64 %fd40, {%r6, %r14};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r15}, %fd1;
}
mov.b32 %f2, %r15;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB13_5;

setp.lt.f64	%p3, %fd1, 0d0000000000000000;
add.f64 %fd37, %fd1, 0d7FF0000000000000;
selp.f64	%fd40, 0d0000000000000000, %fd37, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB13_5;

shr.u32 %r16, %r5, 31;
add.s32 %r17, %r5, %r16;
shr.s32 %r18, %r17, 1;
shl.b32 %r19, %r18, 20;
add.s32 %r20, %r19, %r7;
mov.b64 %fd38, {%r6, %r20};
sub.s32 %r21, %r5, %r18;
shl.b32 %r22, %r21, 20;
add.s32 %r23, %r22, 1072693248;
mov.u32 %r24, 0;
mov.b64 %fd39, {%r24, %r23};
mul.f64 %fd40, %fd38, %fd39;

BB13_5:
shl.b64 %rd8, %rd3, 3;
add.s64 %rd9, %rd1, %rd8;
st.global.f64 [%rd9], %fd40;
cvt.u32.u64	%r25, %rd3;
add.s32 %r26, %r3, %r25;
setp.lt.s32	%p5, %r26, %r9;
@%p5 bra BB13_2;

BB13_6:
ret;
}


.visible .entry _ZN5caffe10log_kernelIfEEviPKT_PS1_(
.param .u32 _ZN5caffe10log_kernelIfEEviPKT_PS1__param_0,
.param .u64 _ZN5caffe10log_kernelIfEEviPKT_PS1__param_1,
.param .u64 _ZN5caffe10log_kernelIfEEviPKT_PS1__param_2
)
{
.reg .pred %p<6>;
.reg .f32 %f<36>;
.reg .b32 %r<16>;
.reg .b64 %rd<10>;


ld.param.u32 %r6, [_ZN5caffe10log_kernelIfEEviPKT_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe10log_kernelIfEEviPKT_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe10log_kernelIfEEviPKT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r15, %r1, %r7, %r8;
setp.ge.s32	%p1, %r15, %r6;
@%p1 bra BB14_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB14_2:
mov.u32 %r4, %r15;
cvt.s64.s32	%rd3, %r4;
mul.wide.s32 %rd6, %r4, 4;
add.s64 %rd7, %rd2, %rd6;
ld.global.f32 %f5, [%rd7];
setp.lt.f32	%p2, %f5, 0f00800000;
mul.f32 %f6, %f5, 0f4B000000;
selp.f32	%f1, %f6, %f5, %p2;
selp.f32	%f7, 0fC1B80000, 0f00000000, %p2;
mov.b32 %r10, %f1;
add.s32 %r11, %r10, -1059760811;
and.b32 %r12, %r11, -8388608;
sub.s32 %r13, %r10, %r12;
mov.b32 %f8, %r13;
cvt.rn.f32.s32	%f9, %r12;
mov.f32 %f10, 0f34000000;
fma.rn.f32 %f11, %f9, %f10, %f7;
add.f32 %f12, %f8, 0fBF800000;
mov.f32 %f13, 0f3E1039F6;
mov.f32 %f14, 0fBE055027;
fma.rn.f32 %f15, %f14, %f12, %f13;
mov.f32 %f16, 0fBDF8CDCC;
fma.rn.f32 %f17, %f15, %f12, %f16;
mov.f32 %f18, 0f3E0F2955;
fma.rn.f32 %f19, %f17, %f12, %f18;
mov.f32 %f20, 0fBE2AD8B9;
fma.rn.f32 %f21, %f19, %f12, %f20;
mov.f32 %f22, 0f3E4CED0B;
fma.rn.f32 %f23, %f21, %f12, %f22;
mov.f32 %f24, 0fBE7FFF22;
fma.rn.f32 %f25, %f23, %f12, %f24;
mov.f32 %f26, 0f3EAAAA78;
fma.rn.f32 %f27, %f25, %f12, %f26;
mov.f32 %f28, 0fBF000000;
fma.rn.f32 %f29, %f27, %f12, %f28;
mul.f32 %f30, %f12, %f29;
fma.rn.f32 %f31, %f30, %f12, %f12;
mov.f32 %f32, 0f3F317218;
fma.rn.f32 %f35, %f11, %f32, %f31;
setp.lt.u32	%p3, %r10, 2139095040;
@%p3 bra BB14_4;

mov.f32 %f33, 0f7F800000;
fma.rn.f32 %f35, %f1, %f33, %f33;

BB14_4:
setp.eq.f32	%p4, %f1, 0f00000000;
selp.f32	%f34, 0fFF800000, %f35, %p4;
shl.b64 %rd8, %rd3, 2;
add.s64 %rd9, %rd1, %rd8;
st.global.f32 [%rd9], %f34;
cvt.u32.u64	%r14, %rd3;
add.s32 %r15, %r3, %r14;
setp.lt.s32	%p5, %r15, %r6;
@%p5 bra BB14_2;

BB14_5:
ret;
}


.visible .entry _ZN5caffe10log_kernelIdEEviPKT_PS1_(
.param .u32 _ZN5caffe10log_kernelIdEEviPKT_PS1__param_0,
.param .u64 _ZN5caffe10log_kernelIdEEviPKT_PS1__param_1,
.param .u64 _ZN5caffe10log_kernelIdEEviPKT_PS1__param_2
)
{
.reg .pred %p<7>;
.reg .f32 %f<2>;
.reg .b32 %r<39>;
.reg .f64 %fd<59>;
.reg .b64 %rd<10>;


ld.param.u32 %r16, [_ZN5caffe10log_kernelIdEEviPKT_PS1__param_0];
ld.param.u64 %rd4, [_ZN5caffe10log_kernelIdEEviPKT_PS1__param_1];
ld.param.u64 %rd5, [_ZN5caffe10log_kernelIdEEviPKT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r17, %ctaid.x;
mov.u32 %r18, %tid.x;
mad.lo.s32 %r34, %r1, %r17, %r18;
setp.ge.s32	%p1, %r34, %r16;
@%p1 bra BB15_10;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r19, %nctaid.x;
mul.lo.s32 %r3, %r19, %r1;

BB15_2:
mov.u32 %r4, %r34;
cvt.s64.s32	%rd3, %r4;
mul.wide.s32 %rd6, %r4, 8;
add.s64 %rd7, %rd2, %rd6;
ld.global.f64 %fd56, [%rd7];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r35}, %fd56;
}
{
.reg .b32 %temp; 
mov.b64 {%r36, %temp}, %fd56;
}
mov.u32 %r37, -1023;
setp.gt.s32	%p2, %r35, 1048575;
@%p2 bra BB15_4;

mul.f64 %fd56, %fd56, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r35}, %fd56;
}
{
.reg .b32 %temp; 
mov.b64 {%r36, %temp}, %fd56;
}
mov.u32 %r37, -1077;

BB15_4:
add.s32 %r22, %r35, -1;
setp.lt.u32	%p3, %r22, 2146435071;
@%p3 bra BB15_6;
bra.uni BB15_5;

BB15_6:
shr.u32 %r24, %r35, 20;
add.s32 %r38, %r37, %r24;
and.b32 %r25, %r35, -2146435073;
or.b32 %r26, %r25, 1072693248;
mov.b64 %fd57, {%r36, %r26};
setp.lt.s32	%p5, %r26, 1073127583;
@%p5 bra BB15_8;

{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd57;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r28}, %fd57;
}
add.s32 %r29, %r28, -1048576;
mov.b64 %fd57, {%r27, %r29};
add.s32 %r38, %r38, 1;

BB15_8:
add.f64 %fd13, %fd57, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd12,%fd13;

	neg.f64 %fd14, %fd13;
mov.f64 %fd15, 0d3FF0000000000000;
fma.rn.f64 %fd16, %fd14, %fd12, %fd15;
fma.rn.f64 %fd17, %fd16, %fd16, %fd16;
fma.rn.f64 %fd18, %fd17, %fd12, %fd12;
add.f64 %fd19, %fd57, 0dBFF0000000000000;
mul.f64 %fd20, %fd19, %fd18;
fma.rn.f64 %fd21, %fd19, %fd18, %fd20;
mul.f64 %fd22, %fd21, %fd21;
mov.f64 %fd23, 0d3ED0EE258B7A8B04;
mov.f64 %fd24, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd25, %fd24, %fd22, %fd23;
mov.f64 %fd26, 0d3EF3B2669F02676F;
fma.rn.f64 %fd27, %fd25, %fd22, %fd26;
mov.f64 %fd28, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd29, %fd27, %fd22, %fd28;
mov.f64 %fd30, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd31, %fd29, %fd22, %fd30;
mov.f64 %fd32, 0d3F624924923BE72D;
fma.rn.f64 %fd33, %fd31, %fd22, %fd32;
mov.f64 %fd34, 0d3F8999999999A3C4;
fma.rn.f64 %fd35, %fd33, %fd22, %fd34;
mov.f64 %fd36, 0d3FB5555555555554;
fma.rn.f64 %fd37, %fd35, %fd22, %fd36;
sub.f64 %fd38, %fd19, %fd21;
add.f64 %fd39, %fd38, %fd38;
neg.f64 %fd40, %fd21;
fma.rn.f64 %fd41, %fd40, %fd19, %fd39;
mul.f64 %fd42, %fd18, %fd41;
mul.f64 %fd43, %fd22, %fd37;
fma.rn.f64 %fd44, %fd43, %fd21, %fd42;
xor.b32 %r30, %r38, -2147483648;
mov.u32 %r31, 1127219200;
mov.b64 %fd45, {%r30, %r31};
mov.u32 %r32, -2147483648;
mov.b64 %fd46, {%r32, %r31};
sub.f64 %fd47, %fd45, %fd46;
mov.f64 %fd48, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd49, %fd47, %fd48, %fd21;
neg.f64 %fd50, %fd47;
fma.rn.f64 %fd51, %fd50, %fd48, %fd49;
sub.f64 %fd52, %fd51, %fd21;
sub.f64 %fd53, %fd44, %fd52;
mov.f64 %fd54, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd55, %fd47, %fd54, %fd53;
add.f64 %fd58, %fd49, %fd55;
bra.uni BB15_9;

BB15_5:
mov.f64 %fd10, 0d7FF0000000000000;
fma.rn.f64 %fd11, %fd56, %fd10, %fd10;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd56;
}
mov.b32 %f1, %r23;
setp.eq.f32	%p4, %f1, 0f00000000;
selp.f64	%fd58, 0dFFF0000000000000, %fd11, %p4;

BB15_9:
shl.b64 %rd8, %rd3, 3;
add.s64 %rd9, %rd1, %rd8;
st.global.f64 [%rd9], %fd58;
cvt.u32.u64	%r33, %rd3;
add.s32 %r34, %r3, %r33;
setp.lt.s32	%p6, %r34, %r16;
@%p6 bra BB15_2;

BB15_10:
ret;
}


.visible .entry _ZN5caffe11powx_kernelIfEEviPKT_S1_PS1_(
.param .u32 _ZN5caffe11powx_kernelIfEEviPKT_S1_PS1__param_0,
.param .u64 _ZN5caffe11powx_kernelIfEEviPKT_S1_PS1__param_1,
.param .f32 _ZN5caffe11powx_kernelIfEEviPKT_S1_PS1__param_2,
.param .u64 _ZN5caffe11powx_kernelIfEEviPKT_S1_PS1__param_3
)
{
.reg .pred %p<31>;
.reg .f32 %f<103>;
.reg .b32 %r<32>;
.reg .b64 %rd<10>;


ld.param.u32 %r6, [_ZN5caffe11powx_kernelIfEEviPKT_S1_PS1__param_0];
ld.param.u64 %rd2, [_ZN5caffe11powx_kernelIfEEviPKT_S1_PS1__param_1];
ld.param.f32 %f18, [_ZN5caffe11powx_kernelIfEEviPKT_S1_PS1__param_2];
ld.param.u64 %rd3, [_ZN5caffe11powx_kernelIfEEviPKT_S1_PS1__param_3];
mov.u32 %r7, %ctaid.x;
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r31, %r1, %r7, %r8;
setp.ge.s32	%p2, %r31, %r6;
@%p2 bra BB16_16;

mul.f32 %f19, %f18, 0f3F000000;
cvt.rzi.f32.f32	%f20, %f19;
fma.rn.f32 %f21, %f20, 0fC0000000, %f18;
abs.f32 %f1, %f21;
abs.f32 %f2, %f18;
setp.gt.f32	%p3, %f2, 0f77F684DF;
mul.f32 %f22, %f18, 0f39000000;
selp.f32	%f3, %f22, %f18, %p3;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;
cvta.to.global.u64 %rd4, %rd2;
cvta.to.global.u64 %rd7, %rd3;

BB16_2:
mov.u32 %r4, %r31;
cvt.s64.s32	%rd1, %r4;
mul.wide.s32 %rd5, %r4, 4;
add.s64 %rd6, %rd4, %rd5;
ld.global.f32 %f4, [%rd6];
abs.f32 %f5, %f4;
setp.lt.f32	%p4, %f5, 0f00800000;
mul.f32 %f27, %f5, 0f4B800000;
selp.f32	%f28, 0fC3170000, 0fC2FE0000, %p4;
selp.f32	%f29, %f27, %f5, %p4;
mov.b32 %r10, %f29;
and.b32 %r11, %r10, 8388607;
or.b32 %r12, %r11, 1065353216;
mov.b32 %f30, %r12;
shr.u32 %r13, %r10, 23;
cvt.rn.f32.u32	%f31, %r13;
add.f32 %f32, %f28, %f31;
setp.gt.f32	%p5, %f30, 0f3FB504F3;
mul.f32 %f33, %f30, 0f3F000000;
add.f32 %f34, %f32, 0f3F800000;
selp.f32	%f35, %f33, %f30, %p5;
selp.f32	%f36, %f34, %f32, %p5;
add.f32 %f37, %f35, 0fBF800000;
add.f32 %f24, %f35, 0f3F800000;

	rcp.approx.ftz.f32 %f23,%f24;

	add.f32 %f38, %f37, %f37;
mul.f32 %f39, %f23, %f38;
mul.f32 %f40, %f39, %f39;
mov.f32 %f41, 0f3C4CAF63;
mov.f32 %f42, 0f3B18F0FE;
fma.rn.f32 %f43, %f42, %f40, %f41;
mov.f32 %f44, 0f3DAAAABD;
fma.rn.f32 %f45, %f43, %f40, %f44;
mul.rn.f32 %f46, %f45, %f40;
mul.rn.f32 %f47, %f46, %f39;
sub.f32 %f48, %f37, %f39;
neg.f32 %f49, %f39;
add.f32 %f50, %f48, %f48;
fma.rn.f32 %f51, %f49, %f37, %f50;
mul.rn.f32 %f52, %f23, %f51;
add.f32 %f53, %f47, %f39;
sub.f32 %f54, %f39, %f53;
add.f32 %f55, %f47, %f54;
add.f32 %f56, %f52, %f55;
add.f32 %f57, %f53, %f56;
sub.f32 %f58, %f53, %f57;
add.f32 %f59, %f56, %f58;
mov.f32 %f60, 0f3F317200;
mul.rn.f32 %f61, %f36, %f60;
mov.f32 %f62, 0f35BFBE8E;
mul.rn.f32 %f63, %f36, %f62;
add.f32 %f64, %f61, %f57;
sub.f32 %f65, %f61, %f64;
add.f32 %f66, %f57, %f65;
add.f32 %f67, %f59, %f66;
add.f32 %f68, %f63, %f67;
add.f32 %f69, %f64, %f68;
sub.f32 %f70, %f64, %f69;
add.f32 %f71, %f68, %f70;
mul.rn.f32 %f72, %f3, %f69;
neg.f32 %f73, %f72;
fma.rn.f32 %f74, %f3, %f69, %f73;
fma.rn.f32 %f75, %f3, %f71, %f74;
mov.f32 %f76, 0f00000000;
fma.rn.f32 %f77, %f76, %f69, %f75;
add.rn.f32 %f78, %f72, %f77;
neg.f32 %f79, %f78;
add.rn.f32 %f80, %f72, %f79;
add.rn.f32 %f81, %f80, %f77;
mov.b32 %r14, %f78;
setp.eq.s32	%p6, %r14, 1118925336;
add.s32 %r15, %r14, -1;
mov.b32 %f82, %r15;
add.f32 %f83, %f81, 0f37000000;
selp.f32	%f84, %f82, %f78, %p6;
selp.f32	%f6, %f83, %f81, %p6;
mul.f32 %f85, %f84, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f86, %f85;
mov.f32 %f87, 0fBF317200;
fma.rn.f32 %f88, %f86, %f87, %f84;
mov.f32 %f89, 0fB5BFBE8E;
fma.rn.f32 %f90, %f86, %f89, %f88;
mul.f32 %f26, %f90, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f25,%f26;

	add.f32 %f91, %f86, 0f00000000;
ex2.approx.f32 %f92, %f91;
mul.f32 %f93, %f25, %f92;
setp.lt.f32	%p7, %f84, 0fC2D20000;
selp.f32	%f94, 0f00000000, %f93, %p7;
setp.gt.f32	%p8, %f84, 0f42D20000;
selp.f32	%f101, 0f7F800000, %f94, %p8;
setp.eq.f32	%p9, %f101, 0f7F800000;
@%p9 bra BB16_4;

fma.rn.f32 %f101, %f101, %f6, %f101;

BB16_4:
setp.lt.f32	%p10, %f4, 0f00000000;
setp.eq.f32	%p11, %f1, 0f3F800000;
and.pred %p1, %p10, %p11;
mov.b32 %r16, %f101;
xor.b32 %r17, %r16, -2147483648;
mov.b32 %f95, %r17;
selp.f32	%f102, %f95, %f101, %p1;
setp.eq.f32	%p12, %f4, 0f00000000;
@%p12 bra BB16_7;
bra.uni BB16_5;

BB16_7:
setp.lt.f32	%p15, %f18, 0f00000000;
add.f32 %f97, %f4, %f4;
mov.b32 %r18, %f97;
selp.b32	%r19, %r18, 0, %p11;
or.b32 %r20, %r19, 2139095040;
selp.b32	%r21, %r20, %r19, %p15;
mov.b32 %f102, %r21;
bra.uni BB16_8;

BB16_5:
setp.geu.f32	%p13, %f4, 0f00000000;
@%p13 bra BB16_8;

cvt.rzi.f32.f32	%f96, %f18;
setp.neu.f32	%p14, %f96, %f18;
selp.f32	%f102, 0f7FFFFFFF, %f102, %p14;

BB16_8:
add.f32 %f98, %f5, %f2;
mov.b32 %r22, %f98;
setp.lt.s32	%p17, %r22, 2139095040;
@%p17 bra BB16_15;

setp.gtu.f32	%p18, %f2, 0f7F800000;
setp.gtu.f32	%p19, %f5, 0f7F800000;
or.pred %p20, %p19, %p18;
@%p20 bra BB16_14;
bra.uni BB16_10;

BB16_14:
add.f32 %f102, %f4, %f18;
bra.uni BB16_15;

BB16_10:
setp.eq.f32	%p21, %f2, 0f7F800000;
@%p21 bra BB16_13;
bra.uni BB16_11;

BB16_13:
setp.lt.f32	%p24, %f18, 0f00000000;
setp.gt.f32	%p25, %f5, 0f3F800000;
selp.b32	%r26, 2139095040, 0, %p25;
xor.b32 %r27, %r26, 2139095040;
selp.b32	%r28, %r27, %r26, %p24;
mov.b32 %f99, %r28;
setp.eq.f32	%p26, %f4, 0fBF800000;
selp.f32	%f102, 0f3F800000, %f99, %p26;
bra.uni BB16_15;

BB16_11:
setp.neu.f32	%p22, %f5, 0f7F800000;
@%p22 bra BB16_15;

setp.ltu.f32	%p23, %f18, 0f00000000;
selp.b32	%r23, 0, 2139095040, %p23;
or.b32 %r24, %r23, -2147483648;
selp.b32	%r25, %r24, %r23, %p1;
mov.b32 %f102, %r25;

BB16_15:
ld.param.u32 %r30, [_ZN5caffe11powx_kernelIfEEviPKT_S1_PS1__param_0];
setp.eq.f32	%p27, %f4, 0f3F800000;
setp.eq.f32	%p28, %f18, 0f00000000;
or.pred %p29, %p27, %p28;
selp.f32	%f100, 0f3F800000, %f102, %p29;
shl.b64 %rd8, %rd1, 2;
add.s64 %rd9, %rd7, %rd8;
st.global.f32 [%rd9], %f100;
cvt.u32.u64	%r29, %rd1;
add.s32 %r31, %r3, %r29;
setp.lt.s32	%p30, %r31, %r30;
@%p30 bra BB16_2;

BB16_16:
ret;
}


.visible .entry _ZN5caffe11powx_kernelIdEEviPKT_S1_PS1_(
.param .u32 _ZN5caffe11powx_kernelIdEEviPKT_S1_PS1__param_0,
.param .u64 _ZN5caffe11powx_kernelIdEEviPKT_S1_PS1__param_1,
.param .f64 _ZN5caffe11powx_kernelIdEEviPKT_S1_PS1__param_2,
.param .u64 _ZN5caffe11powx_kernelIdEEviPKT_S1_PS1__param_3
)
{
.reg .pred %p<24>;
.reg .b32 %r<40>;
.reg .f64 %fd<25>;
.reg .b64 %rd<12>;


ld.param.u32 %r8, [_ZN5caffe11powx_kernelIdEEviPKT_S1_PS1__param_0];
ld.param.u64 %rd3, [_ZN5caffe11powx_kernelIdEEviPKT_S1_PS1__param_1];
ld.param.f64 %fd13, [_ZN5caffe11powx_kernelIdEEviPKT_S1_PS1__param_2];
ld.param.u64 %rd4, [_ZN5caffe11powx_kernelIdEEviPKT_S1_PS1__param_3];
mov.u32 %r9, %ctaid.x;
mov.u32 %r1, %ntid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r39, %r1, %r9, %r10;
setp.ge.s32	%p2, %r39, %r8;
@%p2 bra BB17_18;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r3}, %fd13;
}
bfe.u32 %r11, %r3, 20, 11;
add.s32 %r12, %r11, -1012;
mov.b64 %rd5, %fd13;
shl.b64 %rd1, %rd5, %r12;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r4, %r13, %r1;
cvta.to.global.u64 %rd6, %rd3;
cvta.to.global.u64 %rd9, %rd4;

BB17_2:
mov.u32 %r5, %r39;
cvt.s64.s32	%rd2, %r5;
mul.wide.s32 %rd7, %r5, 8;
add.s64 %rd8, %rd6, %rd7;
ld.global.f64 %fd1, [%rd8];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r6}, %fd1;
}
abs.f64 %fd2, %fd1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.f64	[param0+0], %fd2;
.param .b64 param1;
st.param.f64	[param1+0], %fd13;
.param .b64 retval0;
call.uni (retval0), 
__internal_accurate_pow, 
(
param0, 
param1
);
ld.param.f64	%fd24, [retval0+0];


	}
	setp.lt.s32	%p3, %r6, 0;
setp.eq.s64	%p4, %rd1, -9223372036854775808;
and.pred %p1, %p3, %p4;
@!%p1 bra BB17_4;
bra.uni BB17_3;

BB17_3:
{
.reg .b32 %temp; 
mov.b64 {%temp, %r14}, %fd24;
}
xor.b32 %r15, %r14, -2147483648;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd24;
}
mov.b64 %fd24, {%r16, %r15};

BB17_4:
mov.f64 %fd23, %fd24;
setp.eq.f64	%p5, %fd1, 0d0000000000000000;
@%p5 bra BB17_7;
bra.uni BB17_5;

BB17_7:
setp.lt.s32	%p8, %r3, 0;
selp.b32	%r17, %r6, 0, %p4;
or.b32 %r18, %r17, 2146435072;
selp.b32	%r19, %r18, %r17, %p8;
mov.u32 %r20, 0;
mov.b64 %fd23, {%r20, %r19};
bra.uni BB17_8;

BB17_5:
setp.gt.s32	%p6, %r6, -1;
@%p6 bra BB17_8;

cvt.rzi.f64.f64	%fd14, %fd13;
setp.neu.f64	%p7, %fd14, %fd13;
selp.f64	%fd23, 0dFFF8000000000000, %fd23, %p7;

BB17_8:
mov.f64 %fd8, %fd23;
add.f64 %fd9, %fd1, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r21}, %fd9;
}
and.b32 %r22, %r21, 2146435072;
setp.ne.s32	%p10, %r22, 2146435072;
mov.f64 %fd22, %fd8;
@%p10 bra BB17_17;

setp.gtu.f64	%p11, %fd2, 0d7FF0000000000000;
mov.f64 %fd22, %fd9;
@%p11 bra BB17_17;

abs.f64 %fd15, %fd13;
setp.gtu.f64	%p12, %fd15, 0d7FF0000000000000;
mov.f64 %fd21, %fd9;
mov.f64 %fd22, %fd21;
@%p12 bra BB17_17;

and.b32 %r23, %r3, 2147483647;
setp.ne.s32	%p13, %r23, 2146435072;
@%p13 bra BB17_13;

{
.reg .b32 %temp; 
mov.b64 {%r24, %temp}, %fd13;
}
setp.eq.s32	%p14, %r24, 0;
@%p14 bra BB17_16;
bra.uni BB17_13;

BB17_16:
setp.lt.s32	%p17, %r3, 0;
setp.gt.f64	%p18, %fd2, 0d3FF0000000000000;
selp.b32	%r33, 2146435072, 0, %p18;
xor.b32 %r34, %r33, 2146435072;
selp.b32	%r35, %r34, %r33, %p17;
setp.eq.f64	%p19, %fd1, 0dBFF0000000000000;
selp.b32	%r36, 1072693248, %r35, %p19;
mov.u32 %r37, 0;
mov.b64 %fd22, {%r37, %r36};
bra.uni BB17_17;

BB17_13:
and.b32 %r25, %r6, 2147483647;
setp.ne.s32	%p15, %r25, 2146435072;
mov.f64 %fd19, %fd8;
mov.f64 %fd22, %fd19;
@%p15 bra BB17_17;

{
.reg .b32 %temp; 
mov.b64 {%r26, %temp}, %fd1;
}
setp.ne.s32	%p16, %r26, 0;
mov.f64 %fd22, %fd8;
@%p16 bra BB17_17;

shr.s32 %r27, %r3, 31;
and.b32 %r28, %r27, -2146435072;
add.s32 %r29, %r28, 2146435072;
or.b32 %r30, %r29, -2147483648;
selp.b32	%r31, %r30, %r29, %p1;
mov.u32 %r32, 0;
mov.b64 %fd22, {%r32, %r31};

BB17_17:
setp.eq.f64	%p20, %fd1, 0d3FF0000000000000;
setp.eq.f64	%p21, %fd13, 0d0000000000000000;
or.pred %p22, %p20, %p21;
selp.f64	%fd16, 0d3FF0000000000000, %fd22, %p22;
shl.b64 %rd10, %rd2, 3;
add.s64 %rd11, %rd9, %rd10;
st.global.f64 [%rd11], %fd16;
cvt.u32.u64	%r38, %rd2;
add.s32 %r39, %r4, %r38;
setp.lt.s32	%p23, %r39, %r8;
@%p23 bra BB17_2;

BB17_18:
ret;
}


.visible .entry _ZN5caffe11sqrt_kernelIfEEviPKT_PS1_(
.param .u32 _ZN5caffe11sqrt_kernelIfEEviPKT_PS1__param_0,
.param .u64 _ZN5caffe11sqrt_kernelIfEEviPKT_PS1__param_1,
.param .u64 _ZN5caffe11sqrt_kernelIfEEviPKT_PS1__param_2
)
{
.reg .pred %p<3>;
.reg .f32 %f<3>;
.reg .b32 %r<11>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe11sqrt_kernelIfEEviPKT_PS1__param_0];
ld.param.u64 %rd3, [_ZN5caffe11sqrt_kernelIfEEviPKT_PS1__param_1];
ld.param.u64 %rd4, [_ZN5caffe11sqrt_kernelIfEEviPKT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB18_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB18_2:
mul.wide.s32 %rd5, %r10, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.f32 %f1, [%rd6];
sqrt.rn.f32 %f2, %f1;
add.s64 %rd7, %rd1, %rd5;
st.global.f32 [%rd7], %f2;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB18_2;

BB18_3:
ret;
}


.visible .entry _ZN5caffe11sqrt_kernelIdEEviPKT_PS1_(
.param .u32 _ZN5caffe11sqrt_kernelIdEEviPKT_PS1__param_0,
.param .u64 _ZN5caffe11sqrt_kernelIdEEviPKT_PS1__param_1,
.param .u64 _ZN5caffe11sqrt_kernelIdEEviPKT_PS1__param_2
)
{
.reg .pred %p<3>;
.reg .b32 %r<11>;
.reg .f64 %fd<3>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe11sqrt_kernelIdEEviPKT_PS1__param_0];
ld.param.u64 %rd3, [_ZN5caffe11sqrt_kernelIdEEviPKT_PS1__param_1];
ld.param.u64 %rd4, [_ZN5caffe11sqrt_kernelIdEEviPKT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB19_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB19_2:
mul.wide.s32 %rd5, %r10, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd1, [%rd6];
sqrt.rn.f64 %fd2, %fd1;
add.s64 %rd7, %rd1, %rd5;
st.global.f64 [%rd7], %fd2;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB19_2;

BB19_3:
ret;
}


.visible .entry _ZN5caffe11sign_kernelIfEEviPKT_PS1_(
.param .u32 _ZN5caffe11sign_kernelIfEEviPKT_PS1__param_0,
.param .u64 _ZN5caffe11sign_kernelIfEEviPKT_PS1__param_1,
.param .u64 _ZN5caffe11sign_kernelIfEEviPKT_PS1__param_2
)
{
.reg .pred %p<5>;
.reg .f32 %f<3>;
.reg .b32 %r<14>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe11sign_kernelIfEEviPKT_PS1__param_0];
ld.param.u64 %rd3, [_ZN5caffe11sign_kernelIfEEviPKT_PS1__param_1];
ld.param.u64 %rd4, [_ZN5caffe11sign_kernelIfEEviPKT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r13, %r1, %r7, %r8;
setp.ge.s32	%p1, %r13, %r6;
@%p1 bra BB20_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB20_2:
mul.wide.s32 %rd5, %r13, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.f32 %f1, [%rd6];
setp.gt.f32	%p2, %f1, 0f00000000;
selp.u32	%r10, 1, 0, %p2;
setp.lt.f32	%p3, %f1, 0f00000000;
selp.u32	%r11, 1, 0, %p3;
sub.s32 %r12, %r10, %r11;
cvt.rn.f32.s32	%f2, %r12;
add.s64 %rd7, %rd1, %rd5;
st.global.f32 [%rd7], %f2;
add.s32 %r13, %r3, %r13;
setp.lt.s32	%p4, %r13, %r6;
@%p4 bra BB20_2;

BB20_3:
ret;
}


.visible .entry _ZN5caffe11sign_kernelIdEEviPKT_PS1_(
.param .u32 _ZN5caffe11sign_kernelIdEEviPKT_PS1__param_0,
.param .u64 _ZN5caffe11sign_kernelIdEEviPKT_PS1__param_1,
.param .u64 _ZN5caffe11sign_kernelIdEEviPKT_PS1__param_2
)
{
.reg .pred %p<5>;
.reg .b32 %r<14>;
.reg .f64 %fd<3>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe11sign_kernelIdEEviPKT_PS1__param_0];
ld.param.u64 %rd3, [_ZN5caffe11sign_kernelIdEEviPKT_PS1__param_1];
ld.param.u64 %rd4, [_ZN5caffe11sign_kernelIdEEviPKT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r13, %r1, %r7, %r8;
setp.ge.s32	%p1, %r13, %r6;
@%p1 bra BB21_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB21_2:
mul.wide.s32 %rd5, %r13, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd1, [%rd6];
setp.gt.f64	%p2, %fd1, 0d0000000000000000;
selp.u32	%r10, 1, 0, %p2;
setp.lt.f64	%p3, %fd1, 0d0000000000000000;
selp.u32	%r11, 1, 0, %p3;
sub.s32 %r12, %r10, %r11;
cvt.rn.f64.s32	%fd2, %r12;
add.s64 %rd7, %rd1, %rd5;
st.global.f64 [%rd7], %fd2;
add.s32 %r13, %r3, %r13;
setp.lt.s32	%p4, %r13, %r6;
@%p4 bra BB21_2;

BB21_3:
ret;
}


.visible .entry _ZN5caffe13sgnbit_kernelIfEEviPKT_PS1_(
.param .u32 _ZN5caffe13sgnbit_kernelIfEEviPKT_PS1__param_0,
.param .u64 _ZN5caffe13sgnbit_kernelIfEEviPKT_PS1__param_1,
.param .u64 _ZN5caffe13sgnbit_kernelIfEEviPKT_PS1__param_2
)
{
.reg .pred %p<3>;
.reg .f32 %f<2>;
.reg .b32 %r<13>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe13sgnbit_kernelIfEEviPKT_PS1__param_0];
ld.param.u64 %rd3, [_ZN5caffe13sgnbit_kernelIfEEviPKT_PS1__param_1];
ld.param.u64 %rd4, [_ZN5caffe13sgnbit_kernelIfEEviPKT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r12, %r1, %r7, %r8;
setp.ge.s32	%p1, %r12, %r6;
@%p1 bra BB22_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB22_2:
mul.wide.s32 %rd5, %r12, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.u32 %r10, [%rd6];
shr.u32 %r11, %r10, 31;
cvt.rn.f32.s32	%f1, %r11;
add.s64 %rd7, %rd1, %rd5;
st.global.f32 [%rd7], %f1;
add.s32 %r12, %r3, %r12;
setp.lt.s32	%p2, %r12, %r6;
@%p2 bra BB22_2;

BB22_3:
ret;
}


.visible .entry _ZN5caffe13sgnbit_kernelIdEEviPKT_PS1_(
.param .u32 _ZN5caffe13sgnbit_kernelIdEEviPKT_PS1__param_0,
.param .u64 _ZN5caffe13sgnbit_kernelIdEEviPKT_PS1__param_1,
.param .u64 _ZN5caffe13sgnbit_kernelIdEEviPKT_PS1__param_2
)
{
.reg .pred %p<3>;
.reg .b32 %r<13>;
.reg .f64 %fd<3>;
.reg .b64 %rd<8>;


ld.param.u32 %r6, [_ZN5caffe13sgnbit_kernelIdEEviPKT_PS1__param_0];
ld.param.u64 %rd3, [_ZN5caffe13sgnbit_kernelIdEEviPKT_PS1__param_1];
ld.param.u64 %rd4, [_ZN5caffe13sgnbit_kernelIdEEviPKT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r12, %r1, %r7, %r8;
setp.ge.s32	%p1, %r12, %r6;
@%p1 bra BB23_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB23_2:
mul.wide.s32 %rd5, %r12, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd1, [%rd6];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r10}, %fd1;
}
shr.u32 %r11, %r10, 31;
cvt.rn.f64.s32	%fd2, %r11;
add.s64 %rd7, %rd1, %rd5;
st.global.f64 [%rd7], %fd2;
add.s32 %r12, %r3, %r12;
setp.lt.s32	%p2, %r12, %r6;
@%p2 bra BB23_2;

BB23_3:
ret;
}


.visible .entry _ZN5caffe10set_kernelIiEEviT_PS1_(
.param .u32 _ZN5caffe10set_kernelIiEEviT_PS1__param_0,
.param .u32 _ZN5caffe10set_kernelIiEEviT_PS1__param_1,
.param .u64 _ZN5caffe10set_kernelIiEEviT_PS1__param_2
)
{
.reg .pred %p<3>;
.reg .b32 %r<12>;
.reg .b64 %rd<5>;


ld.param.u32 %r6, [_ZN5caffe10set_kernelIiEEviT_PS1__param_0];
ld.param.u32 %r7, [_ZN5caffe10set_kernelIiEEviT_PS1__param_1];
ld.param.u64 %rd2, [_ZN5caffe10set_kernelIiEEviT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %ctaid.x;
mov.u32 %r9, %tid.x;
mad.lo.s32 %r11, %r1, %r8, %r9;
setp.ge.s32	%p1, %r11, %r6;
@%p1 bra BB24_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r3, %r10, %r1;

BB24_2:
mul.wide.s32 %rd3, %r11, 4;
add.s64 %rd4, %rd1, %rd3;
st.global.u32 [%rd4], %r7;
add.s32 %r11, %r3, %r11;
setp.lt.s32	%p2, %r11, %r6;
@%p2 bra BB24_2;

BB24_3:
ret;
}


.visible .entry _ZN5caffe10set_kernelIfEEviT_PS1_(
.param .u32 _ZN5caffe10set_kernelIfEEviT_PS1__param_0,
.param .f32 _ZN5caffe10set_kernelIfEEviT_PS1__param_1,
.param .u64 _ZN5caffe10set_kernelIfEEviT_PS1__param_2
)
{
.reg .pred %p<3>;
.reg .f32 %f<2>;
.reg .b32 %r<11>;
.reg .b64 %rd<5>;


ld.param.u32 %r6, [_ZN5caffe10set_kernelIfEEviT_PS1__param_0];
ld.param.f32 %f1, [_ZN5caffe10set_kernelIfEEviT_PS1__param_1];
ld.param.u64 %rd2, [_ZN5caffe10set_kernelIfEEviT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB25_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB25_2:
mul.wide.s32 %rd3, %r10, 4;
add.s64 %rd4, %rd1, %rd3;
st.global.f32 [%rd4], %f1;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB25_2;

BB25_3:
ret;
}


.visible .entry _ZN5caffe10set_kernelIdEEviT_PS1_(
.param .u32 _ZN5caffe10set_kernelIdEEviT_PS1__param_0,
.param .f64 _ZN5caffe10set_kernelIdEEviT_PS1__param_1,
.param .u64 _ZN5caffe10set_kernelIdEEviT_PS1__param_2
)
{
.reg .pred %p<3>;
.reg .b32 %r<11>;
.reg .f64 %fd<2>;
.reg .b64 %rd<5>;


ld.param.u32 %r6, [_ZN5caffe10set_kernelIdEEviT_PS1__param_0];
ld.param.f64 %fd1, [_ZN5caffe10set_kernelIdEEviT_PS1__param_1];
ld.param.u64 %rd2, [_ZN5caffe10set_kernelIdEEviT_PS1__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.s32	%p1, %r10, %r6;
@%p1 bra BB26_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB26_2:
mul.wide.s32 %rd3, %r10, 8;
add.s64 %rd4, %rd1, %rd3;
st.global.f64 [%rd4], %fd1;
add.s32 %r10, %r3, %r10;
setp.lt.s32	%p2, %r10, %r6;
@%p2 bra BB26_2;

BB26_3:
ret;
}

.func (.param .b64 func_retval0) __internal_accurate_pow(
.param .b64 __internal_accurate_pow_param_0,
.param .b64 __internal_accurate_pow_param_1
)
{
.reg .pred %p<9>;
.reg .f32 %f<3>;
.reg .b32 %r<52>;
.reg .f64 %fd<134>;


ld.param.f64 %fd12, [__internal_accurate_pow_param_0];
ld.param.f64 %fd13, [__internal_accurate_pow_param_1];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r49}, %fd12;
}
{
.reg .b32 %temp; 
mov.b64 {%r48, %temp}, %fd12;
}
shr.u32 %r50, %r49, 20;
setp.ne.s32	%p1, %r50, 0;
@%p1 bra BB27_2;

mul.f64 %fd14, %fd12, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r49}, %fd14;
}
{
.reg .b32 %temp; 
mov.b64 {%r48, %temp}, %fd14;
}
shr.u32 %r16, %r49, 20;
add.s32 %r50, %r16, -54;

BB27_2:
add.s32 %r51, %r50, -1023;
and.b32 %r17, %r49, -2146435073;
or.b32 %r18, %r17, 1072693248;
mov.b64 %fd132, {%r48, %r18};
setp.lt.u32	%p2, %r18, 1073127583;
@%p2 bra BB27_4;

{
.reg .b32 %temp; 
mov.b64 {%r19, %temp}, %fd132;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r20}, %fd132;
}
add.s32 %r21, %r20, -1048576;
mov.b64 %fd132, {%r19, %r21};
add.s32 %r51, %r50, -1022;

BB27_4:
add.f64 %fd16, %fd132, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd132, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0F5D241AD3B5A;
mov.f64 %fd27, 0d3EB0F5FF7D2CAFE2;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B20A75488A3F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CDE4FAECD5;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C7258A578B;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F6249249242B910;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F89999999999DFB;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
sub.f64 %fd39, %fd22, %fd24;
add.f64 %fd40, %fd39, %fd39;
neg.f64 %fd41, %fd24;
fma.rn.f64 %fd42, %fd41, %fd22, %fd40;
mul.f64 %fd43, %fd21, %fd42;
fma.rn.f64 %fd44, %fd25, %fd38, 0d3FB5555555555555;
mov.f64 %fd45, 0d3FB5555555555555;
sub.f64 %fd46, %fd45, %fd44;
fma.rn.f64 %fd47, %fd25, %fd38, %fd46;
add.f64 %fd48, %fd47, 0d0000000000000000;
add.f64 %fd49, %fd48, 0dBC46A4CB00B9E7B0;
add.f64 %fd50, %fd44, %fd49;
sub.f64 %fd51, %fd44, %fd50;
add.f64 %fd52, %fd49, %fd51;
mul.rn.f64 %fd53, %fd24, %fd24;
neg.f64 %fd54, %fd53;
fma.rn.f64 %fd55, %fd24, %fd24, %fd54;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd43;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd43;
}
add.s32 %r24, %r23, 1048576;
mov.b64 %fd56, {%r22, %r24};
fma.rn.f64 %fd57, %fd24, %fd56, %fd55;
mul.rn.f64 %fd58, %fd53, %fd24;
neg.f64 %fd59, %fd58;
fma.rn.f64 %fd60, %fd53, %fd24, %fd59;
fma.rn.f64 %fd61, %fd53, %fd43, %fd60;
fma.rn.f64 %fd62, %fd57, %fd24, %fd61;
mul.rn.f64 %fd63, %fd50, %fd58;
neg.f64 %fd64, %fd63;
fma.rn.f64 %fd65, %fd50, %fd58, %fd64;
fma.rn.f64 %fd66, %fd50, %fd62, %fd65;
fma.rn.f64 %fd67, %fd52, %fd58, %fd66;
add.f64 %fd68, %fd63, %fd67;
sub.f64 %fd69, %fd63, %fd68;
add.f64 %fd70, %fd67, %fd69;
add.f64 %fd71, %fd24, %fd68;
sub.f64 %fd72, %fd24, %fd71;
add.f64 %fd73, %fd68, %fd72;
add.f64 %fd74, %fd70, %fd73;
add.f64 %fd75, %fd43, %fd74;
add.f64 %fd76, %fd71, %fd75;
sub.f64 %fd77, %fd71, %fd76;
add.f64 %fd78, %fd75, %fd77;
xor.b32 %r25, %r51, -2147483648;
mov.u32 %r26, 1127219200;
mov.b64 %fd79, {%r25, %r26};
mov.u32 %r27, -2147483648;
mov.b64 %fd80, {%r27, %r26};
sub.f64 %fd81, %fd79, %fd80;
mov.f64 %fd82, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd83, %fd81, %fd82, %fd76;
neg.f64 %fd84, %fd81;
fma.rn.f64 %fd85, %fd84, %fd82, %fd83;
sub.f64 %fd86, %fd85, %fd76;
sub.f64 %fd87, %fd78, %fd86;
mov.f64 %fd88, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd89, %fd81, %fd88, %fd87;
add.f64 %fd90, %fd83, %fd89;
sub.f64 %fd91, %fd83, %fd90;
add.f64 %fd92, %fd89, %fd91;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r28}, %fd13;
}
add.s32 %r29, %r28, %r28;
setp.gt.u32	%p3, %r29, -33554433;
and.b32 %r30, %r28, -15728641;
selp.b32	%r31, %r30, %r28, %p3;
{
.reg .b32 %temp; 
mov.b64 {%r32, %temp}, %fd13;
}
mov.b64 %fd93, {%r32, %r31};
mul.rn.f64 %fd94, %fd90, %fd93;
neg.f64 %fd95, %fd94;
fma.rn.f64 %fd96, %fd90, %fd93, %fd95;
fma.rn.f64 %fd97, %fd92, %fd93, %fd96;
add.f64 %fd4, %fd94, %fd97;
sub.f64 %fd98, %fd94, %fd4;
add.f64 %fd5, %fd97, %fd98;
mov.f64 %fd99, 0d4338000000000000;
mov.f64 %fd100, 0d3FF71547652B82FE;
fma.rn.f64 %fd101, %fd4, %fd100, %fd99;
{
.reg .b32 %temp; 
mov.b64 {%r13, %temp}, %fd101;
}
mov.f64 %fd102, 0dC338000000000000;
add.rn.f64 %fd103, %fd101, %fd102;
mov.f64 %fd104, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd105, %fd103, %fd104, %fd4;
mov.f64 %fd106, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd107, %fd103, %fd106, %fd105;
mov.f64 %fd108, 0d3E928AF3FCA213EA;
mov.f64 %fd109, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd110, %fd109, %fd107, %fd108;
mov.f64 %fd111, 0d3EC71DEE62401315;
fma.rn.f64 %fd112, %fd110, %fd107, %fd111;
mov.f64 %fd113, 0d3EFA01997C89EB71;
fma.rn.f64 %fd114, %fd112, %fd107, %fd113;
mov.f64 %fd115, 0d3F2A01A014761F65;
fma.rn.f64 %fd116, %fd114, %fd107, %fd115;
mov.f64 %fd117, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd118, %fd116, %fd107, %fd117;
mov.f64 %fd119, 0d3F81111111122322;
fma.rn.f64 %fd120, %fd118, %fd107, %fd119;
mov.f64 %fd121, 0d3FA55555555502A1;
fma.rn.f64 %fd122, %fd120, %fd107, %fd121;
mov.f64 %fd123, 0d3FC5555555555511;
fma.rn.f64 %fd124, %fd122, %fd107, %fd123;
mov.f64 %fd125, 0d3FE000000000000B;
fma.rn.f64 %fd126, %fd124, %fd107, %fd125;
fma.rn.f64 %fd127, %fd126, %fd107, %fd18;
fma.rn.f64 %fd128, %fd127, %fd107, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r14, %temp}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r15}, %fd128;
}
shl.b32 %r33, %r13, 20;
add.s32 %r34, %r15, %r33;
mov.b64 %fd133, {%r14, %r34};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r35}, %fd4;
}
mov.b32 %f2, %r35;
abs.f32 %f1, %f2;
setp.lt.f32	%p4, %f1, 0f4086232B;
@%p4 bra BB27_7;

setp.lt.f64	%p5, %fd4, 0d0000000000000000;
add.f64 %fd129, %fd4, 0d7FF0000000000000;
selp.f64	%fd133, 0d0000000000000000, %fd129, %p5;
setp.geu.f32	%p6, %f1, 0f40874800;
@%p6 bra BB27_7;

shr.u32 %r36, %r13, 31;
add.s32 %r37, %r13, %r36;
shr.s32 %r38, %r37, 1;
shl.b32 %r39, %r38, 20;
add.s32 %r40, %r39, %r15;
mov.b64 %fd130, {%r14, %r40};
sub.s32 %r41, %r13, %r38;
shl.b32 %r42, %r41, 20;
add.s32 %r43, %r42, 1072693248;
mov.u32 %r44, 0;
mov.b64 %fd131, {%r44, %r43};
mul.f64 %fd133, %fd130, %fd131;

BB27_7:
{
.reg .b32 %temp; 
mov.b64 {%temp, %r45}, %fd133;
}
and.b32 %r46, %r45, 2147483647;
setp.ne.s32	%p7, %r46, 2146435072;
@%p7 bra BB27_9;

{
.reg .b32 %temp; 
mov.b64 {%r47, %temp}, %fd133;
}
setp.eq.s32	%p8, %r47, 0;
@%p8 bra BB27_10;

BB27_9:
fma.rn.f64 %fd133, %fd133, %fd5, %fd133;

BB27_10:
st.param.f64	[func_retval0+0], %fd133;
ret;
}



.extern .func (.param .b32 func_retval0) vprintf
(
.param .b64 vprintf_param_0,
.param .b64 vprintf_param_1
)
;
.global .align 1 .b8 $str[8] = {99, 111, 110, 118, 104, 104, 10, 0};

.visible .entry _Z7conv1_1IfEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv1_1IfEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv1_1IfEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv1_1IfEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv1_1IfEvPT_PKS0_S3_S3__param_3
)
{
.reg .b32 %r<2>;
.reg .b64 %rd<3>;


ld.param.u64 %rd1, [_Z7conv1_1IfEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u32 %r1, 0;
st.global.u32 [%rd2], %r1;
ret;
}


.visible .entry _Z7conv1_1IdEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv1_1IdEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv1_1IdEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv1_1IdEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv1_1IdEvPT_PKS0_S3_S3__param_3
)
{
.reg .b64 %rd<4>;


ld.param.u64 %rd1, [_Z7conv1_1IdEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u64 %rd3, 0;
st.global.u64 [%rd2], %rd3;
ret;
}


.visible .entry _Z7conv1_2IfEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv1_2IfEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv1_2IfEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv1_2IfEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv1_2IfEvPT_PKS0_S3_S3__param_3
)
{
.reg .b32 %r<2>;
.reg .b64 %rd<3>;


ld.param.u64 %rd1, [_Z7conv1_2IfEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u32 %r1, 0;
st.global.u32 [%rd2], %r1;
ret;
}


.visible .entry _Z7conv1_2IdEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv1_2IdEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv1_2IdEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv1_2IdEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv1_2IdEvPT_PKS0_S3_S3__param_3
)
{
.reg .b64 %rd<4>;


ld.param.u64 %rd1, [_Z7conv1_2IdEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u64 %rd3, 0;
st.global.u64 [%rd2], %rd3;
ret;
}


.visible .entry _Z7conv2_1IfEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv2_1IfEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv2_1IfEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv2_1IfEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv2_1IfEvPT_PKS0_S3_S3__param_3
)
{
.reg .b32 %r<3>;
.reg .b64 %rd<6>;


ld.param.u64 %rd1, [_Z7conv2_1IfEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u32 %r1, 0;
st.global.u32 [%rd2], %r1;
mov.u64 %rd3, $str;
cvta.global.u64 %rd4, %rd3;
mov.u64 %rd5, 0;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd4;
.param .b64 param1;
st.param.b64	[param1+0], %rd5;
.param .b32 retval0;
call.uni (retval0), 
vprintf, 
(
param0, 
param1
);
ld.param.b32	%r2, [retval0+0];


	}
	ret;
}


.visible .entry _Z7conv2_1IdEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv2_1IdEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv2_1IdEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv2_1IdEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv2_1IdEvPT_PKS0_S3_S3__param_3
)
{
.reg .b32 %r<2>;
.reg .b64 %rd<6>;


ld.param.u64 %rd1, [_Z7conv2_1IdEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u64 %rd3, 0;
st.global.u64 [%rd2], %rd3;
mov.u64 %rd4, $str;
cvta.global.u64 %rd5, %rd4;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd5;
.param .b64 param1;
st.param.b64	[param1+0], %rd3;
.param .b32 retval0;
call.uni (retval0), 
vprintf, 
(
param0, 
param1
);
ld.param.b32	%r1, [retval0+0];


	}
	ret;
}


.visible .entry _Z7conv2_2IfEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv2_2IfEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv2_2IfEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv2_2IfEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv2_2IfEvPT_PKS0_S3_S3__param_3
)
{
.reg .b32 %r<2>;
.reg .b64 %rd<3>;


ld.param.u64 %rd1, [_Z7conv2_2IfEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u32 %r1, 0;
st.global.u32 [%rd2], %r1;
ret;
}


.visible .entry _Z7conv2_2IdEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv2_2IdEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv2_2IdEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv2_2IdEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv2_2IdEvPT_PKS0_S3_S3__param_3
)
{
.reg .b64 %rd<4>;


ld.param.u64 %rd1, [_Z7conv2_2IdEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u64 %rd3, 0;
st.global.u64 [%rd2], %rd3;
ret;
}


.visible .entry _Z7conv3_1IfEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv3_1IfEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv3_1IfEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv3_1IfEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv3_1IfEvPT_PKS0_S3_S3__param_3
)
{
.reg .b32 %r<2>;
.reg .b64 %rd<3>;


ld.param.u64 %rd1, [_Z7conv3_1IfEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u32 %r1, 0;
st.global.u32 [%rd2], %r1;
ret;
}


.visible .entry _Z7conv3_1IdEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv3_1IdEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv3_1IdEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv3_1IdEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv3_1IdEvPT_PKS0_S3_S3__param_3
)
{
.reg .b64 %rd<4>;


ld.param.u64 %rd1, [_Z7conv3_1IdEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u64 %rd3, 0;
st.global.u64 [%rd2], %rd3;
ret;
}


.visible .entry _Z7conv3_2IfEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv3_2IfEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv3_2IfEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv3_2IfEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv3_2IfEvPT_PKS0_S3_S3__param_3
)
{
.reg .b32 %r<2>;
.reg .b64 %rd<3>;


ld.param.u64 %rd1, [_Z7conv3_2IfEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u32 %r1, 0;
st.global.u32 [%rd2], %r1;
ret;
}


.visible .entry _Z7conv3_2IdEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv3_2IdEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv3_2IdEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv3_2IdEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv3_2IdEvPT_PKS0_S3_S3__param_3
)
{
.reg .b64 %rd<4>;


ld.param.u64 %rd1, [_Z7conv3_2IdEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u64 %rd3, 0;
st.global.u64 [%rd2], %rd3;
ret;
}


.visible .entry _Z7conv3_3IfEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv3_3IfEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv3_3IfEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv3_3IfEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv3_3IfEvPT_PKS0_S3_S3__param_3
)
{
.reg .b32 %r<2>;
.reg .b64 %rd<3>;


ld.param.u64 %rd1, [_Z7conv3_3IfEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u32 %r1, 0;
st.global.u32 [%rd2], %r1;
ret;
}


.visible .entry _Z7conv3_3IdEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv3_3IdEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv3_3IdEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv3_3IdEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv3_3IdEvPT_PKS0_S3_S3__param_3
)
{
.reg .b64 %rd<4>;


ld.param.u64 %rd1, [_Z7conv3_3IdEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u64 %rd3, 0;
st.global.u64 [%rd2], %rd3;
ret;
}


.visible .entry _Z7conv4_1IfEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv4_1IfEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv4_1IfEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv4_1IfEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv4_1IfEvPT_PKS0_S3_S3__param_3
)
{
.reg .b32 %r<2>;
.reg .b64 %rd<3>;


ld.param.u64 %rd1, [_Z7conv4_1IfEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u32 %r1, 0;
st.global.u32 [%rd2], %r1;
ret;
}


.visible .entry _Z7conv4_1IdEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv4_1IdEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv4_1IdEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv4_1IdEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv4_1IdEvPT_PKS0_S3_S3__param_3
)
{
.reg .b64 %rd<4>;


ld.param.u64 %rd1, [_Z7conv4_1IdEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u64 %rd3, 0;
st.global.u64 [%rd2], %rd3;
ret;
}


.visible .entry _Z7conv4_2IfEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv4_2IfEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv4_2IfEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv4_2IfEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv4_2IfEvPT_PKS0_S3_S3__param_3
)
{
.reg .b32 %r<2>;
.reg .b64 %rd<3>;


ld.param.u64 %rd1, [_Z7conv4_2IfEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u32 %r1, 0;
st.global.u32 [%rd2], %r1;
ret;
}


.visible .entry _Z7conv4_2IdEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv4_2IdEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv4_2IdEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv4_2IdEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv4_2IdEvPT_PKS0_S3_S3__param_3
)
{
.reg .b64 %rd<4>;


ld.param.u64 %rd1, [_Z7conv4_2IdEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u64 %rd3, 0;
st.global.u64 [%rd2], %rd3;
ret;
}


.visible .entry _Z7conv4_3IfEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv4_3IfEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv4_3IfEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv4_3IfEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv4_3IfEvPT_PKS0_S3_S3__param_3
)
{
.reg .b32 %r<2>;
.reg .b64 %rd<3>;


ld.param.u64 %rd1, [_Z7conv4_3IfEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u32 %r1, 0;
st.global.u32 [%rd2], %r1;
ret;
}


.visible .entry _Z7conv4_3IdEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv4_3IdEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv4_3IdEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv4_3IdEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv4_3IdEvPT_PKS0_S3_S3__param_3
)
{
.reg .b64 %rd<4>;


ld.param.u64 %rd1, [_Z7conv4_3IdEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u64 %rd3, 0;
st.global.u64 [%rd2], %rd3;
ret;
}


.visible .entry _Z7conv5_1IfEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv5_1IfEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv5_1IfEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv5_1IfEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv5_1IfEvPT_PKS0_S3_S3__param_3
)
{
.reg .b32 %r<2>;
.reg .b64 %rd<3>;


ld.param.u64 %rd1, [_Z7conv5_1IfEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u32 %r1, 0;
st.global.u32 [%rd2], %r1;
ret;
}


.visible .entry _Z7conv5_1IdEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv5_1IdEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv5_1IdEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv5_1IdEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv5_1IdEvPT_PKS0_S3_S3__param_3
)
{
.reg .b64 %rd<4>;


ld.param.u64 %rd1, [_Z7conv5_1IdEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u64 %rd3, 0;
st.global.u64 [%rd2], %rd3;
ret;
}


.visible .entry _Z7conv5_2IfEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv5_2IfEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv5_2IfEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv5_2IfEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv5_2IfEvPT_PKS0_S3_S3__param_3
)
{
.reg .b32 %r<2>;
.reg .b64 %rd<3>;


ld.param.u64 %rd1, [_Z7conv5_2IfEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u32 %r1, 0;
st.global.u32 [%rd2], %r1;
ret;
}


.visible .entry _Z7conv5_2IdEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv5_2IdEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv5_2IdEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv5_2IdEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv5_2IdEvPT_PKS0_S3_S3__param_3
)
{
.reg .b64 %rd<4>;


ld.param.u64 %rd1, [_Z7conv5_2IdEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u64 %rd3, 0;
st.global.u64 [%rd2], %rd3;
ret;
}


.visible .entry _Z7conv5_3IfEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv5_3IfEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv5_3IfEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv5_3IfEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv5_3IfEvPT_PKS0_S3_S3__param_3
)
{
.reg .b32 %r<2>;
.reg .b64 %rd<3>;


ld.param.u64 %rd1, [_Z7conv5_3IfEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u32 %r1, 0;
st.global.u32 [%rd2], %r1;
ret;
}


.visible .entry _Z7conv5_3IdEvPT_PKS0_S3_S3_(
.param .u64 _Z7conv5_3IdEvPT_PKS0_S3_S3__param_0,
.param .u64 _Z7conv5_3IdEvPT_PKS0_S3_S3__param_1,
.param .u64 _Z7conv5_3IdEvPT_PKS0_S3_S3__param_2,
.param .u64 _Z7conv5_3IdEvPT_PKS0_S3_S3__param_3
)
{
.reg .b64 %rd<4>;


ld.param.u64 %rd1, [_Z7conv5_3IdEvPT_PKS0_S3_S3__param_0];
cvta.to.global.u64 %rd2, %rd1;
mov.u64 %rd3, 0;
st.global.u64 [%rd2], %rd3;
ret;
}



Fatbin elf code:
================
arch = sm_61
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit
