// Seed: 1503603287
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1'h0 == 1;
  assign id_1 = id_2;
  wire id_4;
  always @(posedge {(1), id_3}) while (id_1 && id_2) id_2 = 1'b0 | 1 == (1);
  module_0(
      id_3, id_1, id_4
  );
endmodule
