// Seed: 837727564
module module_0 (
    output tri id_0,
    input wor id_1,
    input wand id_2,
    input supply0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input uwire id_7,
    input supply0 id_8,
    output wor id_9,
    input wand id_10,
    input supply1 id_11,
    input tri1 id_12,
    output uwire id_13,
    output wand id_14,
    input tri1 id_15,
    output wor id_16,
    input uwire id_17,
    output tri1 id_18,
    output supply1 id_19,
    input tri1 id_20,
    input uwire id_21,
    input supply1 id_22,
    input tri0 id_23,
    input supply0 id_24,
    output wire id_25,
    output tri1 id_26,
    input wand id_27,
    input uwire id_28,
    input wor id_29,
    output tri0 id_30,
    output tri1 id_31
);
  wire id_33;
  wire id_34;
  wand id_35 = id_8;
  always @(posedge 1 or negedge 1'b0) begin : LABEL_0
    id_31 = id_20;
  end
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    output wire id_2,
    input supply1 id_3
    , id_8,
    input wand id_4,
    input tri id_5,
    input tri0 id_6
);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_5,
      id_6,
      id_1,
      id_5,
      id_6,
      id_3,
      id_0,
      id_3,
      id_5,
      id_5,
      id_1,
      id_2,
      id_5,
      id_0,
      id_3,
      id_1,
      id_0,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_2,
      id_2,
      id_4,
      id_3,
      id_4,
      id_2,
      id_0
  );
  assign modCall_1.id_11 = 0;
  wire id_9;
  wire id_10;
  assign id_1 = id_5;
  supply1 id_11, id_12;
  wire id_13 = ~id_11;
endmodule
