#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: E:\PDS\PDS1\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-K7MPPOL0
Generated by Fabric Compiler (version 2020.3 build 62942) at Thu Jul 21 16:49:43 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'cmos_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_xclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddrphy_rst_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pll_lock' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_db[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Thu Jul 21 16:49:56 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared               189           2  {sys_clk}
 coms_pclk                10.000       {0 5}          Declared                69           0  {cmos_pclk}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          15.384       {0 7.692}      Generated (sys_clk)   5049           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT0}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    356           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    160           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           1  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_1        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_2        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_3        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_4        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_5        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_6        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_7        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_8        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_9        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_10       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_11       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_12       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_13       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_14       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_15       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_16       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_17       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_18       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_19       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_20       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_21       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_22       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_23       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_24       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_25       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_26       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_27       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_29       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_30       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_31       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_32       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_33       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_34       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_35       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_36       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_37       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_38       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_39       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_40       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_41       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_42       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_43       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_44       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_45       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_46       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_47       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_48       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_49       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_50       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_51       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_52       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_53       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_54       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_55       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_56       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_57       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_58       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_59       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_60       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_61       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_62       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_63       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_64       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     117.261 MHz         20.000          8.528         11.472
 coms_pclk                  100.000 MHz     172.592 MHz         10.000          5.794          4.206
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                             65.003 MHz       8.509 MHz         15.384        117.521       -102.137
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     130.770 MHz         10.000          7.647          2.353
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz      96.154 MHz         20.000         10.400          9.600
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz    1360.544 MHz          2.500          0.735          1.765
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     11.472       0.000              0            896
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     11.444       0.000              0              1
 coms_pclk              coms_pclk                    4.206       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    3.977       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                  -102.137   -6836.361            127          13836
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -3.804    -133.664             44             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.353       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    11.151       0.000              0             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -1.657     -14.091             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     9.600       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.026       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.765       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.246       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.340       0.000              0            896
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      6.268       0.000              0              1
 coms_pclk              coms_pclk                    0.314       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.643       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.117       0.000              0          13836
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.195      -0.578              7             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.193       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -3.781     -50.645             14             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.301      -1.352              8             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.372       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.050       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.019       0.000              0              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     10.631       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.217       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -2.013     -60.985             34             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     7.871       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.909       0.000              0            129
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      5.498       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    3.178       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.054       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.686       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.533       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.291       0.000              0            189
 coms_pclk                                           4.011       0.000              0             69
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     6.750       0.000              0           5049
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0            356
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.734       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.392       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.174       0.000              0            896
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     12.801       0.000              0              1
 coms_pclk              coms_pclk                    5.360       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    5.187       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                   -82.212   -5250.290            108          13836
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -3.433    -114.055             44             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.849       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    11.037       0.000              0             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -1.305     -11.048             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    11.336       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.443       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.850       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.940       0.000              0              9
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.313       0.000              0            896
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      5.526       0.000              0              1
 coms_pclk              coms_pclk                    0.332       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.260       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.137       0.000              0          13836
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.079      -0.129              2             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.241       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -2.963     -39.201             14             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.178      -0.586              5             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.333       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.303       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.888       0.000              0              9
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     12.098       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    5.385       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.585     -48.385             34             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.257       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    18.339       0.000              0            129
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      4.846       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.738       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.142       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.626       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.497       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.658       0.000              0            189
 coms_pclk                                           4.403       0.000              0             69
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     7.077       0.000              0           5049
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0            356
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.971       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.386       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.844       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.748
  Launch Clock Delay      :  4.396
  Clock Pessimism Removal :  0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.832       4.396         sys_clk_g        
 CLMA_142_324/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_142_324/Q3                   tco                   0.261       4.657 r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.432       5.089         ISP/uart_test/uart_tx_inst/cycle_cnt [11]
 CLMS_142_333/Y2                   td                    0.384       5.473 r       ISP/uart_test/uart_tx_inst/N141_11/gateop_perm/Z
                                   net (fanout=1)        0.737       6.210         ISP/uart_test/uart_tx_inst/_N23356
 CLMS_142_313/Y0                   td                    0.387       6.597 r       ISP/uart_test/uart_tx_inst/N141_14/gateop_perm/Z
                                   net (fanout=1)        0.614       7.211         ISP/uart_test/uart_tx_inst/_N23359
 CLMA_138_320/Y0                   td                    0.164       7.375 r       ISP/uart_test/uart_tx_inst/N141_16/gateop_perm/Z
                                   net (fanout=13)       0.600       7.975         ISP/uart_test/uart_tx_inst/N141
 CLMA_138_337/Y0                   td                    0.383       8.358 r       ISP/uart_test/uart_tx_inst/N43_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.459       8.817         ISP/uart_test/uart_tx_inst/_N13473
 CLMA_138_356/Y0                   td                    0.164       8.981 r       ISP/uart_test/uart_tx_inst/N43_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.593       9.574         ISP/uart_test/uart_tx_inst/next_state [0]
 CLMA_146_369/Y1                   td                    0.459      10.033 r       ISP/uart_test/uart_tx_inst/N100.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.759      10.792         ISP/uart_test/uart_tx_inst/N100
 CLMA_146_337/Y2                   td                    0.165      10.957 r       ISP/uart_test/uart_tx_inst/N102/gateop_perm/Z
                                   net (fanout=16)       0.914      11.871         ISP/uart_test/uart_tx_inst/N102
                                                         0.334      12.205 r       ISP/uart_test/uart_tx_inst/cycle_cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.205         ISP/uart_test/uart_tx_inst/_N8907
 CLMA_142_316/COUT                 td                    0.097      12.302 r       ISP/uart_test/uart_tx_inst/cycle_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.302         ISP/uart_test/uart_tx_inst/_N8909
                                                         0.060      12.362 r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.362         ISP/uart_test/uart_tx_inst/_N8911
 CLMA_142_320/COUT                 td                    0.097      12.459 r       ISP/uart_test/uart_tx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.459         ISP/uart_test/uart_tx_inst/_N8913
                                                         0.060      12.519 r       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.519         ISP/uart_test/uart_tx_inst/_N8915
 CLMA_142_324/COUT                 td                    0.097      12.616 r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.616         ISP/uart_test/uart_tx_inst/_N8917
                                                         0.059      12.675 f       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.675         ISP/uart_test/uart_tx_inst/_N8919
                                                                           f       ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  12.675         Logic Levels: 10 
                                                                                   Logic: 3.171ns(38.302%), Route: 5.108ns(61.698%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.556      23.748         sys_clk_g        
 CLMA_142_328/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.620      24.368                          
 clock uncertainty                                      -0.050      24.318                          

 Setup time                                             -0.171      24.147                          

 Data required time                                                 24.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.147                          
 Data arrival time                                                 -12.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.472                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.748
  Launch Clock Delay      :  4.396
  Clock Pessimism Removal :  0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.832       4.396         sys_clk_g        
 CLMA_142_324/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_142_324/Q3                   tco                   0.261       4.657 r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.432       5.089         ISP/uart_test/uart_tx_inst/cycle_cnt [11]
 CLMS_142_333/Y2                   td                    0.384       5.473 r       ISP/uart_test/uart_tx_inst/N141_11/gateop_perm/Z
                                   net (fanout=1)        0.737       6.210         ISP/uart_test/uart_tx_inst/_N23356
 CLMS_142_313/Y0                   td                    0.387       6.597 r       ISP/uart_test/uart_tx_inst/N141_14/gateop_perm/Z
                                   net (fanout=1)        0.614       7.211         ISP/uart_test/uart_tx_inst/_N23359
 CLMA_138_320/Y0                   td                    0.164       7.375 r       ISP/uart_test/uart_tx_inst/N141_16/gateop_perm/Z
                                   net (fanout=13)       0.600       7.975         ISP/uart_test/uart_tx_inst/N141
 CLMA_138_337/Y0                   td                    0.383       8.358 r       ISP/uart_test/uart_tx_inst/N43_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.459       8.817         ISP/uart_test/uart_tx_inst/_N13473
 CLMA_138_356/Y0                   td                    0.164       8.981 r       ISP/uart_test/uart_tx_inst/N43_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.593       9.574         ISP/uart_test/uart_tx_inst/next_state [0]
 CLMA_146_369/Y1                   td                    0.459      10.033 r       ISP/uart_test/uart_tx_inst/N100.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.759      10.792         ISP/uart_test/uart_tx_inst/N100
 CLMA_146_337/Y2                   td                    0.165      10.957 r       ISP/uart_test/uart_tx_inst/N102/gateop_perm/Z
                                   net (fanout=16)       0.914      11.871         ISP/uart_test/uart_tx_inst/N102
                                                         0.334      12.205 r       ISP/uart_test/uart_tx_inst/cycle_cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.205         ISP/uart_test/uart_tx_inst/_N8907
 CLMA_142_316/COUT                 td                    0.097      12.302 r       ISP/uart_test/uart_tx_inst/cycle_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.302         ISP/uart_test/uart_tx_inst/_N8909
                                                         0.060      12.362 r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.362         ISP/uart_test/uart_tx_inst/_N8911
 CLMA_142_320/COUT                 td                    0.097      12.459 r       ISP/uart_test/uart_tx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.459         ISP/uart_test/uart_tx_inst/_N8913
                                                         0.060      12.519 r       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.519         ISP/uart_test/uart_tx_inst/_N8915
 CLMA_142_324/COUT                 td                    0.095      12.614 f       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.614         ISP/uart_test/uart_tx_inst/_N8917
 CLMA_142_328/CIN                                                          f       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  12.614         Logic Levels: 10 
                                                                                   Logic: 3.110ns(37.844%), Route: 5.108ns(62.156%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.556      23.748         sys_clk_g        
 CLMA_142_328/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.620      24.368                          
 clock uncertainty                                      -0.050      24.318                          

 Setup time                                             -0.171      24.147                          

 Data required time                                                 24.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.147                          
 Data arrival time                                                 -12.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.533                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.743
  Launch Clock Delay      :  4.396
  Clock Pessimism Removal :  0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.832       4.396         sys_clk_g        
 CLMA_142_324/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_142_324/Q3                   tco                   0.261       4.657 r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.432       5.089         ISP/uart_test/uart_tx_inst/cycle_cnt [11]
 CLMS_142_333/Y2                   td                    0.384       5.473 r       ISP/uart_test/uart_tx_inst/N141_11/gateop_perm/Z
                                   net (fanout=1)        0.737       6.210         ISP/uart_test/uart_tx_inst/_N23356
 CLMS_142_313/Y0                   td                    0.387       6.597 r       ISP/uart_test/uart_tx_inst/N141_14/gateop_perm/Z
                                   net (fanout=1)        0.614       7.211         ISP/uart_test/uart_tx_inst/_N23359
 CLMA_138_320/Y0                   td                    0.164       7.375 r       ISP/uart_test/uart_tx_inst/N141_16/gateop_perm/Z
                                   net (fanout=13)       0.600       7.975         ISP/uart_test/uart_tx_inst/N141
 CLMA_138_337/Y0                   td                    0.383       8.358 r       ISP/uart_test/uart_tx_inst/N43_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.459       8.817         ISP/uart_test/uart_tx_inst/_N13473
 CLMA_138_356/Y0                   td                    0.164       8.981 r       ISP/uart_test/uart_tx_inst/N43_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.593       9.574         ISP/uart_test/uart_tx_inst/next_state [0]
 CLMA_146_369/Y1                   td                    0.459      10.033 r       ISP/uart_test/uart_tx_inst/N100.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.759      10.792         ISP/uart_test/uart_tx_inst/N100
 CLMA_146_337/Y2                   td                    0.165      10.957 r       ISP/uart_test/uart_tx_inst/N102/gateop_perm/Z
                                   net (fanout=16)       0.914      11.871         ISP/uart_test/uart_tx_inst/N102
                                                         0.334      12.205 r       ISP/uart_test/uart_tx_inst/cycle_cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.205         ISP/uart_test/uart_tx_inst/_N8907
 CLMA_142_316/COUT                 td                    0.097      12.302 r       ISP/uart_test/uart_tx_inst/cycle_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.302         ISP/uart_test/uart_tx_inst/_N8909
                                                         0.060      12.362 r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.362         ISP/uart_test/uart_tx_inst/_N8911
 CLMA_142_320/COUT                 td                    0.097      12.459 r       ISP/uart_test/uart_tx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.459         ISP/uart_test/uart_tx_inst/_N8913
                                                         0.059      12.518 f       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.518         ISP/uart_test/uart_tx_inst/_N8915
                                                                           f       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  12.518         Logic Levels: 9  
                                                                                   Logic: 3.014ns(37.109%), Route: 5.108ns(62.891%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.551      23.743         sys_clk_g        
 CLMA_142_324/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.653      24.396                          
 clock uncertainty                                      -0.050      24.346                          

 Setup time                                             -0.171      24.175                          

 Data required time                                                 24.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.175                          
 Data arrival time                                                 -12.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.657                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/tx_data[2]/opit_0_inv/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/tx_data_latch[2]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.404
  Launch Clock Delay      :  3.751
  Clock Pessimism Removal :  -0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.559       3.751         sys_clk_g        
 CLMA_126_340/CLK                                                          r       ISP/uart_test/tx_data[2]/opit_0_inv/CLK

 CLMA_126_340/Q1                   tco                   0.224       3.975 r       ISP/uart_test/tx_data[2]/opit_0_inv/Q
                                   net (fanout=1)        0.137       4.112         ISP/uart_test/tx_data [2]
 CLMS_126_341/M0                                                           r       ISP/uart_test/uart_tx_inst/tx_data_latch[2]/opit_0_inv/D

 Data arrival time                                                   4.112         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.840       4.404         sys_clk_g        
 CLMS_126_341/CLK                                                          r       ISP/uart_test/uart_tx_inst/tx_data_latch[2]/opit_0_inv/CLK
 clock pessimism                                        -0.620       3.784                          
 clock uncertainty                                       0.000       3.784                          

 Hold time                                              -0.012       3.772                          

 Data required time                                                  3.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.772                          
 Data arrival time                                                  -4.112                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/tx_data[3]/opit_0_inv/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/tx_data_latch[3]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.404
  Launch Clock Delay      :  3.751
  Clock Pessimism Removal :  -0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.559       3.751         sys_clk_g        
 CLMA_126_340/CLK                                                          r       ISP/uart_test/tx_data[3]/opit_0_inv/CLK

 CLMA_126_340/Q0                   tco                   0.224       3.975 r       ISP/uart_test/tx_data[3]/opit_0_inv/Q
                                   net (fanout=1)        0.137       4.112         ISP/uart_test/tx_data [3]
 CLMS_126_341/M2                                                           r       ISP/uart_test/uart_tx_inst/tx_data_latch[3]/opit_0_inv/D

 Data arrival time                                                   4.112         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.840       4.404         sys_clk_g        
 CLMS_126_341/CLK                                                          r       ISP/uart_test/uart_tx_inst/tx_data_latch[3]/opit_0_inv/CLK
 clock pessimism                                        -0.620       3.784                          
 clock uncertainty                                       0.000       3.784                          

 Hold time                                              -0.012       3.772                          

 Data required time                                                  3.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.772                          
 Data arrival time                                                  -4.112                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.449
  Launch Clock Delay      :  3.796
  Clock Pessimism Removal :  -0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.604       3.796         sys_clk_g        
 CLMA_146_252/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK

 CLMA_146_252/Q2                   tco                   0.224       4.020 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/Q
                                   net (fanout=1)        0.137       4.157         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N255 [1]
 CLMA_146_252/M2                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D

 Data arrival time                                                   4.157         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.885       4.449         sys_clk_g        
 CLMA_146_252/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/CLK
 clock pessimism                                        -0.653       3.796                          
 clock uncertainty                                       0.000       3.796                          

 Hold time                                              -0.012       3.784                          

 Data required time                                                  3.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.784                          
 Data arrival time                                                  -4.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.748
  Launch Clock Delay      :  7.359
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.789       7.359         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_56/Q0                     tco                   0.261       7.620 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=72)       4.876      12.496         nt_ddr_init_done 
 CLMS_142_289/A4                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.496         Logic Levels: 0  
                                                                                   Logic: 0.261ns(5.081%), Route: 4.876ns(94.919%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.556      23.748         sys_clk_g        
 CLMS_142_289/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.372      24.120                          
 clock uncertainty                                      -0.050      24.070                          

 Setup time                                             -0.130      23.940                          

 Data required time                                                 23.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.940                          
 Data arrival time                                                 -12.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.401
  Launch Clock Delay      :  6.242
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.511       6.242         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_56/Q0                     tco                   0.223       6.465 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=72)       3.801      10.266         nt_ddr_init_done 
 CLMS_142_289/A4                                                           f       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.266         Logic Levels: 0  
                                                                                   Logic: 0.223ns(5.542%), Route: 3.801ns(94.458%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.837       4.401         sys_clk_g        
 CLMS_142_289/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.029                          
 clock uncertainty                                       0.050       4.079                          

 Hold time                                              -0.081       3.998                          

 Data required time                                                  3.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.998                          
 Data arrival time                                                 -10.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.268                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.276  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.827       3.963         cmos_pclk_g      
 CLMA_82_41/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_82_41/Q0                     tco                   0.261       4.224 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.172       5.396         write_en         
                                                         0.276       5.672 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.672         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9145
 CLMS_86_77/COUT                   td                    0.097       5.769 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.769         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9147
                                                         0.060       5.829 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.829         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9149
 CLMS_86_81/Y3                     td                    0.380       6.209 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.576       6.785         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMA_90_73/Y0                     td                    0.164       6.949 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        1.371       8.320         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_90_76/COUT                   td                    0.431       8.751 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.751         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_90_80/Y0                     td                    0.130       8.881 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.420       9.301         _N190            
 CLMA_86_84/A4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.301         Logic Levels: 5  
                                                                                   Logic: 1.799ns(33.702%), Route: 3.539ns(66.298%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.551      13.375         cmos_pclk_g      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.312      13.687                          
 clock uncertainty                                      -0.050      13.637                          

 Setup time                                             -0.130      13.507                          

 Data required time                                                 13.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.507                          
 Data arrival time                                                  -9.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.206                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/L1
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.385
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.827       3.963         cmos_pclk_g      
 CLMA_82_41/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_82_41/Q0                     tco                   0.261       4.224 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.172       5.396         write_en         
                                                         0.276       5.672 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.672         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9145
 CLMS_86_77/COUT                   td                    0.097       5.769 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.769         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9147
                                                         0.060       5.829 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.829         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9149
 CLMS_86_81/COUT                   td                    0.097       5.926 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.926         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9151
 CLMS_86_85/Y1                     td                    0.381       6.307 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.784       7.091         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
 CLMS_86_93/D1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.091         Logic Levels: 3  
                                                                                   Logic: 1.172ns(37.468%), Route: 1.956ns(62.532%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.561      13.385         cmos_pclk_g      
 CLMS_86_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.312      13.697                          
 clock uncertainty                                      -0.050      13.647                          

 Setup time                                             -0.239      13.408                          

 Data required time                                                 13.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.408                          
 Data arrival time                                                  -7.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.317                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L0
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.276  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.827       3.963         cmos_pclk_g      
 CLMA_82_41/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_82_41/Q0                     tco                   0.261       4.224 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.172       5.396         write_en         
                                                         0.276       5.672 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.672         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9145
 CLMS_86_77/COUT                   td                    0.097       5.769 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.769         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9147
                                                         0.060       5.829 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.829         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9149
 CLMS_86_81/COUT                   td                    0.097       5.926 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.926         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9151
                                                         0.060       5.986 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.986         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9153
 CLMS_86_85/Y2                     td                    0.198       6.184 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.868       7.052         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [10]
 CLMA_86_84/A0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                   7.052         Logic Levels: 3  
                                                                                   Logic: 1.049ns(33.959%), Route: 2.040ns(66.041%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.551      13.375         cmos_pclk_g      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.312      13.687                          
 clock uncertainty                                      -0.050      13.637                          

 Setup time                                             -0.180      13.457                          

 Data required time                                                 13.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.457                          
 Data arrival time                                                  -7.052                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.405                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.996
  Launch Clock Delay      :  3.397
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.573       3.397         cmos_pclk_g      
 CLMA_70_105/CLK                                                           r       cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_105/Q1                    tco                   0.223       3.620 f       cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.289       3.909         write_data[6]    
 DRM_62_104/DA0[6]                                                         f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                   3.909         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.555%), Route: 0.289ns(56.445%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.860       3.996         cmos_pclk_g      
 DRM_62_104/CLKA[0]                                                        r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.458                          
 clock uncertainty                                       0.000       3.458                          

 Hold time                                               0.137       3.595                          

 Data required time                                                  3.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.595                          
 Data arrival time                                                  -3.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.996
  Launch Clock Delay      :  3.397
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.573       3.397         cmos_pclk_g      
 CLMA_70_105/CLK                                                           r       cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_105/Q3                    tco                   0.223       3.620 f       cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.290       3.910         write_data[0]    
 DRM_62_104/DA0[0]                                                         f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                   3.910         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.470%), Route: 0.290ns(56.530%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.860       3.996         cmos_pclk_g      
 DRM_62_104/CLKA[0]                                                        r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.458                          
 clock uncertainty                                       0.000       3.458                          

 Hold time                                               0.137       3.595                          

 Data required time                                                  3.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.595                          
 Data arrival time                                                  -3.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[5]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.996
  Launch Clock Delay      :  3.397
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.573       3.397         cmos_pclk_g      
 CLMA_70_105/CLK                                                           r       cmos_8_16bit_m0/pdata_o[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_105/Q0                    tco                   0.223       3.620 f       cmos_8_16bit_m0/pdata_o[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.291       3.911         write_data[5]    
 DRM_62_104/DA0[5]                                                         f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[5]

 Data arrival time                                                   3.911         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.385%), Route: 0.291ns(56.615%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.860       3.996         cmos_pclk_g      
 DRM_62_104/CLKA[0]                                                        r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.458                          
 clock uncertainty                                       0.000       3.458                          

 Hold time                                               0.137       3.595                          

 Data required time                                                  3.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.595                          
 Data arrival time                                                  -3.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.968  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.406
  Launch Clock Delay      :  7.374
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.801       7.374         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.261       7.635 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.727       9.362         frame_read_write_m0/write_fifo_aclr
 DRM_62_104/RSTA[0]                                                        r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   9.362         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.129%), Route: 1.727ns(86.871%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.582      13.406         cmos_pclk_g      
 DRM_62_104/CLKA[0]                                                        r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      13.406                          
 clock uncertainty                                      -0.050      13.356                          

 Setup time                                             -0.017      13.339                          

 Data required time                                                 13.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.339                          
 Data arrival time                                                  -9.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.977                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.356
  Launch Clock Delay      :  7.393
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.820       7.393         ntclkbufg_1      
 CLMA_78_72/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_78_72/Q2                     tco                   0.261       7.654 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.939       8.593         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [6]
 CLMS_78_57/M3                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                   8.593         Logic Levels: 0  
                                                                                   Logic: 0.261ns(21.750%), Route: 0.939ns(78.250%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.532      13.356         cmos_pclk_g      
 CLMS_78_57/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      13.356                          
 clock uncertainty                                      -0.050      13.306                          

 Setup time                                             -0.067      13.239                          

 Data required time                                                 13.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.239                          
 Data arrival time                                                  -8.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.646                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.346
  Launch Clock Delay      :  7.374
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.801       7.374         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.261       7.635 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.921       8.556         frame_read_write_m0/write_fifo_aclr
 DRM_62_40/RSTA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.556         Logic Levels: 0  
                                                                                   Logic: 0.261ns(22.081%), Route: 0.921ns(77.919%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.522      13.346         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      13.346                          
 clock uncertainty                                      -0.050      13.296                          

 Setup time                                             -0.017      13.279                          

 Data required time                                                 13.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.279                          
 Data arrival time                                                  -8.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.723                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.947
  Launch Clock Delay      :  6.267
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.533       6.267         ntclkbufg_1      
 CLMA_70_73/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/CLK

 CLMA_70_73/Q1                     tco                   0.224       6.491 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137       6.628         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [1]
 CLMA_70_72/M3                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/D

 Data arrival time                                                   6.628         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.811       3.947         cmos_pclk_g      
 CLMA_70_72/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000       3.947                          
 clock uncertainty                                       0.050       3.997                          

 Hold time                                              -0.012       3.985                          

 Data required time                                                  3.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.985                          
 Data arrival time                                                  -6.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.643                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.947
  Launch Clock Delay      :  6.267
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.533       6.267         ntclkbufg_1      
 CLMA_70_73/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_70_73/Q2                     tco                   0.224       6.491 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138       6.629         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [2]
 CLMA_70_72/M2                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                   6.629         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.811       3.947         cmos_pclk_g      
 CLMA_70_72/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000       3.947                          
 clock uncertainty                                       0.050       3.997                          

 Hold time                                              -0.012       3.985                          

 Data required time                                                  3.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.985                          
 Data arrival time                                                  -6.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.644                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.947
  Launch Clock Delay      :  6.267
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.533       6.267         ntclkbufg_1      
 CLMA_70_73/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_70_73/Q0                     tco                   0.224       6.491 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139       6.630         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [0]
 CLMA_70_72/M0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/D

 Data arrival time                                                   6.630         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.811       3.947         cmos_pclk_g      
 CLMA_70_72/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000       3.947                          
 clock uncertainty                                       0.050       3.997                          

 Hold time                                              -0.012       3.985                          

 Data required time                                                  3.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.985                          
 Data arrival time                                                  -6.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.645                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single1_inst/feature_inst/b1[7]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single1_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.281
  Launch Clock Delay      :  7.419
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.851       7.419         video_clk        
 CLMA_90_228/CLK                                                           r       ISP/judge_single1_inst/feature_inst/b1[7]/opit_0_inv_A2Q21/CLK

 CLMA_90_228/Q3                    tco                   0.261       7.680 r       ISP/judge_single1_inst/feature_inst/b1[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        4.667      12.347         ISP/judge_single1_inst/feature_inst/b1 [7]
 APM_110_36/P[19]                  td                    2.223      14.570 r       ISP/judge_single1_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        3.918      18.488         ISP/judge_single1_inst/feature_inst/_N51
 CLMA_114_240/Y2                   td                    0.384      18.872 r       ISP/judge_single1_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        0.767      19.639         ISP/judge_single1_inst/feature_inst/N24 [19]
                                                         0.334      19.973 r       ISP/judge_single1_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      19.973         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub23.co [2]
 CLMA_126_252/COUT                 td                    0.097      20.070 r       ISP/judge_single1_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.070         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub23.co [4]
                                                         0.060      20.130 r       ISP/judge_single1_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      20.130         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub23.co [6]
 CLMA_126_256/Y3                   td                    0.380      20.510 r       ISP/judge_single1_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Y1
                                   net (fanout=1)        0.848      21.358         ISP/judge_single1_inst/feature_inst/_N615
 CLMA_114_240/Y3                   td                    0.169      21.527 r       ISP/judge_single1_inst/feature_inst/N34_sel23[7]/gateop_perm/Z
                                   net (fanout=3)        0.953      22.480         ISP/judge_single1_inst/feature_inst/_N639
                                                         0.334      22.814 r       ISP/judge_single1_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      22.814         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt22.co [10]
 CLMS_126_257/COUT                 td                    0.097      22.911 r       ISP/judge_single1_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.911         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt22.co [14]
                                                         0.060      22.971 r       ISP/judge_single1_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      22.971         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt22.co [18]
 CLMS_126_261/Y3                   td                    0.340      23.311 r       ISP/judge_single1_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.649      23.960         _N86             
                                                         0.382      24.342 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      24.342         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [1]
 CLMA_118_249/COUT                 td                    0.097      24.439 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.439         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [3]
                                                         0.060      24.499 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      24.499         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [5]
 CLMA_118_253/COUT                 td                    0.097      24.596 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.596         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [7]
                                                         0.060      24.656 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      24.656         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [9]
 CLMA_118_257/COUT                 td                    0.097      24.753 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.753         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [11]
                                                         0.060      24.813 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      24.813         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [13]
 CLMA_118_261/COUT                 td                    0.097      24.910 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.910         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [15]
                                                         0.060      24.970 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      24.970         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [17]
 CLMA_118_265/COUT                 td                    0.097      25.067 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.067         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [19]
 CLMA_118_269/Y1                   td                    0.381      25.448 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.355      26.803         ISP/judge_single1_inst/feature_inst/_N701
 CLMA_118_276/Y3                   td                    0.508      27.311 r       ISP/judge_single1_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.778      28.089         _N85             
                                                         0.382      28.471 r       ISP/judge_single1_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      28.471         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub21.co [1]
 CLMA_118_244/COUT                 td                    0.097      28.568 r       ISP/judge_single1_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.568         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub21.co [3]
                                                         0.060      28.628 r       ISP/judge_single1_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      28.628         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub21.co [5]
 CLMA_118_248/Y3                   td                    0.380      29.008 r       ISP/judge_single1_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        1.438      30.446         ISP/judge_single1_inst/feature_inst/_N736
 CLMA_114_268/COUT                 td                    0.427      30.873 r       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.873         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt20.co [6]
                                                         0.060      30.933 r       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_4/gateop_A2/Cout
                                                         0.000      30.933         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt20.co [10]
 CLMA_114_272/COUT                 td                    0.097      31.030 r       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.030         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt20.co [14]
                                                         0.060      31.090 r       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      31.090         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt20.co [18]
 CLMA_114_276/Y3                   td                    0.340      31.430 r       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.111      32.541         _N84             
                                                         0.438      32.979 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      32.979         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [5]
 CLMA_114_248/COUT                 td                    0.097      33.076 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.076         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [7]
 CLMA_114_252/Y1                   td                    0.381      33.457 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.088      34.545         ISP/judge_single1_inst/feature_inst/_N787
                                                         0.438      34.983 r       ISP/judge_single1_inst/feature_inst/N34_lt19.lt_4/gateop_A2/Cout
                                                         0.000      34.983         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt19.co [10]
 CLMS_114_257/COUT                 td                    0.097      35.080 r       ISP/judge_single1_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.080         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt19.co [14]
                                                         0.060      35.140 r       ISP/judge_single1_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      35.140         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt19.co [18]
 CLMS_114_261/Y3                   td                    0.340      35.480 r       ISP/judge_single1_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.869      36.349         _N83             
                                                         0.382      36.731 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      36.731         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [1]
 CLMA_106_244/COUT                 td                    0.097      36.828 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.828         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [3]
                                                         0.060      36.888 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      36.888         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [5]
 CLMA_106_248/COUT                 td                    0.097      36.985 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.985         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [7]
                                                         0.060      37.045 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      37.045         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [9]
 CLMA_106_252/COUT                 td                    0.097      37.142 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.142         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [11]
                                                         0.060      37.202 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      37.202         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [13]
 CLMA_106_256/COUT                 td                    0.097      37.299 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.299         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [15]
                                                         0.060      37.359 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      37.359         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [17]
 CLMA_106_260/COUT                 td                    0.097      37.456 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.456         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [19]
                                                         0.060      37.516 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_20/gateop_A2/Cout
                                                         0.000      37.516         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [21]
 CLMA_106_264/Y3                   td                    0.380      37.896 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.249      39.145         ISP/judge_single1_inst/feature_inst/_N850
 CLMA_102_260/Y3                   td                    0.505      39.650 r       ISP/judge_single1_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.761      40.411         _N82             
                                                         0.382      40.793 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      40.793         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [1]
 CLMA_106_249/COUT                 td                    0.097      40.890 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.890         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [3]
                                                         0.060      40.950 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      40.950         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [5]
 CLMA_106_253/COUT                 td                    0.097      41.047 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.047         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [7]
                                                         0.060      41.107 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      41.107         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [9]
 CLMA_106_257/Y3                   td                    0.380      41.487 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.714      43.201         ISP/judge_single1_inst/feature_inst/_N887
                                                         0.382      43.583 r       ISP/judge_single1_inst/feature_inst/N34_lt17.lt_4/gateop_A2/Cout
                                                         0.000      43.583         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt17.co [10]
 CLMA_98_260/COUT                  td                    0.097      43.680 r       ISP/judge_single1_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.680         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt17.co [14]
                                                         0.060      43.740 r       ISP/judge_single1_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      43.740         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt17.co [18]
 CLMA_98_264/Y3                    td                    0.340      44.080 r       ISP/judge_single1_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.755      44.835         _N81             
                                                         0.382      45.217 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      45.217         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [1]
 CLMS_102_249/COUT                 td                    0.097      45.314 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.314         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [3]
                                                         0.060      45.374 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      45.374         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [5]
 CLMS_102_253/COUT                 td                    0.097      45.471 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.471         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [7]
                                                         0.060      45.531 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      45.531         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [9]
 CLMS_102_257/COUT                 td                    0.097      45.628 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.628         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [11]
                                                         0.060      45.688 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      45.688         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [13]
 CLMS_102_261/COUT                 td                    0.097      45.785 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.785         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [15]
                                                         0.060      45.845 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Cout
                                                         0.000      45.845         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [17]
 CLMS_102_265/COUT                 td                    0.097      45.942 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.942         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [19]
 CLMS_102_269/Y1                   td                    0.381      46.323 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.967      48.290         ISP/judge_single1_inst/feature_inst/_N946
 CLMA_102_272/Y3                   td                    0.508      48.798 r       ISP/judge_single1_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.754      49.552         _N80             
                                                         0.382      49.934 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_0/gateop_A2/Cout
                                                         0.000      49.934         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [1]
 CLMA_94_252/COUT                  td                    0.097      50.031 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.031         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [3]
                                                         0.060      50.091 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      50.091         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [5]
 CLMA_94_256/COUT                  td                    0.097      50.188 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.188         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [7]
                                                         0.060      50.248 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      50.248         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [9]
 CLMA_94_260/Y3                    td                    0.380      50.628 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.451      52.079         ISP/judge_single1_inst/feature_inst/_N985
                                                         0.382      52.461 r       ISP/judge_single1_inst/feature_inst/N34_lt15.lt_4/gateop_A2/Cout
                                                         0.000      52.461         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt15.co [10]
 CLMA_90_265/COUT                  td                    0.097      52.558 r       ISP/judge_single1_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.558         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt15.co [14]
                                                         0.060      52.618 r       ISP/judge_single1_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      52.618         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt15.co [18]
 CLMA_90_269/Y3                    td                    0.340      52.958 r       ISP/judge_single1_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.596      53.554         _N79             
                                                         0.382      53.936 r       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      53.936         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub15.co [1]
 CLMS_86_261/COUT                  td                    0.097      54.033 r       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.033         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub15.co [3]
                                                         0.060      54.093 r       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      54.093         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub15.co [5]
 CLMS_86_265/COUT                  td                    0.097      54.190 r       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.190         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub15.co [7]
 CLMS_86_269/Y1                    td                    0.381      54.571 r       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.801      56.372         ISP/judge_single1_inst/feature_inst/_N1032
                                                         0.438      56.810 r       ISP/judge_single1_inst/feature_inst/N34_lt14.lt_4/gateop_A2/Cout
                                                         0.000      56.810         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt14.co [10]
 CLMA_90_277/COUT                  td                    0.097      56.907 r       ISP/judge_single1_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.907         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt14.co [14]
                                                         0.060      56.967 r       ISP/judge_single1_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      56.967         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt14.co [18]
 CLMA_90_281/Y3                    td                    0.340      57.307 r       ISP/judge_single1_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.688      58.995         _N78             
                                                         0.438      59.433 r       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      59.433         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [9]
 CLMA_78_268/COUT                  td                    0.097      59.530 r       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.530         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [11]
 CLMA_78_272/Y0                    td                    0.198      59.728 r       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        2.108      61.836         ISP/judge_single1_inst/feature_inst/_N1084
 CLMS_78_277/COUT                  td                    0.326      62.162 r       ISP/judge_single1_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.162         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt13.co [14]
                                                         0.060      62.222 r       ISP/judge_single1_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      62.222         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt13.co [18]
 CLMS_78_281/Y3                    td                    0.340      62.562 r       ISP/judge_single1_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.138      63.700         _N77             
 CLMA_90_264/COUT                  td                    0.429      64.129 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.129         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [3]
                                                         0.060      64.189 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      64.189         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [5]
 CLMA_90_268/COUT                  td                    0.097      64.286 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.286         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [7]
                                                         0.060      64.346 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      64.346         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [9]
 CLMA_90_272/Y3                    td                    0.380      64.726 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.343      66.069         ISP/judge_single1_inst/feature_inst/_N1132
                                                         0.382      66.451 r       ISP/judge_single1_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      66.451         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt12.co [10]
 CLMA_82_261/COUT                  td                    0.097      66.548 r       ISP/judge_single1_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.548         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt12.co [14]
                                                         0.060      66.608 r       ISP/judge_single1_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      66.608         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt12.co [18]
 CLMA_82_265/Y3                    td                    0.340      66.948 r       ISP/judge_single1_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.479      68.427         _N76             
 CLMA_82_268/COUT                  td                    0.427      68.854 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.854         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [7]
                                                         0.060      68.914 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      68.914         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [9]
 CLMA_82_272/COUT                  td                    0.097      69.011 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      69.011         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [11]
                                                         0.060      69.071 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      69.071         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [13]
 CLMA_82_276/COUT                  td                    0.097      69.168 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      69.168         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [15]
                                                         0.060      69.228 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      69.228         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [17]
 CLMA_82_280/Y2                    td                    0.198      69.426 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.800      71.226         ISP/judge_single1_inst/feature_inst/_N1188
                                                         0.281      71.507 r       ISP/judge_single1_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      71.507         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt11.co [18]
 CLMS_78_269/Y3                    td                    0.340      71.847 r       ISP/judge_single1_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.908      72.755         _N75             
                                                         0.382      73.137 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_0/gateop_A2/Cout
                                                         0.000      73.137         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [1]
 CLMA_82_269/COUT                  td                    0.097      73.234 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.234         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [3]
                                                         0.060      73.294 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_4/gateop_A2/Cout
                                                         0.000      73.294         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [5]
 CLMA_82_273/COUT                  td                    0.097      73.391 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.391         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [7]
                                                         0.060      73.451 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      73.451         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [9]
 CLMA_82_277/Y2                    td                    0.198      73.649 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        3.367      77.016         ISP/judge_single1_inst/feature_inst/_N1229
                                                         0.281      77.297 r       ISP/judge_single1_inst/feature_inst/N34_lt10.lt_4/gateop_A2/Cout
                                                         0.000      77.297         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt10.co [10]
 CLMS_78_289/COUT                  td                    0.097      77.394 r       ISP/judge_single1_inst/feature_inst/N34_lt10.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.394         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt10.co [14]
                                                         0.060      77.454 r       ISP/judge_single1_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      77.454         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt10.co [18]
 CLMS_78_293/Y3                    td                    0.340      77.794 r       ISP/judge_single1_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.825      78.619         _N74             
 CLMA_70_268/Y1                    td                    0.377      78.996 r       ISP/judge_single1_inst/feature_inst/N34_sub10.fsub_0/gateop_A2/Y1
                                   net (fanout=3)        3.839      82.835         ISP/judge_single1_inst/feature_inst/_N1269
                                                         0.438      83.273 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_0/gateop_A2/Cout
                                                         0.000      83.273         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [2]
 CLMA_70_293/COUT                  td                    0.097      83.370 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.370         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [6]
                                                         0.060      83.430 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_4/gateop_A2/Cout
                                                         0.000      83.430         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [10]
 CLMA_70_297/COUT                  td                    0.097      83.527 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.527         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [14]
                                                         0.060      83.587 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      83.587         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [18]
 CLMA_70_301/Y3                    td                    0.340      83.927 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.349      85.276         _N73             
 CLMA_66_276/Y0                    td                    0.383      85.659 r       ISP/judge_single1_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Y0
                                   net (fanout=3)        3.181      88.840         ISP/judge_single1_inst/feature_inst/_N1325
                                                         0.334      89.174 r       ISP/judge_single1_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      89.174         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt8.co [10]
 CLMS_66_297/COUT                  td                    0.097      89.271 r       ISP/judge_single1_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.271         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt8.co [14]
                                                         0.060      89.331 r       ISP/judge_single1_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      89.331         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt8.co [18]
 CLMS_66_301/Y3                    td                    0.340      89.671 r       ISP/judge_single1_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.115      90.786         _N72             
                                                         0.382      91.168 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      91.168         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [1]
 CLMS_66_269/COUT                  td                    0.097      91.265 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.265         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [3]
                                                         0.060      91.325 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      91.325         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [5]
 CLMS_66_273/COUT                  td                    0.097      91.422 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.422         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [7]
                                                         0.060      91.482 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      91.482         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [9]
 CLMS_66_277/COUT                  td                    0.097      91.579 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.579         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [11]
                                                         0.060      91.639 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      91.639         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [13]
 CLMS_66_281/COUT                  td                    0.097      91.736 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.736         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [15]
                                                         0.060      91.796 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      91.796         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [17]
 CLMS_66_285/Y2                    td                    0.198      91.994 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.806      93.800         ISP/judge_single1_inst/feature_inst/_N1384
                                                         0.281      94.081 r       ISP/judge_single1_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      94.081         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt7.co [18]
 CLMA_50_281/Y3                    td                    0.340      94.421 r       ISP/judge_single1_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.750      95.171         _N71             
                                                         0.382      95.553 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_0/gateop_A2/Cout
                                                         0.000      95.553         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [1]
 CLMA_58_264/COUT                  td                    0.097      95.650 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.650         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [3]
                                                         0.060      95.710 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      95.710         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [5]
 CLMA_58_268/COUT                  td                    0.097      95.807 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.807         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [7]
                                                         0.060      95.867 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      95.867         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [9]
 CLMA_58_272/COUT                  td                    0.097      95.964 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.964         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [11]
                                                         0.060      96.024 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      96.024         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [13]
 CLMA_58_276/COUT                  td                    0.097      96.121 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.121         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [15]
                                                         0.060      96.181 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      96.181         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [17]
 CLMA_58_280/COUT                  td                    0.097      96.278 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.278         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [19]
 CLMA_58_284/Y1                    td                    0.381      96.659 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.306      97.965         ISP/judge_single1_inst/feature_inst/_N1436
 CLMA_66_264/Y3                    td                    0.508      98.473 r       ISP/judge_single1_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.676      99.149         _N70             
                                                         0.382      99.531 r       ISP/judge_single1_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000      99.531         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub6.co [1]
 CLMA_58_269/Y2                    td                    0.198      99.729 r       ISP/judge_single1_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Y0
                                   net (fanout=3)        1.759     101.488         ISP/judge_single1_inst/feature_inst/_N1466
                                                         0.281     101.769 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_0/gateop_A2/Cout
                                                         0.000     101.769         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [2]
 CLMA_58_293/COUT                  td                    0.097     101.866 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.866         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [6]
                                                         0.060     101.926 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_4/gateop_A2/Cout
                                                         0.000     101.926         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [10]
 CLMA_58_297/COUT                  td                    0.097     102.023 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.023         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [14]
                                                         0.060     102.083 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     102.083         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [18]
 CLMA_58_301/Y3                    td                    0.340     102.423 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.917     103.340         _N69             
                                                         0.382     103.722 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     103.722         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [1]
 CLMA_50_272/COUT                  td                    0.097     103.819 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.819         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [3]
                                                         0.060     103.879 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     103.879         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [5]
 CLMA_50_276/COUT                  td                    0.097     103.976 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.976         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [7]
                                                         0.060     104.036 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000     104.036         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [9]
 CLMA_50_280/COUT                  td                    0.097     104.133 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.133         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [11]
 CLMA_50_284/Y1                    td                    0.381     104.514 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.372     106.886         ISP/judge_single1_inst/feature_inst/_N1526
 CLMA_66_296/COUT                  td                    0.429     107.315 r       ISP/judge_single1_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     107.315         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt4.co [14]
                                                         0.060     107.375 r       ISP/judge_single1_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000     107.375         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt4.co [18]
 CLMA_66_300/Y3                    td                    0.340     107.715 r       ISP/judge_single1_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.636     109.351         _N68             
 CLMS_54_273/COUT                  td                    0.429     109.780 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.780         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [3]
                                                         0.060     109.840 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000     109.840         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [5]
 CLMS_54_277/COUT                  td                    0.097     109.937 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.937         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [7]
                                                         0.060     109.997 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Cout
                                                         0.000     109.997         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [9]
 CLMS_54_281/COUT                  td                    0.097     110.094 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.094         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [11]
                                                         0.060     110.154 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Cout
                                                         0.000     110.154         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [13]
 CLMS_54_285/COUT                  td                    0.097     110.251 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.251         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [15]
                                                         0.060     110.311 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_16/gateop_A2/Cout
                                                         0.000     110.311         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [17]
 CLMS_54_289/Y2                    td                    0.198     110.509 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_18/gateop_A2/Y0
                                   net (fanout=5)        1.881     112.390         ISP/judge_single1_inst/feature_inst/_N1580
                                                         0.281     112.671 r       ISP/judge_single1_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000     112.671         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt3.co [18]
 CLMS_54_305/Y3                    td                    0.340     113.011 r       ISP/judge_single1_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       1.598     114.609         _N67             
 CLMS_46_277/Y1                    td                    0.377     114.986 r       ISP/judge_single1_inst/feature_inst/N34_sel3[6]/gateop_perm/Z
                                   net (fanout=3)        1.871     116.857         ISP/judge_single1_inst/feature_inst/_N1618
 CLMS_46_285/COUT                  td                    0.427     117.284 r       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     117.284         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt2.co [6]
                                                         0.060     117.344 r       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000     117.344         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt2.co [10]
 CLMS_46_289/COUT                  td                    0.097     117.441 r       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     117.441         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt2.co [14]
                                                         0.060     117.501 r       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     117.501         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt2.co [18]
 CLMS_46_293/Y3                    td                    0.340     117.841 r       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       0.770     118.611         _N66             
 CLMA_42_272/Y1                    td                    0.382     118.993 r       ISP/judge_single1_inst/feature_inst/N34_sel2[4]/gateop_perm/Z
                                   net (fanout=4)        1.341     120.334         ISP/judge_single1_inst/feature_inst/_N1665
 CLMA_42_280/COUT                  td                    0.429     120.763 r       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.763         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt1.co [6]
                                                         0.060     120.823 r       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_4/gateop_A2/Cout
                                                         0.000     120.823         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt1.co [10]
 CLMA_42_284/COUT                  td                    0.097     120.920 r       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.920         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt1.co [14]
                                                         0.060     120.980 r       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_8/gateop_A2/Cout
                                                         0.000     120.980         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt1.co [18]
 CLMA_42_288/Y3                    td                    0.340     121.320 r       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.252     122.572         _N65             
 CLMA_38_272/Y1                    td                    0.209     122.781 r       ISP/judge_single1_inst/feature_inst/N34_sel1[5]/gateop_perm/Z
                                   net (fanout=1)        0.811     123.592         ISP/judge_single1_inst/feature_inst/_N1715
 CLMA_30_276/COUT                  td                    0.326     123.918 r       ISP/judge_single1_inst/feature_inst/N34_lt0.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     123.918         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt0.co [6]
                                                         0.060     123.978 r       ISP/judge_single1_inst/feature_inst/N34_lt0.lt_4/gateop_A2/Cout
                                                         0.000     123.978         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt0.co [10]
 CLMA_30_280/COUT                  td                    0.097     124.075 r       ISP/judge_single1_inst/feature_inst/N34_lt0.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     124.075         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt0.co [14]
                                                         0.059     124.134 f       ISP/judge_single1_inst/feature_inst/N34_lt0.lt_8/gateop_A2/Cout
                                                         0.000     124.134         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt0.co [18]
                                                                           f       ISP/judge_single1_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin

 Data arrival time                                                 124.134         Logic Levels: 118
                                                                                   Logic: 42.340ns(36.276%), Route: 74.375ns(63.724%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.552      21.665         video_clk        
 CLMA_30_284/CLK                                                           r       ISP/judge_single1_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.839      22.504                          
 clock uncertainty                                      -0.150      22.354                          

 Setup time                                             -0.357      21.997                          

 Data required time                                                 21.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.997                          
 Data arrival time                                                -124.134                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                 -102.137                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.312
  Launch Clock Delay      :  7.377
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.809       7.377         video_clk        
 CLMA_130_41/CLK                                                           r       ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/CLK

 CLMA_130_41/Q1                    tco                   0.261       7.638 r       ISP/judge_single2_inst/feature_inst/a1[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        3.686      11.324         ISP/judge_single2_inst/feature_inst/a1 [5]
 APM_110_188/P[19]                 td                    2.223      13.547 r       ISP/judge_single2_inst/feature_inst/N24_0/gopapm/P[19]
                                   net (fanout=3)        2.713      16.260         ISP/judge_single2_inst/feature_inst/_N19
 CLMA_106_24/Y3                    td                    0.209      16.469 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        0.763      17.232         ISP/judge_single2_inst/feature_inst/N24 [19]
                                                         0.334      17.566 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      17.566         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [2]
 CLMA_98_1/COUT                    td                    0.097      17.663 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.663         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [4]
                                                         0.060      17.723 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      17.723         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [6]
 CLMA_98_5/COUT                    td                    0.097      17.820 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.820         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [8]
                                                         0.060      17.880 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_9/gateop_A2/Cout
                                                         0.000      17.880         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [10]
 CLMA_98_9/COUT                    td                    0.097      17.977 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.977         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [12]
                                                         0.060      18.037 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_13/gateop_A2/Cout
                                                         0.000      18.037         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [14]
 CLMA_98_13/COUT                   td                    0.097      18.134 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.134         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [16]
                                                         0.060      18.194 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_17/gateop_A2/Cout
                                                         0.000      18.194         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [18]
 CLMA_98_17/Y3                     td                    0.380      18.574 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_19/gateop_A2/Y1
                                   net (fanout=1)        1.179      19.753         ISP/judge_single2_inst/feature_inst/_N627
 CLMA_98_25/Y2                     td                    0.216      19.969 r       ISP/judge_single2_inst/feature_inst/N34_sel23[19]/gateop_perm/Z
                                   net (fanout=3)        0.790      20.759         ISP/judge_single2_inst/feature_inst/_N651
 CLMA_98_8/Y3                      td                    0.404      21.163 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.925      22.088         _N136            
                                                         0.382      22.470 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      22.470         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [1]
 CLMA_106_1/Y2                     td                    0.198      22.668 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Y0
                                   net (fanout=3)        1.478      24.146         ISP/judge_single2_inst/feature_inst/_N682
                                                         0.281      24.427 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_0/gateop_A2/Cout
                                                         0.000      24.427         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [2]
 CLMS_102_1/COUT                   td                    0.097      24.524 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.524         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [6]
                                                         0.060      24.584 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_4/gateop_A2/Cout
                                                         0.000      24.584         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [10]
 CLMS_102_5/COUT                   td                    0.097      24.681 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.681         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [14]
                                                         0.060      24.741 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      24.741         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [18]
 CLMS_102_9/Y3                     td                    0.340      25.081 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.072      26.153         _N135            
                                                         0.382      26.535 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      26.535         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [1]
 CLMA_126_0/COUT                   td                    0.097      26.632 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.632         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [3]
                                                         0.060      26.692 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      26.692         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [5]
 CLMA_126_4/COUT                   td                    0.097      26.789 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.789         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [7]
                                                         0.060      26.849 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      26.849         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMA_126_8/COUT                   td                    0.097      26.946 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.946         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
                                                         0.060      27.006 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      27.006         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [13]
 CLMA_126_12/COUT                  td                    0.097      27.103 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.103         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [15]
                                                         0.060      27.163 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      27.163         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [17]
 CLMA_126_16/COUT                  td                    0.097      27.260 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.260         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [19]
 CLMA_126_20/Y1                    td                    0.381      27.641 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.432      29.073         ISP/judge_single2_inst/feature_inst/_N750
 CLMS_114_9/Y3                     td                    0.508      29.581 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.122      30.703         _N134            
                                                         0.382      31.085 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_0/gateop_A2/Cout
                                                         0.000      31.085         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [1]
 CLMA_102_0/COUT                   td                    0.097      31.182 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.182         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [3]
                                                         0.060      31.242 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      31.242         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [5]
 CLMA_102_4/COUT                   td                    0.097      31.339 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.339         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [7]
                                                         0.060      31.399 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      31.399         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [9]
 CLMA_102_8/COUT                   td                    0.097      31.496 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.496         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [11]
                                                         0.060      31.556 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      31.556         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [13]
 CLMA_102_12/COUT                  td                    0.097      31.653 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.653         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [15]
                                                         0.060      31.713 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_16/gateop_A2/Cout
                                                         0.000      31.713         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [17]
 CLMA_102_16/Y3                    td                    0.380      32.093 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.660      33.753         ISP/judge_single2_inst/feature_inst/_N797
                                                         0.382      34.135 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      34.135         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMA_114_8/Y3                     td                    0.340      34.475 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.979      35.454         _N133            
                                                         0.438      35.892 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      35.892         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_106_8/COUT                   td                    0.097      35.989 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.989         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.060      36.049 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      36.049         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_106_12/COUT                  td                    0.097      36.146 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.146         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [15]
 CLMA_106_16/Y1                    td                    0.381      36.527 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.205      37.732         ISP/judge_single2_inst/feature_inst/_N844
                                                         0.438      38.170 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      38.170         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_114_20/Y3                    td                    0.340      38.510 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.807      39.317         _N132            
                                                         0.438      39.755 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      39.755         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_106_29/COUT                  td                    0.097      39.852 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.852         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
                                                         0.060      39.912 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      39.912         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [9]
 CLMA_106_33/COUT                  td                    0.097      40.009 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.009         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [11]
                                                         0.060      40.069 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Cout
                                                         0.000      40.069         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [13]
 CLMA_106_37/COUT                  td                    0.097      40.166 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.166         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [15]
                                                         0.060      40.226 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_16/gateop_A2/Cout
                                                         0.000      40.226         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [17]
 CLMA_106_41/COUT                  td                    0.097      40.323 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.323         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [19]
 CLMA_106_45/Y1                    td                    0.381      40.704 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.413      42.117         ISP/judge_single2_inst/feature_inst/_N897
 CLMA_102_36/Y3                    td                    0.508      42.625 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.320      43.945         _N131            
                                                         0.382      44.327 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      44.327         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [1]
 CLMS_126_33/COUT                  td                    0.097      44.424 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.424         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [3]
                                                         0.060      44.484 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      44.484         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [5]
 CLMS_126_37/COUT                  td                    0.097      44.581 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.581         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [7]
                                                         0.060      44.641 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      44.641         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [9]
 CLMS_126_41/COUT                  td                    0.097      44.738 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.738         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
                                                         0.060      44.798 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      44.798         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [13]
 CLMS_126_45/COUT                  td                    0.097      44.895 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.895         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [15]
 CLMS_126_49/Y1                    td                    0.381      45.276 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        2.936      48.212         ISP/judge_single2_inst/feature_inst/_N942
                                                         0.438      48.650 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      48.650         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMS_102_45/Y3                    td                    0.340      48.990 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.583      49.573         _N130            
                                                         0.382      49.955 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_0/gateop_A2/Cout
                                                         0.000      49.955         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [1]
 CLMS_94_45/COUT                   td                    0.097      50.052 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.052         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [3]
                                                         0.060      50.112 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      50.112         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [5]
 CLMS_94_49/COUT                   td                    0.097      50.209 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.209         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [7]
                                                         0.060      50.269 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      50.269         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMS_94_53/COUT                   td                    0.097      50.366 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.366         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [11]
                                                         0.060      50.426 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Cout
                                                         0.000      50.426         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [13]
 CLMS_94_57/COUT                   td                    0.097      50.523 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.523         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [15]
                                                         0.060      50.583 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_16/gateop_A2/Cout
                                                         0.000      50.583         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [17]
 CLMS_94_65/COUT                   td                    0.097      50.680 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.680         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [19]
                                                         0.060      50.740 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_20/gateop_A2/Cout
                                                         0.000      50.740         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [21]
 CLMS_94_69/Y3                     td                    0.380      51.120 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.881      53.001         ISP/judge_single2_inst/feature_inst/_N997
 CLMS_114_37/Y3                    td                    0.505      53.506 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.702      55.208         _N129            
                                                         0.438      55.646 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Cout
                                                         0.000      55.646         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [13]
 CLMA_102_52/Y3                    td                    0.380      56.026 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        1.978      58.004         ISP/judge_single2_inst/feature_inst/_N1038
 CLMA_98_65/COUT                   td                    0.427      58.431 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.431         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [14]
                                                         0.060      58.491 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      58.491         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMA_98_69/Y3                     td                    0.340      58.831 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.403      60.234         _N128            
                                                         0.382      60.616 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      60.616         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMA_106_44/COUT                  td                    0.097      60.713 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.713         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.060      60.773 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      60.773         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMA_106_48/COUT                  td                    0.097      60.870 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.870         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
 CLMA_106_52/Y1                    td                    0.381      61.251 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.904      63.155         ISP/judge_single2_inst/feature_inst/_N1081
                                                         0.438      63.593 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_4/gateop_A2/Cout
                                                         0.000      63.593         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [10]
 CLMA_114_72/COUT                  td                    0.097      63.690 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.690         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [14]
                                                         0.060      63.750 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      63.750         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_114_76/Y3                    td                    0.340      64.090 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.671      66.761         _N127            
                                                         0.438      67.199 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      67.199         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [5]
 CLMA_78_48/COUT                   td                    0.097      67.296 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.296         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [7]
                                                         0.060      67.356 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      67.356         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [9]
 CLMA_78_52/COUT                   td                    0.097      67.453 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.453         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [11]
                                                         0.060      67.513 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_12/gateop_A2/Cout
                                                         0.000      67.513         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [13]
 CLMA_78_56/Y3                     td                    0.380      67.893 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        1.622      69.515         ISP/judge_single2_inst/feature_inst/_N1136
 CLMA_114_56/COUT                  td                    0.427      69.942 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      69.942         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [14]
                                                         0.060      70.002 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      70.002         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [18]
 CLMA_114_64/Y3                    td                    0.340      70.342 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.175      71.517         _N126            
                                                         0.382      71.899 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      71.899         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [1]
 CLMA_94_40/COUT                   td                    0.097      71.996 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.996         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [3]
                                                         0.060      72.056 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      72.056         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_94_44/COUT                   td                    0.097      72.153 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      72.153         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [7]
 CLMA_94_48/Y1                     td                    0.381      72.534 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.775      74.309         ISP/judge_single2_inst/feature_inst/_N1179
                                                         0.438      74.747 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_4/gateop_A2/Cout
                                                         0.000      74.747         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [10]
 CLMS_78_53/COUT                   td                    0.097      74.844 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.844         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [14]
                                                         0.060      74.904 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      74.904         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMS_78_57/Y3                     td                    0.340      75.244 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.440      76.684         _N125            
                                                         0.438      77.122 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      77.122         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [9]
 CLMA_98_48/COUT                   td                    0.097      77.219 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.219         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [11]
                                                         0.060      77.279 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      77.279         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [13]
 CLMA_98_52/COUT                   td                    0.097      77.376 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.376         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [15]
                                                         0.060      77.436 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Cout
                                                         0.000      77.436         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [17]
 CLMA_98_56/COUT                   td                    0.097      77.533 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.533         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [19]
                                                         0.060      77.593 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_20/gateop_A2/Cout
                                                         0.000      77.593         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [21]
 CLMA_98_64/Y3                     td                    0.380      77.973 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.403      79.376         ISP/judge_single2_inst/feature_inst/_N1242
 CLMA_94_36/Y3                     td                    0.505      79.881 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.343      82.224         _N124            
 CLMA_118_56/Y0                    td                    0.383      82.607 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        2.107      84.714         ISP/judge_single2_inst/feature_inst/_N1288
 CLMA_106_57/Y3                    td                    0.404      85.118 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.307      86.425         _N123            
                                                         0.382      86.807 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      86.807         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_90_37/COUT                   td                    0.097      86.904 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.904         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [3]
                                                         0.060      86.964 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      86.964         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [5]
 CLMA_90_41/Y2                     td                    0.198      87.162 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Y0
                                   net (fanout=3)        2.740      89.902         ISP/judge_single2_inst/feature_inst/_N1323
 CLMS_102_49/COUT                  td                    0.326      90.228 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.228         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [6]
                                                         0.060      90.288 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      90.288         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [10]
 CLMS_102_53/COUT                  td                    0.097      90.385 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.385         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.060      90.445 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      90.445         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMS_102_57/Y3                    td                    0.340      90.785 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.327      92.112         _N122            
                                                         0.382      92.494 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      92.494         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [1]
 CLMA_86_36/COUT                   td                    0.097      92.591 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.591         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [3]
                                                         0.060      92.651 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      92.651         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMA_86_40/COUT                   td                    0.097      92.748 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.748         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.060      92.808 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      92.808         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMA_86_44/COUT                   td                    0.097      92.905 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.905         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
 CLMA_86_48/Y1                     td                    0.381      93.286 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.514      94.800         ISP/judge_single2_inst/feature_inst/_N1379
 CLMA_90_48/COUT                   td                    0.429      95.229 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.229         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [14]
                                                         0.060      95.289 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      95.289         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [18]
 CLMA_90_52/Y3                     td                    0.340      95.629 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.525      97.154         _N121            
 CLMS_66_33/COUT                   td                    0.429      97.583 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.583         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [3]
                                                         0.060      97.643 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      97.643         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [5]
 CLMS_66_37/COUT                   td                    0.097      97.740 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.740         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.060      97.800 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      97.800         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMS_66_41/COUT                   td                    0.097      97.897 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.897         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
                                                         0.060      97.957 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      97.957         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [13]
 CLMS_66_45/COUT                   td                    0.097      98.054 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.054         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [15]
                                                         0.060      98.114 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      98.114         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [17]
 CLMS_66_49/COUT                   td                    0.097      98.211 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.211         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [19]
 CLMS_66_53/Y0                     td                    0.198      98.409 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        1.495      99.904         ISP/judge_single2_inst/feature_inst/_N1435
 CLMA_70_44/Y3                     td                    0.404     100.308 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.150     101.458         _N120            
                                                         0.382     101.840 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000     101.840         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [1]
 CLMA_66_20/COUT                   td                    0.097     101.937 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.937         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [3]
                                                         0.060     101.997 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000     101.997         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [5]
 CLMA_66_24/COUT                   td                    0.097     102.094 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.094         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [7]
                                                         0.060     102.154 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000     102.154         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [9]
 CLMA_66_28/COUT                   td                    0.097     102.251 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.251         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [11]
                                                         0.060     102.311 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Cout
                                                         0.000     102.311         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [13]
 CLMA_66_32/COUT                   td                    0.097     102.408 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.408         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [15]
                                                         0.060     102.468 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_16/gateop_A2/Cout
                                                         0.000     102.468         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [17]
 CLMA_66_36/Y2                     td                    0.198     102.666 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.264     103.930         ISP/judge_single2_inst/feature_inst/_N1482
                                                         0.281     104.211 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     104.211         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_58_41/Y3                     td                    0.340     104.551 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.002     105.553         _N119            
                                                         0.382     105.935 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     105.935         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMS_66_1/COUT                    td                    0.097     106.032 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.032         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.060     106.092 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     106.092         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMS_66_5/COUT                    td                    0.097     106.189 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.189         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
                                                         0.060     106.249 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000     106.249         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [9]
 CLMS_66_9/COUT                    td                    0.097     106.346 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.346         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [11]
                                                         0.060     106.406 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Cout
                                                         0.000     106.406         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [13]
 CLMS_66_13/COUT                   td                    0.097     106.503 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.503         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [15]
                                                         0.060     106.563 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_16/gateop_A2/Cout
                                                         0.000     106.563         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [17]
 CLMS_66_17/Y3                     td                    0.380     106.943 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        0.781     107.724         ISP/judge_single2_inst/feature_inst/_N1532
                                                         0.382     108.106 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000     108.106         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMA_66_8/Y3                      td                    0.340     108.446 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.981     109.427         _N118            
                                                         0.382     109.809 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000     109.809         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [1]
 CLMA_70_0/COUT                    td                    0.097     109.906 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.906         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [3]
                                                         0.060     109.966 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000     109.966         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMA_70_4/COUT                    td                    0.097     110.063 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.063         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [7]
                                                         0.060     110.123 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Cout
                                                         0.000     110.123         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [9]
 CLMA_70_8/COUT                    td                    0.097     110.220 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.220         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [11]
                                                         0.060     110.280 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Cout
                                                         0.000     110.280         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [13]
 CLMA_70_12/COUT                   td                    0.097     110.377 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.377         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [15]
                                                         0.060     110.437 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_16/gateop_A2/Cout
                                                         0.000     110.437         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [17]
 CLMA_70_16/COUT                   td                    0.097     110.534 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.534         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [19]
 CLMA_70_20/Y1                     td                    0.381     110.915 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_20/gateop_A2/Y1
                                   net (fanout=5)        1.314     112.229         ISP/judge_single2_inst/feature_inst/_N1583
 CLMA_70_9/Y3                      td                    0.508     112.737 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       0.849     113.586         _N117            
 CLMA_66_12/Y3                     td                    0.276     113.862 r       ISP/judge_single2_inst/feature_inst/N34_sel3[10]/gateop_perm/Z
                                   net (fanout=3)        1.528     115.390         ISP/judge_single2_inst/feature_inst/_N1622
                                                         0.382     115.772 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000     115.772         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [10]
 CLMA_78_4/COUT                    td                    0.097     115.869 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.869         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [14]
                                                         0.060     115.929 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     115.929         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [18]
 CLMA_78_8/Y3                      td                    0.340     116.269 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.186     116.455         _N116            
 CLMS_78_9/Y6CD                    td                    0.128     116.583 r       CLKROUTE_179/Z   
                                   net (fanout=4)        0.951     117.534         _N1748           
 CLMS_78_5/Y2                      td                    0.216     117.750 r       ISP/judge_single2_inst/feature_inst/N34_sel2[3]/gateop_perm/Z
                                   net (fanout=4)        1.944     119.694         ISP/judge_single2_inst/feature_inst/_N1664
                                                         0.442     120.136 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_5/gateop_A2/Cout
                                                         0.000     120.136         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [6]
 CLMA_94_4/COUT                    td                    0.097     120.233 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.233         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [8]
                                                         0.060     120.293 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_9/gateop_A2/Cout
                                                         0.000     120.293         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [10]
 CLMA_94_8/COUT                    td                    0.097     120.390 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.390         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [12]
                                                         0.060     120.450 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_13/gateop_A2/Cout
                                                         0.000     120.450         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [14]
 CLMA_94_12/COUT                   td                    0.097     120.547 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.547         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [16]
                                                         0.060     120.607 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_17/gateop_A2/Cout
                                                         0.000     120.607         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [18]
 CLMA_94_16/Y2                     td                    0.198     120.805 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_19/gateop_A2/Y0
                                   net (fanout=1)        0.579     121.384         ISP/judge_single2_inst/feature_inst/_N1704
 CLMA_90_25/Y0                     td                    0.164     121.548 r       ISP/judge_single2_inst/feature_inst/N34_sel1[18]/gateop_perm/Z
                                   net (fanout=1)        1.970     123.518         ISP/judge_single2_inst/feature_inst/_N1728
                                                         0.382     123.900 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_8/gateop_A2/Cout
                                                         0.000     123.900         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [18]
                                                                           r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin

 Data arrival time                                                 123.900         Logic Levels: 121
                                                                                   Logic: 42.649ns(36.601%), Route: 73.874ns(63.399%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.583      21.696         video_clk        
 CLMA_90_8/CLK                                                             r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         1.065      22.761                          
 clock uncertainty                                      -0.150      22.611                          

 Setup time                                             -0.346      22.265                          

 Data required time                                                 22.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.265                          
 Data arrival time                                                -123.900                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                 -101.635                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single1_inst/feature_inst/b1[7]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single1_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I11
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.281
  Launch Clock Delay      :  7.419
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.851       7.419         video_clk        
 CLMA_90_228/CLK                                                           r       ISP/judge_single1_inst/feature_inst/b1[7]/opit_0_inv_A2Q21/CLK

 CLMA_90_228/Q3                    tco                   0.261       7.680 r       ISP/judge_single1_inst/feature_inst/b1[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        4.667      12.347         ISP/judge_single1_inst/feature_inst/b1 [7]
 APM_110_36/P[19]                  td                    2.223      14.570 r       ISP/judge_single1_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        3.918      18.488         ISP/judge_single1_inst/feature_inst/_N51
 CLMA_114_240/Y2                   td                    0.384      18.872 r       ISP/judge_single1_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        0.767      19.639         ISP/judge_single1_inst/feature_inst/N24 [19]
                                                         0.334      19.973 r       ISP/judge_single1_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      19.973         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub23.co [2]
 CLMA_126_252/COUT                 td                    0.097      20.070 r       ISP/judge_single1_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.070         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub23.co [4]
                                                         0.060      20.130 r       ISP/judge_single1_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      20.130         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub23.co [6]
 CLMA_126_256/Y3                   td                    0.380      20.510 r       ISP/judge_single1_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Y1
                                   net (fanout=1)        0.848      21.358         ISP/judge_single1_inst/feature_inst/_N615
 CLMA_114_240/Y3                   td                    0.169      21.527 r       ISP/judge_single1_inst/feature_inst/N34_sel23[7]/gateop_perm/Z
                                   net (fanout=3)        0.953      22.480         ISP/judge_single1_inst/feature_inst/_N639
                                                         0.334      22.814 r       ISP/judge_single1_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      22.814         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt22.co [10]
 CLMS_126_257/COUT                 td                    0.097      22.911 r       ISP/judge_single1_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.911         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt22.co [14]
                                                         0.060      22.971 r       ISP/judge_single1_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      22.971         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt22.co [18]
 CLMS_126_261/Y3                   td                    0.340      23.311 r       ISP/judge_single1_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.649      23.960         _N86             
                                                         0.382      24.342 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      24.342         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [1]
 CLMA_118_249/COUT                 td                    0.097      24.439 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.439         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [3]
                                                         0.060      24.499 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      24.499         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [5]
 CLMA_118_253/COUT                 td                    0.097      24.596 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.596         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [7]
                                                         0.060      24.656 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      24.656         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [9]
 CLMA_118_257/COUT                 td                    0.097      24.753 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.753         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [11]
                                                         0.060      24.813 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      24.813         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [13]
 CLMA_118_261/COUT                 td                    0.097      24.910 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.910         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [15]
                                                         0.060      24.970 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      24.970         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [17]
 CLMA_118_265/COUT                 td                    0.097      25.067 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.067         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [19]
 CLMA_118_269/Y1                   td                    0.381      25.448 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.355      26.803         ISP/judge_single1_inst/feature_inst/_N701
 CLMA_118_276/Y3                   td                    0.508      27.311 r       ISP/judge_single1_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.778      28.089         _N85             
                                                         0.382      28.471 r       ISP/judge_single1_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      28.471         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub21.co [1]
 CLMA_118_244/COUT                 td                    0.097      28.568 r       ISP/judge_single1_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.568         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub21.co [3]
                                                         0.060      28.628 r       ISP/judge_single1_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      28.628         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub21.co [5]
 CLMA_118_248/Y3                   td                    0.380      29.008 r       ISP/judge_single1_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        1.438      30.446         ISP/judge_single1_inst/feature_inst/_N736
 CLMA_114_268/COUT                 td                    0.427      30.873 r       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.873         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt20.co [6]
                                                         0.060      30.933 r       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_4/gateop_A2/Cout
                                                         0.000      30.933         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt20.co [10]
 CLMA_114_272/COUT                 td                    0.097      31.030 r       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.030         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt20.co [14]
                                                         0.060      31.090 r       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      31.090         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt20.co [18]
 CLMA_114_276/Y3                   td                    0.340      31.430 r       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.111      32.541         _N84             
                                                         0.438      32.979 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      32.979         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [5]
 CLMA_114_248/COUT                 td                    0.097      33.076 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.076         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [7]
 CLMA_114_252/Y1                   td                    0.381      33.457 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.088      34.545         ISP/judge_single1_inst/feature_inst/_N787
                                                         0.438      34.983 r       ISP/judge_single1_inst/feature_inst/N34_lt19.lt_4/gateop_A2/Cout
                                                         0.000      34.983         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt19.co [10]
 CLMS_114_257/COUT                 td                    0.097      35.080 r       ISP/judge_single1_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.080         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt19.co [14]
                                                         0.060      35.140 r       ISP/judge_single1_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      35.140         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt19.co [18]
 CLMS_114_261/Y3                   td                    0.340      35.480 r       ISP/judge_single1_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.869      36.349         _N83             
                                                         0.382      36.731 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      36.731         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [1]
 CLMA_106_244/COUT                 td                    0.097      36.828 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.828         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [3]
                                                         0.060      36.888 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      36.888         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [5]
 CLMA_106_248/COUT                 td                    0.097      36.985 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.985         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [7]
                                                         0.060      37.045 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      37.045         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [9]
 CLMA_106_252/COUT                 td                    0.097      37.142 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.142         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [11]
                                                         0.060      37.202 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      37.202         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [13]
 CLMA_106_256/COUT                 td                    0.097      37.299 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.299         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [15]
                                                         0.060      37.359 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      37.359         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [17]
 CLMA_106_260/COUT                 td                    0.097      37.456 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.456         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [19]
                                                         0.060      37.516 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_20/gateop_A2/Cout
                                                         0.000      37.516         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [21]
 CLMA_106_264/Y3                   td                    0.380      37.896 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.249      39.145         ISP/judge_single1_inst/feature_inst/_N850
 CLMA_102_260/Y3                   td                    0.505      39.650 r       ISP/judge_single1_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.761      40.411         _N82             
                                                         0.382      40.793 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      40.793         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [1]
 CLMA_106_249/COUT                 td                    0.097      40.890 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.890         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [3]
                                                         0.060      40.950 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      40.950         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [5]
 CLMA_106_253/COUT                 td                    0.097      41.047 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.047         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [7]
                                                         0.060      41.107 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      41.107         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [9]
 CLMA_106_257/Y3                   td                    0.380      41.487 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.714      43.201         ISP/judge_single1_inst/feature_inst/_N887
                                                         0.382      43.583 r       ISP/judge_single1_inst/feature_inst/N34_lt17.lt_4/gateop_A2/Cout
                                                         0.000      43.583         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt17.co [10]
 CLMA_98_260/COUT                  td                    0.097      43.680 r       ISP/judge_single1_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.680         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt17.co [14]
                                                         0.060      43.740 r       ISP/judge_single1_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      43.740         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt17.co [18]
 CLMA_98_264/Y3                    td                    0.340      44.080 r       ISP/judge_single1_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.755      44.835         _N81             
                                                         0.382      45.217 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      45.217         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [1]
 CLMS_102_249/COUT                 td                    0.097      45.314 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.314         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [3]
                                                         0.060      45.374 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      45.374         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [5]
 CLMS_102_253/COUT                 td                    0.097      45.471 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.471         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [7]
                                                         0.060      45.531 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      45.531         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [9]
 CLMS_102_257/COUT                 td                    0.097      45.628 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.628         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [11]
                                                         0.060      45.688 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      45.688         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [13]
 CLMS_102_261/COUT                 td                    0.097      45.785 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.785         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [15]
                                                         0.060      45.845 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Cout
                                                         0.000      45.845         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [17]
 CLMS_102_265/COUT                 td                    0.097      45.942 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.942         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [19]
 CLMS_102_269/Y1                   td                    0.381      46.323 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.967      48.290         ISP/judge_single1_inst/feature_inst/_N946
 CLMA_102_272/Y3                   td                    0.508      48.798 r       ISP/judge_single1_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.754      49.552         _N80             
                                                         0.382      49.934 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_0/gateop_A2/Cout
                                                         0.000      49.934         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [1]
 CLMA_94_252/COUT                  td                    0.097      50.031 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.031         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [3]
                                                         0.060      50.091 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      50.091         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [5]
 CLMA_94_256/COUT                  td                    0.097      50.188 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.188         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [7]
                                                         0.060      50.248 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      50.248         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [9]
 CLMA_94_260/Y3                    td                    0.380      50.628 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.451      52.079         ISP/judge_single1_inst/feature_inst/_N985
                                                         0.382      52.461 r       ISP/judge_single1_inst/feature_inst/N34_lt15.lt_4/gateop_A2/Cout
                                                         0.000      52.461         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt15.co [10]
 CLMA_90_265/COUT                  td                    0.097      52.558 r       ISP/judge_single1_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.558         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt15.co [14]
                                                         0.060      52.618 r       ISP/judge_single1_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      52.618         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt15.co [18]
 CLMA_90_269/Y3                    td                    0.340      52.958 r       ISP/judge_single1_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.596      53.554         _N79             
                                                         0.382      53.936 r       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      53.936         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub15.co [1]
 CLMS_86_261/COUT                  td                    0.097      54.033 r       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.033         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub15.co [3]
                                                         0.060      54.093 r       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      54.093         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub15.co [5]
 CLMS_86_265/COUT                  td                    0.097      54.190 r       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.190         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub15.co [7]
 CLMS_86_269/Y1                    td                    0.381      54.571 r       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.801      56.372         ISP/judge_single1_inst/feature_inst/_N1032
                                                         0.438      56.810 r       ISP/judge_single1_inst/feature_inst/N34_lt14.lt_4/gateop_A2/Cout
                                                         0.000      56.810         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt14.co [10]
 CLMA_90_277/COUT                  td                    0.097      56.907 r       ISP/judge_single1_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.907         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt14.co [14]
                                                         0.060      56.967 r       ISP/judge_single1_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      56.967         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt14.co [18]
 CLMA_90_281/Y3                    td                    0.340      57.307 r       ISP/judge_single1_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.688      58.995         _N78             
                                                         0.438      59.433 r       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      59.433         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [9]
 CLMA_78_268/COUT                  td                    0.097      59.530 r       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.530         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [11]
 CLMA_78_272/Y0                    td                    0.198      59.728 r       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        2.108      61.836         ISP/judge_single1_inst/feature_inst/_N1084
 CLMS_78_277/COUT                  td                    0.326      62.162 r       ISP/judge_single1_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.162         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt13.co [14]
                                                         0.060      62.222 r       ISP/judge_single1_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      62.222         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt13.co [18]
 CLMS_78_281/Y3                    td                    0.340      62.562 r       ISP/judge_single1_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.138      63.700         _N77             
 CLMA_90_264/COUT                  td                    0.429      64.129 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.129         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [3]
                                                         0.060      64.189 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      64.189         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [5]
 CLMA_90_268/COUT                  td                    0.097      64.286 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.286         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [7]
                                                         0.060      64.346 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      64.346         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [9]
 CLMA_90_272/Y3                    td                    0.380      64.726 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.343      66.069         ISP/judge_single1_inst/feature_inst/_N1132
                                                         0.382      66.451 r       ISP/judge_single1_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      66.451         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt12.co [10]
 CLMA_82_261/COUT                  td                    0.097      66.548 r       ISP/judge_single1_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.548         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt12.co [14]
                                                         0.060      66.608 r       ISP/judge_single1_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      66.608         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt12.co [18]
 CLMA_82_265/Y3                    td                    0.340      66.948 r       ISP/judge_single1_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.479      68.427         _N76             
 CLMA_82_268/COUT                  td                    0.427      68.854 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.854         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [7]
                                                         0.060      68.914 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      68.914         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [9]
 CLMA_82_272/COUT                  td                    0.097      69.011 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      69.011         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [11]
                                                         0.060      69.071 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      69.071         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [13]
 CLMA_82_276/COUT                  td                    0.097      69.168 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      69.168         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [15]
                                                         0.060      69.228 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      69.228         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [17]
 CLMA_82_280/Y2                    td                    0.198      69.426 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.800      71.226         ISP/judge_single1_inst/feature_inst/_N1188
                                                         0.281      71.507 r       ISP/judge_single1_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      71.507         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt11.co [18]
 CLMS_78_269/Y3                    td                    0.340      71.847 r       ISP/judge_single1_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.908      72.755         _N75             
                                                         0.382      73.137 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_0/gateop_A2/Cout
                                                         0.000      73.137         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [1]
 CLMA_82_269/COUT                  td                    0.097      73.234 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.234         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [3]
                                                         0.060      73.294 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_4/gateop_A2/Cout
                                                         0.000      73.294         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [5]
 CLMA_82_273/COUT                  td                    0.097      73.391 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.391         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [7]
                                                         0.060      73.451 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      73.451         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [9]
 CLMA_82_277/Y2                    td                    0.198      73.649 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        3.367      77.016         ISP/judge_single1_inst/feature_inst/_N1229
                                                         0.281      77.297 r       ISP/judge_single1_inst/feature_inst/N34_lt10.lt_4/gateop_A2/Cout
                                                         0.000      77.297         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt10.co [10]
 CLMS_78_289/COUT                  td                    0.097      77.394 r       ISP/judge_single1_inst/feature_inst/N34_lt10.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.394         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt10.co [14]
                                                         0.060      77.454 r       ISP/judge_single1_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      77.454         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt10.co [18]
 CLMS_78_293/Y3                    td                    0.340      77.794 r       ISP/judge_single1_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.825      78.619         _N74             
 CLMA_70_268/Y1                    td                    0.377      78.996 r       ISP/judge_single1_inst/feature_inst/N34_sub10.fsub_0/gateop_A2/Y1
                                   net (fanout=3)        3.839      82.835         ISP/judge_single1_inst/feature_inst/_N1269
                                                         0.438      83.273 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_0/gateop_A2/Cout
                                                         0.000      83.273         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [2]
 CLMA_70_293/COUT                  td                    0.097      83.370 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.370         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [6]
                                                         0.060      83.430 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_4/gateop_A2/Cout
                                                         0.000      83.430         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [10]
 CLMA_70_297/COUT                  td                    0.097      83.527 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.527         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [14]
                                                         0.060      83.587 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      83.587         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [18]
 CLMA_70_301/Y3                    td                    0.340      83.927 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.349      85.276         _N73             
 CLMA_66_276/Y0                    td                    0.383      85.659 r       ISP/judge_single1_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Y0
                                   net (fanout=3)        3.181      88.840         ISP/judge_single1_inst/feature_inst/_N1325
                                                         0.334      89.174 r       ISP/judge_single1_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      89.174         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt8.co [10]
 CLMS_66_297/COUT                  td                    0.097      89.271 r       ISP/judge_single1_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.271         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt8.co [14]
                                                         0.060      89.331 r       ISP/judge_single1_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      89.331         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt8.co [18]
 CLMS_66_301/Y3                    td                    0.340      89.671 r       ISP/judge_single1_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.115      90.786         _N72             
                                                         0.382      91.168 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      91.168         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [1]
 CLMS_66_269/COUT                  td                    0.097      91.265 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.265         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [3]
                                                         0.060      91.325 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      91.325         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [5]
 CLMS_66_273/COUT                  td                    0.097      91.422 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.422         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [7]
                                                         0.060      91.482 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      91.482         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [9]
 CLMS_66_277/COUT                  td                    0.097      91.579 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.579         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [11]
                                                         0.060      91.639 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      91.639         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [13]
 CLMS_66_281/COUT                  td                    0.097      91.736 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.736         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [15]
                                                         0.060      91.796 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      91.796         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [17]
 CLMS_66_285/Y2                    td                    0.198      91.994 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.806      93.800         ISP/judge_single1_inst/feature_inst/_N1384
                                                         0.281      94.081 r       ISP/judge_single1_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      94.081         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt7.co [18]
 CLMA_50_281/Y3                    td                    0.340      94.421 r       ISP/judge_single1_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.750      95.171         _N71             
                                                         0.382      95.553 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_0/gateop_A2/Cout
                                                         0.000      95.553         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [1]
 CLMA_58_264/COUT                  td                    0.097      95.650 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.650         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [3]
                                                         0.060      95.710 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      95.710         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [5]
 CLMA_58_268/COUT                  td                    0.097      95.807 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.807         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [7]
                                                         0.060      95.867 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      95.867         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [9]
 CLMA_58_272/COUT                  td                    0.097      95.964 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.964         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [11]
                                                         0.060      96.024 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      96.024         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [13]
 CLMA_58_276/COUT                  td                    0.097      96.121 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.121         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [15]
                                                         0.060      96.181 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      96.181         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [17]
 CLMA_58_280/COUT                  td                    0.097      96.278 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.278         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [19]
 CLMA_58_284/Y1                    td                    0.381      96.659 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.306      97.965         ISP/judge_single1_inst/feature_inst/_N1436
 CLMA_66_264/Y3                    td                    0.508      98.473 r       ISP/judge_single1_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.676      99.149         _N70             
                                                         0.382      99.531 r       ISP/judge_single1_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000      99.531         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub6.co [1]
 CLMA_58_269/Y2                    td                    0.198      99.729 r       ISP/judge_single1_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Y0
                                   net (fanout=3)        1.759     101.488         ISP/judge_single1_inst/feature_inst/_N1466
                                                         0.281     101.769 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_0/gateop_A2/Cout
                                                         0.000     101.769         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [2]
 CLMA_58_293/COUT                  td                    0.097     101.866 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.866         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [6]
                                                         0.060     101.926 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_4/gateop_A2/Cout
                                                         0.000     101.926         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [10]
 CLMA_58_297/COUT                  td                    0.097     102.023 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.023         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [14]
                                                         0.060     102.083 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     102.083         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [18]
 CLMA_58_301/Y3                    td                    0.340     102.423 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.917     103.340         _N69             
                                                         0.382     103.722 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     103.722         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [1]
 CLMA_50_272/COUT                  td                    0.097     103.819 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.819         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [3]
                                                         0.060     103.879 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     103.879         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [5]
 CLMA_50_276/COUT                  td                    0.097     103.976 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.976         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [7]
                                                         0.060     104.036 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000     104.036         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [9]
 CLMA_50_280/COUT                  td                    0.097     104.133 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.133         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [11]
 CLMA_50_284/Y1                    td                    0.381     104.514 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.372     106.886         ISP/judge_single1_inst/feature_inst/_N1526
 CLMA_66_296/COUT                  td                    0.429     107.315 r       ISP/judge_single1_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     107.315         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt4.co [14]
                                                         0.060     107.375 r       ISP/judge_single1_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000     107.375         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt4.co [18]
 CLMA_66_300/Y3                    td                    0.340     107.715 r       ISP/judge_single1_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.636     109.351         _N68             
 CLMS_54_273/COUT                  td                    0.429     109.780 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.780         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [3]
                                                         0.060     109.840 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000     109.840         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [5]
 CLMS_54_277/COUT                  td                    0.097     109.937 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.937         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [7]
                                                         0.060     109.997 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Cout
                                                         0.000     109.997         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [9]
 CLMS_54_281/COUT                  td                    0.097     110.094 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.094         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [11]
                                                         0.060     110.154 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Cout
                                                         0.000     110.154         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [13]
 CLMS_54_285/COUT                  td                    0.097     110.251 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.251         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [15]
                                                         0.060     110.311 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_16/gateop_A2/Cout
                                                         0.000     110.311         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [17]
 CLMS_54_289/Y2                    td                    0.198     110.509 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_18/gateop_A2/Y0
                                   net (fanout=5)        1.881     112.390         ISP/judge_single1_inst/feature_inst/_N1580
                                                         0.281     112.671 r       ISP/judge_single1_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000     112.671         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt3.co [18]
 CLMS_54_305/Y3                    td                    0.340     113.011 r       ISP/judge_single1_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       1.598     114.609         _N67             
 CLMS_46_277/Y1                    td                    0.377     114.986 r       ISP/judge_single1_inst/feature_inst/N34_sel3[6]/gateop_perm/Z
                                   net (fanout=3)        1.871     116.857         ISP/judge_single1_inst/feature_inst/_N1618
 CLMS_46_285/COUT                  td                    0.427     117.284 r       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     117.284         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt2.co [6]
                                                         0.060     117.344 r       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000     117.344         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt2.co [10]
 CLMS_46_289/COUT                  td                    0.097     117.441 r       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     117.441         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt2.co [14]
                                                         0.060     117.501 r       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     117.501         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt2.co [18]
 CLMS_46_293/Y3                    td                    0.340     117.841 r       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       0.770     118.611         _N66             
 CLMA_42_272/Y1                    td                    0.382     118.993 r       ISP/judge_single1_inst/feature_inst/N34_sel2[4]/gateop_perm/Z
                                   net (fanout=4)        1.341     120.334         ISP/judge_single1_inst/feature_inst/_N1665
 CLMA_42_280/COUT                  td                    0.429     120.763 r       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.763         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt1.co [6]
                                                         0.060     120.823 r       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_4/gateop_A2/Cout
                                                         0.000     120.823         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt1.co [10]
 CLMA_42_284/COUT                  td                    0.097     120.920 r       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.920         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt1.co [14]
                                                         0.060     120.980 r       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_8/gateop_A2/Cout
                                                         0.000     120.980         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt1.co [18]
 CLMA_42_288/Y3                    td                    0.340     121.320 r       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.981     122.301         _N65             
 CLMA_30_292/Y0                    td                    0.387     122.688 r       ISP/judge_single1_inst/feature_inst/N34_sel1[21]/gateop_perm/Z
                                   net (fanout=1)        0.584     123.272         ISP/judge_single1_inst/feature_inst/_N1731
 CLMA_30_284/D1                                                            r       ISP/judge_single1_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I11

 Data arrival time                                                 123.272         Logic Levels: 116
                                                                                   Logic: 41.976ns(36.232%), Route: 73.877ns(63.768%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.552      21.665         video_clk        
 CLMA_30_284/CLK                                                           r       ISP/judge_single1_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.839      22.504                          
 clock uncertainty                                      -0.150      22.354                          

 Setup time                                             -0.364      21.990                          

 Data required time                                                 21.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.990                          
 Data arrival time                                                -123.272                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                 -101.282                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s1[15]/opit_0_inv/CLK
Endpoint    : ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s0[15]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.461
  Launch Clock Delay      :  6.325
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.596       6.325         video_clk        
 CLMS_10_245/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s1[15]/opit_0_inv/CLK

 CLMS_10_245/Q0                    tco                   0.224       6.549 r       ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s1[15]/opit_0_inv/Q
                                   net (fanout=1)        0.178       6.727         ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s1 [15]
 CLMS_10_249/M0                                                            r       ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s0[15]/opit_0_inv/D

 Data arrival time                                                   6.727         Logic Levels: 0  
                                                                                   Logic: 0.224ns(55.721%), Route: 0.178ns(44.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.893       7.461         video_clk        
 CLMS_10_249/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s0[15]/opit_0_inv/CLK
 clock pessimism                                        -0.839       6.622                          
 clock uncertainty                                       0.000       6.622                          

 Hold time                                              -0.012       6.610                          

 Data required time                                                  6.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.610                          
 Data arrival time                                                  -6.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s[21]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s1[20]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.449
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.584       6.313         video_clk        
 CLMS_102_245/CLK                                                          r       ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s[21]/opit_0_inv_A2Q21/CLK

 CLMS_102_245/Q0                   tco                   0.224       6.537 r       ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s[21]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.181       6.718         ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s [20]
 CLMS_102_249/M0                                                           r       ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s1[20]/opit_0_inv/D

 Data arrival time                                                   6.718         Logic Levels: 0  
                                                                                   Logic: 0.224ns(55.309%), Route: 0.181ns(44.691%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.881       7.449         video_clk        
 CLMS_102_249/CLK                                                          r       ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s1[20]/opit_0_inv/CLK
 clock pessimism                                        -0.839       6.610                          
 clock uncertainty                                       0.000       6.610                          

 Hold time                                              -0.012       6.598                          

 Data required time                                                  6.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.598                          
 Data arrival time                                                  -6.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.120                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/U_Vertical_Projection8/h_di/opit_0_inv_L5Q_perm/CLK
Endpoint    : ISP/U_Vertical_Projection8/h_ram_inst/mem/iGopDrm_inv/DIA[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.260  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.406
  Launch Clock Delay      :  6.307
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.578       6.307         video_clk        
 CLMA_126_120/CLK                                                          r       ISP/U_Vertical_Projection8/h_di/opit_0_inv_L5Q_perm/CLK

 CLMA_126_120/Q2                   tco                   0.223       6.530 f       ISP/U_Vertical_Projection8/h_di/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.293       6.823         ISP/U_Vertical_Projection8/h_di
 DRM_122_124/DA0[0]                                                        f       ISP/U_Vertical_Projection8/h_ram_inst/mem/iGopDrm_inv/DIA[0]

 Data arrival time                                                   6.823         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.217%), Route: 0.293ns(56.783%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.838       7.406         video_clk        
 DRM_122_124/CLKA[0]                                                       r       ISP/U_Vertical_Projection8/h_ram_inst/mem/iGopDrm_inv/CLKA
 clock pessimism                                        -0.839       6.567                          
 clock uncertainty                                       0.000       6.567                          

 Hold time                                               0.131       6.698                          

 Data required time                                                  6.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.698                          
 Data arrival time                                                  -6.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.125                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[5]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.579  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.256
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[11]             tco                   1.377   19038.810 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[37]
                                   net (fanout=1)        1.741   19040.551         rd_burst_data[37]
 DRM_62_64/DB0[5]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[5]

 Data arrival time                                               19040.551         Logic Levels: 0  
                                                                                   Logic: 1.377ns(44.163%), Route: 1.741ns(55.837%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.527   19036.264         video_clk        
 DRM_62_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.862                          
 clock uncertainty                                      -0.150   19036.712                          

 Setup time                                              0.035   19036.747                          

 Data required time                                              19036.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.747                          
 Data arrival time                                              -19040.551                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.804                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[16]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.554  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.281
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[17]             tco                   1.426   19038.859 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[63]
                                   net (fanout=1)        1.714   19040.573         rd_burst_data[63]
 DRM_62_84/DB0[16]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[16]

 Data arrival time                                               19040.573         Logic Levels: 0  
                                                                                   Logic: 1.426ns(45.414%), Route: 1.714ns(54.586%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.552   19036.289         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.887                          
 clock uncertainty                                      -0.150   19036.737                          

 Setup time                                              0.035   19036.772                          

 Data required time                                              19036.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.772                          
 Data arrival time                                              -19040.573                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[6]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.579  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.256
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[12]             tco                   1.465   19038.898 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[38]
                                   net (fanout=1)        1.633   19040.531         rd_burst_data[38]
 DRM_62_64/DB0[6]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[6]

 Data arrival time                                               19040.531         Logic Levels: 0  
                                                                                   Logic: 1.465ns(47.289%), Route: 1.633ns(52.711%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.527   19036.264         video_clk        
 DRM_62_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.862                          
 clock uncertainty                                      -0.150   19036.712                          

 Setup time                                              0.035   19036.747                          

 Data required time                                              19036.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.747                          
 Data arrival time                                              -19040.531                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.784                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.519  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.363
  Launch Clock Delay      :  6.246
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.512   19236.246         ntclkbufg_1      
 CLMA_42_49/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_42_49/Q1                     tco                   0.223   19236.469 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.235   19236.704         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMA_42_44/M1                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D

 Data arrival time                                               19236.704         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.795   19237.363         video_clk        
 CLMA_42_44/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.598   19236.765                          
 clock uncertainty                                       0.150   19236.915                          

 Hold time                                              -0.016   19236.899                          

 Data required time                                              19236.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.899                          
 Data arrival time                                              -19236.704                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.195                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.351
  Launch Clock Delay      :  6.239
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.505   19236.239         ntclkbufg_1      
 CLMA_46_64/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_46_64/Q3                     tco                   0.223   19236.462 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.253   19236.715         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [7]
 CLMS_46_57/M2                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D

 Data arrival time                                               19236.715         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.849%), Route: 0.253ns(53.151%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.783   19237.351         video_clk        
 CLMS_46_57/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.598   19236.753                          
 clock uncertainty                                       0.150   19236.903                          

 Hold time                                              -0.016   19236.887                          

 Data required time                                              19236.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.887                          
 Data arrival time                                              -19236.715                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.172                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.522  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.356
  Launch Clock Delay      :  6.236
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.502   19236.236         ntclkbufg_1      
 CLMA_42_65/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_42_65/Q0                     tco                   0.223   19236.459 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.374   19236.833         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [5]
 CLMA_46_52/M3                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/D

 Data arrival time                                               19236.833         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.353%), Route: 0.374ns(62.647%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.788   19237.356         video_clk        
 CLMA_46_52/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.598   19236.758                          
 clock uncertainty                                       0.150   19236.908                          

 Hold time                                              -0.016   19236.892                          

 Data required time                                              19236.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.892                          
 Data arrival time                                              -19236.833                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.293  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.766      10.167         s00_axi_wready   
 CLMS_26_57/Y2                     td                    0.165      10.332 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        1.427      11.759         u_aq_axi_master/N5
                                                         0.276      12.035 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000      12.035         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9157
 CLMA_78_76/COUT                   td                    0.097      12.132 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.132         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9159
                                                         0.060      12.192 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.192         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9161
 CLMA_78_80/Y3                     td                    0.380      12.572 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.604      13.176         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [7]
 CLMA_78_92/Y2                     td                    0.165      13.341 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[7]/gateop_perm/Z
                                   net (fanout=2)        0.705      14.046         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_78_88/COUT                   td                    0.427      14.473 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.473         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
 CLMA_78_92/CIN                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  14.473         Logic Levels: 5  
                                                                                   Logic: 2.538ns(36.051%), Route: 4.502ns(63.949%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.567      16.301         ntclkbufg_1      
 CLMA_78_92/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.839      17.140                          
 clock uncertainty                                      -0.150      16.990                          

 Setup time                                             -0.164      16.826                          

 Data required time                                                 16.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.826                          
 Data arrival time                                                 -14.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.298
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.766      10.167         s00_axi_wready   
 CLMS_26_57/Y2                     td                    0.165      10.332 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        1.427      11.759         u_aq_axi_master/N5
                                                         0.276      12.035 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000      12.035         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9157
 CLMA_78_76/Y2                     td                    0.198      12.233 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.469      12.702         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [2]
 CLMA_70_77/Y1                     td                    0.169      12.871 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[2]/gateop_perm/Z
                                   net (fanout=2)        0.643      13.514         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [2]
 CLMA_82_84/COUT                   td                    0.431      13.945 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.945         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [3]
                                                         0.060      14.005 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_4/gateop_A2/Cout
                                                         0.000      14.005         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5]
 CLMA_82_88/COUT                   td                    0.095      14.100 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      14.100         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMA_82_92/CIN                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  14.100         Logic Levels: 5  
                                                                                   Logic: 2.362ns(35.428%), Route: 4.305ns(64.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.564      16.298         ntclkbufg_1      
 CLMA_82_92/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.839      17.137                          
 clock uncertainty                                      -0.150      16.987                          

 Setup time                                             -0.171      16.816                          

 Data required time                                                 16.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.816                          
 Data arrival time                                                 -14.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.716                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.301  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.293
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.766      10.167         s00_axi_wready   
 CLMS_26_57/Y2                     td                    0.165      10.332 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        1.427      11.759         u_aq_axi_master/N5
                                                         0.276      12.035 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000      12.035         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9157
 CLMA_78_76/Y2                     td                    0.198      12.233 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.469      12.702         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [2]
 CLMA_70_77/Y1                     td                    0.169      12.871 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[2]/gateop_perm/Z
                                   net (fanout=2)        0.643      13.514         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [2]
 CLMA_82_84/COUT                   td                    0.431      13.945 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.945         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [3]
                                                         0.059      14.004 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_4/gateop_A2/Cout
                                                         0.000      14.004         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cin

 Data arrival time                                                  14.004         Logic Levels: 4  
                                                                                   Logic: 2.266ns(34.485%), Route: 4.305ns(65.515%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.559      16.293         ntclkbufg_1      
 CLMA_82_88/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/CLK
 clock pessimism                                         0.839      17.132                          
 clock uncertainty                                      -0.150      16.982                          

 Setup time                                             -0.171      16.811                          

 Data required time                                                 16.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.811                          
 Data arrival time                                                 -14.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.807                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.294
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.560       6.294         ntclkbufg_1      
 CLMA_38_108/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_108/Q1                    tco                   0.223       6.517 f       u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.398       6.915         s00_axi_araddr[29]
 HMEMC_16_1/SRB_IOL35_TX_DATA[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]

 Data arrival time                                                   6.915         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.910%), Route: 0.398ns(64.090%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.128       6.722                          

 Data required time                                                  6.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.722                          
 Data arrival time                                                  -6.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.294
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.560       6.294         ntclkbufg_1      
 CLMA_38_108/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_108/Q2                    tco                   0.223       6.517 f       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.397       6.914         s00_axi_araddr[30]
 HMEMC_16_1/SRB_IOL35_TX_DATA[3]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]

 Data arrival time                                                   6.914         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.968%), Route: 0.397ns(64.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.116       6.710                          

 Data required time                                                  6.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.710                          
 Data arrival time                                                  -6.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.204                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.432
  Launch Clock Delay      :  6.305
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.571       6.305         ntclkbufg_1      
 CLMA_30_132/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK

 CLMA_30_132/Q0                    tco                   0.223       6.528 f       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/Q
                                   net (fanout=1)        0.281       6.809         frame_read_write_m0/frame_fifo_read_m0/read_req_d0
 CLMA_30_120/M0                                                            f       frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/D

 Data arrival time                                                   6.809         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.246%), Route: 0.281ns(55.754%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.859       7.432         ntclkbufg_1      
 CLMA_30_120/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.839       6.593                          
 clock uncertainty                                       0.000       6.593                          

 Hold time                                              -0.016       6.577                          

 Data required time                                                  6.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.577                          
 Data arrival time                                                  -6.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.232                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.334  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.253
  Launch Clock Delay      :  3.919
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.783       3.919         cmos_pclk_g      
 CLMA_38_64/CLK                                                            r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK

 CLMA_38_64/Q1                     tco                   0.261       4.180 r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.705       4.885         write_req        
 CLMS_26_53/M3                                                             r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/D

 Data arrival time                                                   4.885         Logic Levels: 0  
                                                                                   Logic: 0.261ns(27.019%), Route: 0.705ns(72.981%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.519      16.253         ntclkbufg_1      
 CLMS_26_53/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.000      16.253                          
 clock uncertainty                                      -0.150      16.103                          

 Setup time                                             -0.067      16.036                          

 Data required time                                                 16.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.036                          
 Data arrival time                                                  -4.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.151                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.276
  Launch Clock Delay      :  3.945
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.809       3.945         cmos_pclk_g      
 CLMA_86_68/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_86_68/Q1                     tco                   0.261       4.206 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.654       4.860         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [3]
 CLMA_78_72/M0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D

 Data arrival time                                                   4.860         Logic Levels: 0  
                                                                                   Logic: 0.261ns(28.525%), Route: 0.654ns(71.475%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.542      16.276         ntclkbufg_1      
 CLMA_78_72/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      16.276                          
 clock uncertainty                                      -0.150      16.126                          

 Setup time                                             -0.067      16.059                          

 Data required time                                                 16.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.059                          
 Data arrival time                                                  -4.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.199                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.350  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.288
  Launch Clock Delay      :  3.938
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.802       3.938         cmos_pclk_g      
 CLMA_26_72/CLK                                                            r       cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/CLK

 CLMA_26_72/Q0                     tco                   0.261       4.199 r       cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/Q
                                   net (fanout=1)        0.668       4.867         read_addr_index[0]
 CLMA_26_96/M2                                                             r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/opit_0_inv/D

 Data arrival time                                                   4.867         Logic Levels: 0  
                                                                                   Logic: 0.261ns(28.095%), Route: 0.668ns(71.905%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.554      16.288         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/opit_0_inv/CLK
 clock pessimism                                         0.000      16.288                          
 clock uncertainty                                      -0.150      16.138                          

 Setup time                                             -0.067      16.071                          

 Data required time                                                 16.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.071                          
 Data arrival time                                                  -4.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.204                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.417
  Launch Clock Delay      :  3.385
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.561       3.385         cmos_pclk_g      
 CLMS_86_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK

 CLMS_86_93/Q0                     tco                   0.223       3.608 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.162       3.770         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [10]
 CLMS_86_97/M2                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/D

 Data arrival time                                                   3.770         Logic Levels: 0  
                                                                                   Logic: 0.223ns(57.922%), Route: 0.162ns(42.078%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.844       7.417         ntclkbufg_1      
 CLMS_86_97/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000       7.417                          
 clock uncertainty                                       0.150       7.567                          

 Hold time                                              -0.016       7.551                          

 Data required time                                                  7.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.551                          
 Data arrival time                                                  -3.770                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.781                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.417
  Launch Clock Delay      :  3.385
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.561       3.385         cmos_pclk_g      
 CLMS_86_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK

 CLMS_86_93/Q2                     tco                   0.223       3.608 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.235       3.843         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [7]
 CLMS_86_97/M0                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D

 Data arrival time                                                   3.843         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.844       7.417         ntclkbufg_1      
 CLMS_86_97/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.000       7.417                          
 clock uncertainty                                       0.150       7.567                          

 Hold time                                              -0.016       7.551                          

 Data required time                                                  7.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.551                          
 Data arrival time                                                  -3.843                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.708                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.380
  Launch Clock Delay      :  3.343
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.519       3.343         cmos_pclk_g      
 CLMS_26_69/CLK                                                            r       cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_69/Q1                     tco                   0.223       3.566 f       cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.253       3.819         write_addr_index[0]
 CLMS_26_77/M0                                                             f       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/opit_0_inv/D

 Data arrival time                                                   3.819         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.849%), Route: 0.253ns(53.151%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.807       7.380         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       7.380                          
 clock uncertainty                                       0.150       7.530                          

 Hold time                                              -0.016       7.514                          

 Data required time                                                  7.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.514                          
 Data arrival time                                                  -3.819                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.695                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.248
  Launch Clock Delay      :  7.360
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.792     207.352         video_clk        
 CLMA_58_57/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_58_57/Q0                     tco                   0.261     207.613 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.673     208.286         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMA_58_56/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D

 Data arrival time                                                 208.286         Logic Levels: 0  
                                                                                   Logic: 0.261ns(27.944%), Route: 0.673ns(72.056%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514     206.248         ntclkbufg_1      
 CLMA_58_56/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.598     206.846                          
 clock uncertainty                                      -0.150     206.696                          

 Setup time                                             -0.067     206.629                          

 Data required time                                                206.629                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.629                          
 Data arrival time                                                -208.286                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.657                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.263
  Launch Clock Delay      :  7.375
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.807     207.367         video_clk        
 CLMA_58_45/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_58_45/Q1                     tco                   0.261     207.628 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.667     208.295         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
 CLMA_58_44/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                 208.295         Logic Levels: 0  
                                                                                   Logic: 0.261ns(28.125%), Route: 0.667ns(71.875%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.529     206.263         ntclkbufg_1      
 CLMA_58_44/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.598     206.861                          
 clock uncertainty                                      -0.150     206.711                          

 Setup time                                             -0.067     206.644                          

 Data required time                                                206.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.644                          
 Data arrival time                                                -208.295                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.651                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.263
  Launch Clock Delay      :  7.375
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.807     207.367         video_clk        
 CLMA_58_45/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_58_45/Q2                     tco                   0.261     207.628 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.504     208.132         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
 CLMA_58_44/M1                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                 208.132         Logic Levels: 0  
                                                                                   Logic: 0.261ns(34.118%), Route: 0.504ns(65.882%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.529     206.263         ntclkbufg_1      
 CLMA_58_44/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.598     206.861                          
 clock uncertainty                                      -0.150     206.711                          

 Setup time                                             -0.067     206.644                          

 Data required time                                                206.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.644                          
 Data arrival time                                                -208.132                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.488                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.524  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.380
  Launch Clock Delay      :  6.258
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.529       6.258         video_clk        
 CLMA_58_45/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_58_45/Q0                     tco                   0.224       6.482 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137       6.619         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMA_58_44/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                   6.619         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.807       7.380         ntclkbufg_1      
 CLMA_58_44/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.598       6.782                          
 clock uncertainty                                       0.150       6.932                          

 Hold time                                              -0.012       6.920                          

 Data required time                                                  6.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.920                          
 Data arrival time                                                  -6.619                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.301                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.524  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.375
  Launch Clock Delay      :  6.253
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.524       6.253         video_clk        
 CLMA_58_49/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_58_49/Q0                     tco                   0.224       6.477 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137       6.614         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMA_58_48/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D

 Data arrival time                                                   6.614         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.802       7.375         ntclkbufg_1      
 CLMA_58_48/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.598       6.777                          
 clock uncertainty                                       0.150       6.927                          

 Hold time                                              -0.012       6.915                          

 Data required time                                                  6.915                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.915                          
 Data arrival time                                                  -6.614                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.301                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.527  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.365
  Launch Clock Delay      :  6.240
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.511       6.240         video_clk        
 CLMS_54_65/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK

 CLMS_54_65/Q3                     tco                   0.223       6.463 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.271       6.734         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMA_58_56/CD                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D

 Data arrival time                                                   6.734         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.142%), Route: 0.271ns(54.858%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.792       7.365         ntclkbufg_1      
 CLMA_58_56/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.598       6.767                          
 clock uncertainty                                       0.150       6.917                          

 Hold time                                               0.033       6.950                          

 Data required time                                                  6.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.950                          
 Data arrival time                                                  -6.734                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.216                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[15]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.417
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.847       7.417         ntclkbufg_0      
 CLMA_26_12/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_26_12/Q0                     tco                   0.261       7.678 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      1.149       8.827         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
 CLMA_30_52/Y2                     td                    0.216       9.043 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.587       9.630         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23561
 CLMS_26_53/Y3                     td                    0.276       9.906 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.464      10.370         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_37/Y2                     td                    0.165      10.535 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       2.841      13.376         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19866
 CLMA_14_205/Y3                    td                    0.169      13.545 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[15]/gateop_perm/Z
                                   net (fanout=1)        3.179      16.724         u_ipsl_hmic_h_top/ddrc_pwdata [15]
 HMEMC_16_1/SRB_IOL3_IODLY_CTRL[1]                                         r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[15]

 Data arrival time                                                  16.724         Logic Levels: 4  
                                                                                   Logic: 1.087ns(11.679%), Route: 8.220ns(88.321%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -0.894      26.324                          

 Data required time                                                 26.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.324                          
 Data arrival time                                                 -16.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.600                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[28]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.412
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.842       7.412         ntclkbufg_0      
 CLMA_26_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_16/Q1                     tco                   0.261       7.673 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=86)       3.976      11.649         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5]
 CLMS_10_189/Y1                    td                    0.275      11.924 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_28/LUT7_inst_perm/Z
                                   net (fanout=1)        2.016      13.940         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [28]
 CLMS_38_125/Y2                    td                    0.165      14.105 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[28]/gateop_perm/Z
                                   net (fanout=1)        2.111      16.216         u_ipsl_hmic_h_top/ddrc_pwdata [28]
 HMEMC_16_1/SRB_IOL2_TX_DATA[5]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[28]

 Data arrival time                                                  16.216         Logic Levels: 2  
                                                                                   Logic: 0.701ns(7.962%), Route: 8.103ns(92.038%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -0.692      26.526                          

 Data required time                                                 26.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.526                          
 Data arrival time                                                 -16.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.310                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.417
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.847       7.417         ntclkbufg_0      
 CLMA_26_12/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_26_12/Q0                     tco                   0.261       7.678 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      1.149       8.827         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
 CLMA_30_52/Y2                     td                    0.216       9.043 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.587       9.630         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23561
 CLMS_26_53/Y3                     td                    0.276       9.906 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.464      10.370         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_37/Y2                     td                    0.165      10.535 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       1.562      12.097         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19866
 CLMA_42_116/Y3                    td                    0.377      12.474 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[7]/gateop_perm/Z
                                   net (fanout=1)        2.065      14.539         u_ipsl_hmic_h_top/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                  14.539         Logic Levels: 4  
                                                                                   Logic: 1.295ns(18.183%), Route: 5.827ns(81.817%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -2.033      25.185                          

 Data required time                                                 25.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.185                          
 Data arrival time                                                 -14.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.646                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[7]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.549       6.280         ntclkbufg_0      
 CLMA_58_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[7]/opit_0_inv/CLK

 CLMA_58_28/Q0                     tco                   0.223       6.503 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[7]/opit_0_inv/Q
                                   net (fanout=3)        0.161       6.664         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [7]
 CLMA_58_33/M2                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/D

 Data arrival time                                                   6.664         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.073%), Route: 0.161ns(41.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822       7.392         ntclkbufg_0      
 CLMA_58_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/CLK
 clock pessimism                                        -1.084       6.308                          
 clock uncertainty                                       0.000       6.308                          

 Hold time                                              -0.016       6.292                          

 Data required time                                                  6.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.292                          
 Data arrival time                                                  -6.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.372                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.395
  Launch Clock Delay      :  6.278
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.547       6.278         ntclkbufg_0      
 CLMA_42_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[0]/opit_0_inv/CLK

 CLMA_42_20/Q1                     tco                   0.224       6.502 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.138       6.640         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d [0]
 CLMA_42_20/M1                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[1]/opit_0_inv/D

 Data arrival time                                                   6.640         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.825       7.395         ntclkbufg_0      
 CLMA_42_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -1.117       6.278                          
 clock uncertainty                                       0.000       6.278                          

 Hold time                                              -0.012       6.266                          

 Data required time                                                  6.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.266                          
 Data arrival time                                                  -6.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.408
  Launch Clock Delay      :  6.291
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.560       6.291         ntclkbufg_0      
 CLMA_66_24/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[0]/opit_0_inv/CLK

 CLMA_66_24/Q1                     tco                   0.224       6.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.138       6.653         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [0]
 CLMA_66_24/M0                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[0]/opit_0_inv/D

 Data arrival time                                                   6.653         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.838       7.408         ntclkbufg_0      
 CLMA_66_24/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[0]/opit_0_inv/CLK
 clock pessimism                                        -1.117       6.291                          
 clock uncertainty                                       0.000       6.291                          

 Hold time                                              -0.012       6.279                          

 Data required time                                                  6.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.279                          
 Data arrival time                                                  -6.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.286
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.271      23.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_28/Y0                     td                    0.164      23.743 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.778      24.521         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_38_16/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.521         Logic Levels: 1  
                                                                                   Logic: 1.568ns(43.351%), Route: 2.049ns(56.649%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.555      26.286         ntclkbufg_0      
 CLMA_38_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.974                          
 clock uncertainty                                      -0.150      26.824                          

 Setup time                                             -0.277      26.547                          

 Data required time                                                 26.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.547                          
 Data arrival time                                                 -24.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.026                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.286
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.271      23.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_28/Y0                     td                    0.164      23.743 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.778      24.521         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_38_16/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.521         Logic Levels: 1  
                                                                                   Logic: 1.568ns(43.351%), Route: 2.049ns(56.649%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.555      26.286         ntclkbufg_0      
 CLMA_38_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.974                          
 clock uncertainty                                      -0.150      26.824                          

 Setup time                                             -0.277      26.547                          

 Data required time                                                 26.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.547                          
 Data arrival time                                                 -24.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.026                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.286
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.271      23.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_28/Y0                     td                    0.164      23.743 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.778      24.521         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_38_16/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.521         Logic Levels: 1  
                                                                                   Logic: 1.568ns(43.351%), Route: 2.049ns(56.649%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.555      26.286         ntclkbufg_0      
 CLMA_38_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.974                          
 clock uncertainty                                      -0.150      26.824                          

 Setup time                                             -0.277      26.547                          

 Data required time                                                 26.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.547                          
 Data arrival time                                                 -24.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.026                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.382
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.092      26.107 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.771      26.878         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMS_26_41/M1                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  26.878         Logic Levels: 0  
                                                                                   Logic: 1.092ns(58.615%), Route: 0.771ns(41.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.812      27.382         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.688      26.694                          
 clock uncertainty                                       0.150      26.844                          

 Hold time                                              -0.016      26.828                          

 Data required time                                                 26.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.828                          
 Data arrival time                                                 -26.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.050                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.382
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.045 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.790      26.835         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_41/A0                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.835         Logic Levels: 0  
                                                                                   Logic: 1.030ns(56.593%), Route: 0.790ns(43.407%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.812      27.382         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.694                          
 clock uncertainty                                       0.150      26.844                          

 Hold time                                              -0.125      26.719                          

 Data required time                                                 26.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.719                          
 Data arrival time                                                 -26.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.116                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.691  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.394
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.090 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.917      27.007         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_29/A0                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.007         Logic Levels: 0  
                                                                                   Logic: 1.075ns(53.966%), Route: 0.917ns(46.034%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.824      27.394         ntclkbufg_0      
 CLMA_30_29/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.706                          
 clock uncertainty                                       0.150      26.856                          

 Hold time                                              -0.125      26.731                          

 Data required time                                                 26.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.731                          
 Data arrival time                                                 -27.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.377
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.807       7.377         ntclkbufg_0      
 CLMS_26_45/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_45/Q0                     tco                   0.261       7.638 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.105       8.743         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.743         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.107%), Route: 1.105ns(80.893%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.564       9.989                          

 Data required time                                                  9.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.989                          
 Data arrival time                                                  -8.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.246                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.672  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.375
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.805       7.375         ntclkbufg_0      
 CLMA_42_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_42_36/Q0                     tco                   0.261       7.636 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.677       8.313         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_30_56/Y0                     td                    0.282       8.595 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.643       9.238         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.238         Logic Levels: 1  
                                                                                   Logic: 0.543ns(29.147%), Route: 1.320ns(70.853%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                              0.031      10.584                          

 Data required time                                                 10.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.584                          
 Data arrival time                                                  -9.238                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.377
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.807       7.377         ntclkbufg_0      
 CLMS_26_45/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMS_26_45/Q1                     tco                   0.261       7.638 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.947       8.585         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.585         Logic Levels: 0  
                                                                                   Logic: 0.261ns(21.606%), Route: 0.947ns(78.394%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.568       9.985                          

 Data required time                                                  9.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.985                          
 Data arrival time                                                  -8.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.400                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.270
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.539       6.270         ntclkbufg_0      
 CLMS_26_37/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMS_26_37/Q0                     tco                   0.223       6.493 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.573       7.066         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   7.066         Logic Levels: 0  
                                                                                   Logic: 0.223ns(28.015%), Route: 0.573ns(71.985%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.681       6.047                          

 Data required time                                                  6.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.047                          
 Data arrival time                                                  -7.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.019                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.265
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.534       6.265         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK

 CLMS_26_41/Q0                     tco                   0.223       6.488 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.631       7.119         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   7.119         Logic Levels: 0  
                                                                                   Logic: 0.223ns(26.112%), Route: 0.631ns(73.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.681       6.047                          

 Data required time                                                  6.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.047                          
 Data arrival time                                                  -7.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.072                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.270
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.539       6.270         ntclkbufg_0      
 CLMS_26_37/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_37/Q1                     tco                   0.223       6.493 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.674       7.167         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   7.167         Logic Levels: 0  
                                                                                   Logic: 0.223ns(24.861%), Route: 0.674ns(75.139%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.683       6.049                          

 Data required time                                                  6.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.049                          
 Data arrival time                                                  -7.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.753
  Launch Clock Delay      :  7.359
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.789       7.359         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_56/Q0                     tco                   0.261       7.620 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=72)       5.547      13.167         nt_ddr_init_done 
 CLMS_142_333/RS                                                           r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                  13.167         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.494%), Route: 5.547ns(95.506%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.561      23.753         sys_clk_g        
 CLMS_142_333/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.372      24.125                          
 clock uncertainty                                      -0.050      24.075                          

 Recovery time                                          -0.277      23.798                          

 Data required time                                                 23.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.798                          
 Data arrival time                                                 -13.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.631                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[6]/opit_0_inv_MUX8TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.241  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.746
  Launch Clock Delay      :  7.359
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.789       7.359         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_56/Q0                     tco                   0.261       7.620 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=72)       5.111      12.731         nt_ddr_init_done 
 CLMA_146_324/RS                                                           r       i2c_config_m0/i2c_master_top_m0/txr[6]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  12.731         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.859%), Route: 5.111ns(95.141%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.554      23.746         sys_clk_g        
 CLMA_146_324/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[6]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.372      24.118                          
 clock uncertainty                                      -0.050      24.068                          

 Recovery time                                          -0.277      23.791                          

 Data required time                                                 23.791                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.791                          
 Data arrival time                                                 -12.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.060                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/state_3/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.254  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.733
  Launch Clock Delay      :  7.359
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.789       7.359         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_56/Q0                     tco                   0.261       7.620 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=72)       5.034      12.654         nt_ddr_init_done 
 CLMA_142_300/RS                                                           r       i2c_config_m0/state_3/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  12.654         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.929%), Route: 5.034ns(95.071%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.541      23.733         sys_clk_g        
 CLMA_142_300/CLK                                                          r       i2c_config_m0/state_3/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.372      24.105                          
 clock uncertainty                                      -0.050      24.055                          

 Recovery time                                          -0.277      23.778                          

 Data required time                                                 23.778                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.778                          
 Data arrival time                                                 -12.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.124                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.385
  Launch Clock Delay      :  6.242
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.511       6.242         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_56/Q0                     tco                   0.223       6.465 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=72)       2.992       9.457         nt_ddr_init_done 
 CLMA_146_201/RSCO                 td                    0.104       9.561 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.561         _N228            
 CLMA_146_205/RSCI                                                         r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.561         Logic Levels: 1  
                                                                                   Logic: 0.327ns(9.852%), Route: 2.992ns(90.148%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.821       4.385         sys_clk_g        
 CLMA_146_205/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.013                          
 clock uncertainty                                       0.050       4.063                          

 Removal time                                            0.000       4.063                          

 Data required time                                                  4.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.063                          
 Data arrival time                                                  -9.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17/opit_0_inv_L5Q/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.385
  Launch Clock Delay      :  6.242
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.511       6.242         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_56/Q0                     tco                   0.223       6.465 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=72)       2.992       9.457         nt_ddr_init_done 
 CLMA_146_201/RSCO                 td                    0.104       9.561 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.561         _N228            
 CLMA_146_205/RSCI                                                         r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17/opit_0_inv_L5Q/RS

 Data arrival time                                                   9.561         Logic Levels: 1  
                                                                                   Logic: 0.327ns(9.852%), Route: 2.992ns(90.148%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.821       4.385         sys_clk_g        
 CLMA_146_205/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.372       4.013                          
 clock uncertainty                                       0.050       4.063                          

 Removal time                                            0.000       4.063                          

 Data required time                                                  4.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.063                          
 Data arrival time                                                  -9.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.385
  Launch Clock Delay      :  6.242
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.511       6.242         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_56/Q0                     tco                   0.223       6.465 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=72)       2.992       9.457         nt_ddr_init_done 
 CLMA_146_201/RSCO                 td                    0.104       9.561 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.561         _N228            
 CLMA_146_205/RSCI                                                         r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.561         Logic Levels: 1  
                                                                                   Logic: 0.327ns(9.852%), Route: 2.992ns(90.148%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.821       4.385         sys_clk_g        
 CLMA_146_205/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.013                          
 clock uncertainty                                       0.050       4.063                          

 Removal time                                            0.000       4.063                          

 Data required time                                                  4.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.063                          
 Data arrival time                                                  -9.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.498                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.355
  Launch Clock Delay      :  7.374
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.801       7.374         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.261       7.635 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.176       8.811         frame_read_write_m0/write_fifo_aclr
 CLMA_86_68/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.811         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.163%), Route: 1.176ns(81.837%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.531      13.355         cmos_pclk_g      
 CLMA_86_68/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      13.355                          
 clock uncertainty                                      -0.050      13.305                          

 Recovery time                                          -0.277      13.028                          

 Data required time                                                 13.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.028                          
 Data arrival time                                                  -8.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.217                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.355
  Launch Clock Delay      :  7.374
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.801       7.374         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.261       7.635 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.176       8.811         frame_read_write_m0/write_fifo_aclr
 CLMA_86_68/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS

 Data arrival time                                                   8.811         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.163%), Route: 1.176ns(81.837%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.531      13.355         cmos_pclk_g      
 CLMA_86_68/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                         0.000      13.355                          
 clock uncertainty                                      -0.050      13.305                          

 Recovery time                                          -0.277      13.028                          

 Data required time                                                 13.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.028                          
 Data arrival time                                                  -8.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.217                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.355
  Launch Clock Delay      :  7.374
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.801       7.374         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.261       7.635 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.176       8.811         frame_read_write_m0/write_fifo_aclr
 CLMA_86_68/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS

 Data arrival time                                                   8.811         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.163%), Route: 1.176ns(81.837%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.531      13.355         cmos_pclk_g      
 CLMA_86_68/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/CLK
 clock pessimism                                         0.000      13.355                          
 clock uncertainty                                      -0.050      13.305                          

 Recovery time                                          -0.277      13.028                          

 Data required time                                                 13.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.028                          
 Data arrival time                                                  -8.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.217                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.947
  Launch Clock Delay      :  6.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.523       6.257         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.223       6.480 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.484       6.964         frame_read_write_m0/write_fifo_aclr
 CLMA_70_72/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/RS

 Data arrival time                                                   6.964         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.542%), Route: 0.484ns(68.458%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.811       3.947         cmos_pclk_g      
 CLMA_70_72/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000       3.947                          
 clock uncertainty                                       0.050       3.997                          

 Removal time                                           -0.211       3.786                          

 Data required time                                                  3.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.786                          
 Data arrival time                                                  -6.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.178                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.947
  Launch Clock Delay      :  6.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.523       6.257         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.223       6.480 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.484       6.964         frame_read_write_m0/write_fifo_aclr
 CLMA_70_72/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RS

 Data arrival time                                                   6.964         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.542%), Route: 0.484ns(68.458%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.811       3.947         cmos_pclk_g      
 CLMA_70_72/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/CLK
 clock pessimism                                         0.000       3.947                          
 clock uncertainty                                       0.050       3.997                          

 Removal time                                           -0.211       3.786                          

 Data required time                                                  3.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.786                          
 Data arrival time                                                  -6.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.178                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.947
  Launch Clock Delay      :  6.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.523       6.257         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.223       6.480 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.484       6.964         frame_read_write_m0/write_fifo_aclr
 CLMA_70_72/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/RS

 Data arrival time                                                   6.964         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.542%), Route: 0.484ns(68.458%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.811       3.947         cmos_pclk_g      
 CLMA_70_72/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000       3.947                          
 clock uncertainty                                       0.050       3.997                          

 Removal time                                           -0.211       3.786                          

 Data required time                                                  3.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.786                          
 Data arrival time                                                  -6.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.178                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.546  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.240
  Launch Clock Delay      :  7.384
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.811   19037.384         ntclkbufg_1      
 CLMA_50_36/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q0                     tco                   0.261   19037.645 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=59)       0.787   19038.432         frame_read_write_m0/read_fifo_aclr
 CLMS_54_65/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                               19038.432         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.905%), Route: 0.787ns(75.095%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.511   19036.248         video_clk        
 CLMS_54_65/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.598   19036.846                          
 clock uncertainty                                      -0.150   19036.696                          

 Recovery time                                          -0.277   19036.419                          

 Data required time                                              19036.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.419                          
 Data arrival time                                              -19038.432                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.013                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.546  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.240
  Launch Clock Delay      :  7.384
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.811   19037.384         ntclkbufg_1      
 CLMA_50_36/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q0                     tco                   0.261   19037.645 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=59)       0.787   19038.432         frame_read_write_m0/read_fifo_aclr
 CLMS_54_65/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                               19038.432         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.905%), Route: 0.787ns(75.095%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.511   19036.248         video_clk        
 CLMS_54_65/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.598   19036.846                          
 clock uncertainty                                      -0.150   19036.696                          

 Recovery time                                          -0.277   19036.419                          

 Data required time                                              19036.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.419                          
 Data arrival time                                              -19038.432                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.013                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.546  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.240
  Launch Clock Delay      :  7.384
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.811   19037.384         ntclkbufg_1      
 CLMA_50_36/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q0                     tco                   0.261   19037.645 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=59)       0.787   19038.432         frame_read_write_m0/read_fifo_aclr
 CLMS_54_65/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                               19038.432         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.905%), Route: 0.787ns(75.095%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.511   19036.248         video_clk        
 CLMS_54_65/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.598   19036.846                          
 clock uncertainty                                      -0.150   19036.696                          

 Recovery time                                          -0.277   19036.419                          

 Data required time                                              19036.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.419                          
 Data arrival time                                              -19038.432                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.013                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.504  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.369
  Launch Clock Delay      :  6.267
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.533   19236.267         ntclkbufg_1      
 CLMA_50_36/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q0                     tco                   0.223   19236.490 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=59)       0.274   19236.764         frame_read_write_m0/read_fifo_aclr
 CLMA_50_45/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/RS

 Data arrival time                                               19236.764         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.869%), Route: 0.274ns(55.131%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.801   19237.369         video_clk        
 CLMA_50_45/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.598   19236.771                          
 clock uncertainty                                       0.150   19236.921                          

 Removal time                                           -0.211   19236.710                          

 Data required time                                              19236.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.710                          
 Data arrival time                                              -19236.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.054                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.504  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.369
  Launch Clock Delay      :  6.267
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.533   19236.267         ntclkbufg_1      
 CLMA_50_36/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q0                     tco                   0.223   19236.490 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=59)       0.274   19236.764         frame_read_write_m0/read_fifo_aclr
 CLMA_50_45/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RS

 Data arrival time                                               19236.764         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.869%), Route: 0.274ns(55.131%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.801   19237.369         video_clk        
 CLMA_50_45/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/CLK
 clock pessimism                                        -0.598   19236.771                          
 clock uncertainty                                       0.150   19236.921                          

 Removal time                                           -0.211   19236.710                          

 Data required time                                              19236.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.710                          
 Data arrival time                                              -19236.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.054                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.504  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.369
  Launch Clock Delay      :  6.267
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.533   19236.267         ntclkbufg_1      
 CLMA_50_36/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q0                     tco                   0.223   19236.490 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=59)       0.274   19236.764         frame_read_write_m0/read_fifo_aclr
 CLMA_50_45/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/RS

 Data arrival time                                               19236.764         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.869%), Route: 0.274ns(55.131%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.801   19237.369         video_clk        
 CLMA_50_45/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/CLK
 clock pessimism                                        -0.598   19236.771                          
 clock uncertainty                                       0.150   19236.921                          

 Removal time                                           -0.211   19236.710                          

 Data required time                                              19236.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.710                          
 Data arrival time                                              -19236.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.054                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  7.374
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.801       7.374         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.261       7.635 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.433       9.068         frame_read_write_m0/write_fifo_aclr
 CLMS_78_93/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.068         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.407%), Route: 1.433ns(84.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.567      16.301         ntclkbufg_1      
 CLMS_78_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.065      17.366                          
 clock uncertainty                                      -0.150      17.216                          

 Recovery time                                          -0.277      16.939                          

 Data required time                                                 16.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.939                          
 Data arrival time                                                  -9.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.871                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  7.374
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.801       7.374         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.261       7.635 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.433       9.068         frame_read_write_m0/write_fifo_aclr
 CLMA_78_92/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/RS

 Data arrival time                                                   9.068         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.407%), Route: 1.433ns(84.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.567      16.301         ntclkbufg_1      
 CLMA_78_92/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         1.065      17.366                          
 clock uncertainty                                      -0.150      17.216                          

 Recovery time                                          -0.277      16.939                          

 Data required time                                                 16.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.939                          
 Data arrival time                                                  -9.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.871                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  7.374
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.801       7.374         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.261       7.635 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.433       9.068         frame_read_write_m0/write_fifo_aclr
 CLMS_78_93/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RS

 Data arrival time                                                   9.068         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.407%), Route: 1.433ns(84.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.567      16.301         ntclkbufg_1      
 CLMS_78_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/CLK
 clock pessimism                                         1.065      17.366                          
 clock uncertainty                                      -0.150      17.216                          

 Recovery time                                          -0.277      16.939                          

 Data required time                                                 16.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.939                          
 Data arrival time                                                  -9.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.871                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.375
  Launch Clock Delay      :  6.267
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.533       6.267         ntclkbufg_1      
 CLMA_50_36/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q0                     tco                   0.223       6.490 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=59)       0.393       6.883         frame_read_write_m0/read_fifo_aclr
 CLMA_58_44/RSCO                   td                    0.113       6.996 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000       6.996         _N215            
 CLMA_58_48/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/RS

 Data arrival time                                                   6.996         Logic Levels: 1  
                                                                                   Logic: 0.336ns(46.091%), Route: 0.393ns(53.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.802       7.375         ntclkbufg_1      
 CLMA_58_48/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                        -1.065       6.310                          
 clock uncertainty                                       0.000       6.310                          

 Removal time                                            0.000       6.310                          

 Data required time                                                  6.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.310                          
 Data arrival time                                                  -6.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.686                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.380
  Launch Clock Delay      :  6.267
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.533       6.267         ntclkbufg_1      
 CLMA_50_36/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q0                     tco                   0.223       6.490 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=59)       0.393       6.883         frame_read_write_m0/read_fifo_aclr
 CLMA_58_44/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/RS

 Data arrival time                                                   6.883         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.201%), Route: 0.393ns(63.799%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.807       7.380         ntclkbufg_1      
 CLMA_58_44/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                        -1.065       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Removal time                                           -0.211       6.104                          

 Data required time                                                  6.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.104                          
 Data arrival time                                                  -6.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.779                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.380
  Launch Clock Delay      :  6.267
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.533       6.267         ntclkbufg_1      
 CLMA_50_36/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q0                     tco                   0.223       6.490 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=59)       0.393       6.883         frame_read_write_m0/read_fifo_aclr
 CLMA_58_44/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/RS

 Data arrival time                                                   6.883         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.201%), Route: 0.393ns(63.799%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.807       7.380         ntclkbufg_1      
 CLMA_58_44/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                        -1.065       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Removal time                                           -0.211       6.104                          

 Data required time                                                  6.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.104                          
 Data arrival time                                                  -6.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.779                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.275
  Launch Clock Delay      :  7.419
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.849       7.419         ntclkbufg_0      
 CLMA_30_9/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_9/Q3                      tco                   0.261       7.680 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.324       9.004         u_ipsl_hmic_h_top/global_reset_n
 CLMA_58_33/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/RS

 Data arrival time                                                   9.004         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.467%), Route: 1.324ns(83.533%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.544      26.275         ntclkbufg_0      
 CLMA_58_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/CLK
 clock pessimism                                         1.065      27.340                          
 clock uncertainty                                      -0.150      27.190                          

 Recovery time                                          -0.277      26.913                          

 Data required time                                                 26.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.913                          
 Data arrival time                                                  -9.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.909                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[1]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.275
  Launch Clock Delay      :  7.419
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.849       7.419         ntclkbufg_0      
 CLMA_30_9/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_9/Q3                      tco                   0.261       7.680 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.324       9.004         u_ipsl_hmic_h_top/global_reset_n
 CLMA_58_33/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[1]/opit_0_inv/RS

 Data arrival time                                                   9.004         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.467%), Route: 1.324ns(83.533%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.544      26.275         ntclkbufg_0      
 CLMA_58_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[1]/opit_0_inv/CLK
 clock pessimism                                         1.065      27.340                          
 clock uncertainty                                      -0.150      27.190                          

 Recovery time                                          -0.277      26.913                          

 Data required time                                                 26.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.913                          
 Data arrival time                                                  -9.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.909                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[5]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.275
  Launch Clock Delay      :  7.419
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.849       7.419         ntclkbufg_0      
 CLMA_30_9/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_9/Q3                      tco                   0.261       7.680 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.324       9.004         u_ipsl_hmic_h_top/global_reset_n
 CLMA_58_33/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[5]/opit_0_inv/RS

 Data arrival time                                                   9.004         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.467%), Route: 1.324ns(83.533%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.544      26.275         ntclkbufg_0      
 CLMA_58_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[5]/opit_0_inv/CLK
 clock pessimism                                         1.065      27.340                          
 clock uncertainty                                      -0.150      27.190                          

 Recovery time                                          -0.277      26.913                          

 Data required time                                                 26.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.913                          
 Data arrival time                                                  -9.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.909                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.412
  Launch Clock Delay      :  6.297
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.566       6.297         ntclkbufg_0      
 CLMA_30_13/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.223       6.520 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.256       6.776         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_12/RSCO                   td                    0.104       6.880 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.880         _N407            
 CLMA_26_16/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.880         Logic Levels: 1  
                                                                                   Logic: 0.327ns(56.089%), Route: 0.256ns(43.911%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.842       7.412         ntclkbufg_0      
 CLMA_26_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.065       6.347                          
 clock uncertainty                                       0.000       6.347                          

 Removal time                                            0.000       6.347                          

 Data required time                                                  6.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.347                          
 Data arrival time                                                  -6.880                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.412
  Launch Clock Delay      :  6.297
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.566       6.297         ntclkbufg_0      
 CLMA_30_13/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.223       6.520 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.256       6.776         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_12/RSCO                   td                    0.104       6.880 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.880         _N407            
 CLMA_26_16/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   6.880         Logic Levels: 1  
                                                                                   Logic: 0.327ns(56.089%), Route: 0.256ns(43.911%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.842       7.412         ntclkbufg_0      
 CLMA_26_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -1.065       6.347                          
 clock uncertainty                                       0.000       6.347                          

 Removal time                                            0.000       6.347                          

 Data required time                                                  6.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.347                          
 Data arrival time                                                  -6.880                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.422
  Launch Clock Delay      :  6.302
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.571       6.302         ntclkbufg_0      
 CLMA_30_9/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_9/Q3                      tco                   0.223       6.525 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.278       6.803         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_4/RSCO                    td                    0.104       6.907 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_iol_rst/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.907         _N408            
 CLMA_26_8/RSCI                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[0]/opit_0_inv/RS

 Data arrival time                                                   6.907         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.050%), Route: 0.278ns(45.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.852       7.422         ntclkbufg_0      
 CLMA_26_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[0]/opit_0_inv/CLK
 clock pessimism                                        -1.065       6.357                          
 clock uncertainty                                       0.000       6.357                          

 Removal time                                            0.000       6.357                          

 Data required time                                                  6.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.357                          
 Data arrival time                                                  -6.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.789       7.359         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_56/Q0                     tco                   0.261       7.620 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=72)       4.876      12.496         nt_ddr_init_done 
 IOL_151_294/DO                    td                    0.128      12.624 r       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.624         ddr_init_done_obuf/ntO
 IOBD_152_294/PAD                  td                    2.141      14.765 r       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.075      14.840         ddr_init_done    
 C15                                                                       r       ddr_init_done (port)

 Data arrival time                                                  14.840         Logic Levels: 2  
                                                                                   Logic: 2.530ns(33.819%), Route: 4.951ns(66.181%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.848       7.418         ntclkbufg_0      
 CLMA_38_4/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_38_4/Q0                      tco                   0.261       7.679 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.972       9.651         nt_ddrphy_rst_done
 IOL_151_9/DO                      td                    0.128       9.779 r       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.779         ddrphy_rst_done_obuf/ntO
 IOBS_152_9/PAD                    td                    2.141      11.920 r       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.075      11.995         ddrphy_rst_done  
 P14                                                                       r       ddrphy_rst_done (port)

 Data arrival time                                                  11.995         Logic Levels: 2  
                                                                                   Logic: 2.530ns(55.276%), Route: 2.047ns(44.724%)
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK
Endpoint    : uart_tx (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.847       4.411         sys_clk_g        
 CLMS_142_337/CLK                                                          r       ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK

 CLMS_142_337/Q0                   tco                   0.258       4.669 f       ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.594       5.263         nt_uart_tx       
 IOL_151_361/DO                    td                    0.122       5.385 f       uart_tx_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.385         uart_tx_obuf/ntO 
 IOBS_152_361/PAD                  td                    2.788       8.173 f       uart_tx_obuf/opit_0/O
                                   net (fanout=1)        0.084       8.257         uart_tx          
 C10                                                                       f       uart_tx (port)   

 Data arrival time                                                   8.257         Logic Levels: 2  
                                                                                   Logic: 3.168ns(82.371%), Route: 0.678ns(17.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.110
  Launch Clock Delay      :  3.564
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.497       3.564         sys_clk_g        
 CLMA_142_324/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_142_324/Q3                   tco                   0.209       3.773 r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.368       4.141         ISP/uart_test/uart_tx_inst/cycle_cnt [11]
 CLMS_142_333/Y2                   td                    0.308       4.449 r       ISP/uart_test/uart_tx_inst/N141_11/gateop_perm/Z
                                   net (fanout=1)        0.592       5.041         ISP/uart_test/uart_tx_inst/_N23356
 CLMS_142_313/Y0                   td                    0.310       5.351 r       ISP/uart_test/uart_tx_inst/N141_14/gateop_perm/Z
                                   net (fanout=1)        0.464       5.815         ISP/uart_test/uart_tx_inst/_N23359
 CLMA_138_320/Y0                   td                    0.131       5.946 r       ISP/uart_test/uart_tx_inst/N141_16/gateop_perm/Z
                                   net (fanout=13)       0.493       6.439         ISP/uart_test/uart_tx_inst/N141
 CLMA_138_337/Y0                   td                    0.308       6.747 r       ISP/uart_test/uart_tx_inst/N43_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.361       7.108         ISP/uart_test/uart_tx_inst/_N13473
 CLMA_138_356/Y0                   td                    0.131       7.239 r       ISP/uart_test/uart_tx_inst/N43_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.459       7.698         ISP/uart_test/uart_tx_inst/next_state [0]
 CLMA_146_369/Y1                   td                    0.369       8.067 r       ISP/uart_test/uart_tx_inst/N100.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.608       8.675         ISP/uart_test/uart_tx_inst/N100
 CLMA_146_337/Y2                   td                    0.132       8.807 r       ISP/uart_test/uart_tx_inst/N102/gateop_perm/Z
                                   net (fanout=16)       0.719       9.526         ISP/uart_test/uart_tx_inst/N102
                                                         0.267       9.793 r       ISP/uart_test/uart_tx_inst/cycle_cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.793         ISP/uart_test/uart_tx_inst/_N8907
 CLMA_142_316/COUT                 td                    0.083       9.876 r       ISP/uart_test/uart_tx_inst/cycle_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.876         ISP/uart_test/uart_tx_inst/_N8909
                                                         0.055       9.931 f       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.931         ISP/uart_test/uart_tx_inst/_N8911
 CLMA_142_320/COUT                 td                    0.083      10.014 r       ISP/uart_test/uart_tx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.014         ISP/uart_test/uart_tx_inst/_N8913
                                                         0.055      10.069 f       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.069         ISP/uart_test/uart_tx_inst/_N8915
 CLMA_142_324/COUT                 td                    0.083      10.152 r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.152         ISP/uart_test/uart_tx_inst/_N8917
                                                         0.055      10.207 f       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.207         ISP/uart_test/uart_tx_inst/_N8919
                                                                           f       ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.207         Logic Levels: 10 
                                                                                   Logic: 2.579ns(38.823%), Route: 4.064ns(61.177%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.301      23.110         sys_clk_g        
 CLMA_142_328/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.431      23.541                          
 clock uncertainty                                      -0.050      23.491                          

 Setup time                                             -0.110      23.381                          

 Data required time                                                 23.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.381                          
 Data arrival time                                                 -10.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.174                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.110
  Launch Clock Delay      :  3.564
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.497       3.564         sys_clk_g        
 CLMA_142_324/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_142_324/Q3                   tco                   0.209       3.773 r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.368       4.141         ISP/uart_test/uart_tx_inst/cycle_cnt [11]
 CLMS_142_333/Y2                   td                    0.308       4.449 r       ISP/uart_test/uart_tx_inst/N141_11/gateop_perm/Z
                                   net (fanout=1)        0.592       5.041         ISP/uart_test/uart_tx_inst/_N23356
 CLMS_142_313/Y0                   td                    0.310       5.351 r       ISP/uart_test/uart_tx_inst/N141_14/gateop_perm/Z
                                   net (fanout=1)        0.464       5.815         ISP/uart_test/uart_tx_inst/_N23359
 CLMA_138_320/Y0                   td                    0.131       5.946 r       ISP/uart_test/uart_tx_inst/N141_16/gateop_perm/Z
                                   net (fanout=13)       0.493       6.439         ISP/uart_test/uart_tx_inst/N141
 CLMA_138_337/Y0                   td                    0.308       6.747 r       ISP/uart_test/uart_tx_inst/N43_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.361       7.108         ISP/uart_test/uart_tx_inst/_N13473
 CLMA_138_356/Y0                   td                    0.131       7.239 r       ISP/uart_test/uart_tx_inst/N43_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.459       7.698         ISP/uart_test/uart_tx_inst/next_state [0]
 CLMA_146_369/Y1                   td                    0.369       8.067 r       ISP/uart_test/uart_tx_inst/N100.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.608       8.675         ISP/uart_test/uart_tx_inst/N100
 CLMA_146_337/Y2                   td                    0.132       8.807 r       ISP/uart_test/uart_tx_inst/N102/gateop_perm/Z
                                   net (fanout=16)       0.719       9.526         ISP/uart_test/uart_tx_inst/N102
                                                         0.267       9.793 r       ISP/uart_test/uart_tx_inst/cycle_cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.793         ISP/uart_test/uart_tx_inst/_N8907
 CLMA_142_316/COUT                 td                    0.083       9.876 r       ISP/uart_test/uart_tx_inst/cycle_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.876         ISP/uart_test/uart_tx_inst/_N8909
                                                         0.055       9.931 f       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.931         ISP/uart_test/uart_tx_inst/_N8911
 CLMA_142_320/COUT                 td                    0.083      10.014 r       ISP/uart_test/uart_tx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.014         ISP/uart_test/uart_tx_inst/_N8913
                                                         0.055      10.069 f       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.069         ISP/uart_test/uart_tx_inst/_N8915
 CLMA_142_324/COUT                 td                    0.082      10.151 f       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.151         ISP/uart_test/uart_tx_inst/_N8917
 CLMA_142_328/CIN                                                          f       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.151         Logic Levels: 10 
                                                                                   Logic: 2.523ns(38.303%), Route: 4.064ns(61.697%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.301      23.110         sys_clk_g        
 CLMA_142_328/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.431      23.541                          
 clock uncertainty                                      -0.050      23.491                          

 Setup time                                             -0.110      23.381                          

 Data required time                                                 23.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.381                          
 Data arrival time                                                 -10.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.230                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.106
  Launch Clock Delay      :  3.564
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.497       3.564         sys_clk_g        
 CLMA_142_324/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_142_324/Q3                   tco                   0.209       3.773 r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.368       4.141         ISP/uart_test/uart_tx_inst/cycle_cnt [11]
 CLMS_142_333/Y2                   td                    0.308       4.449 r       ISP/uart_test/uart_tx_inst/N141_11/gateop_perm/Z
                                   net (fanout=1)        0.592       5.041         ISP/uart_test/uart_tx_inst/_N23356
 CLMS_142_313/Y0                   td                    0.310       5.351 r       ISP/uart_test/uart_tx_inst/N141_14/gateop_perm/Z
                                   net (fanout=1)        0.464       5.815         ISP/uart_test/uart_tx_inst/_N23359
 CLMA_138_320/Y0                   td                    0.131       5.946 r       ISP/uart_test/uart_tx_inst/N141_16/gateop_perm/Z
                                   net (fanout=13)       0.493       6.439         ISP/uart_test/uart_tx_inst/N141
 CLMA_138_337/Y0                   td                    0.308       6.747 r       ISP/uart_test/uart_tx_inst/N43_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.361       7.108         ISP/uart_test/uart_tx_inst/_N13473
 CLMA_138_356/Y0                   td                    0.131       7.239 r       ISP/uart_test/uart_tx_inst/N43_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.459       7.698         ISP/uart_test/uart_tx_inst/next_state [0]
 CLMA_146_369/Y1                   td                    0.369       8.067 r       ISP/uart_test/uart_tx_inst/N100.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.608       8.675         ISP/uart_test/uart_tx_inst/N100
 CLMA_146_337/Y2                   td                    0.132       8.807 r       ISP/uart_test/uart_tx_inst/N102/gateop_perm/Z
                                   net (fanout=16)       0.719       9.526         ISP/uart_test/uart_tx_inst/N102
                                                         0.267       9.793 r       ISP/uart_test/uart_tx_inst/cycle_cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.793         ISP/uart_test/uart_tx_inst/_N8907
 CLMA_142_316/COUT                 td                    0.083       9.876 r       ISP/uart_test/uart_tx_inst/cycle_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.876         ISP/uart_test/uart_tx_inst/_N8909
                                                         0.055       9.931 f       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.931         ISP/uart_test/uart_tx_inst/_N8911
 CLMA_142_320/COUT                 td                    0.083      10.014 r       ISP/uart_test/uart_tx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.014         ISP/uart_test/uart_tx_inst/_N8913
                                                         0.055      10.069 f       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.069         ISP/uart_test/uart_tx_inst/_N8915
                                                                           f       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.069         Logic Levels: 9  
                                                                                   Logic: 2.441ns(37.525%), Route: 4.064ns(62.475%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.297      23.106         sys_clk_g        
 CLMA_142_324/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.458      23.564                          
 clock uncertainty                                      -0.050      23.514                          

 Setup time                                             -0.110      23.404                          

 Data required time                                                 23.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.404                          
 Data arrival time                                                 -10.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.335                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/tx_data[3]/opit_0_inv/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/tx_data_latch[3]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.568
  Launch Clock Delay      :  3.110
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.301       3.110         sys_clk_g        
 CLMA_126_340/CLK                                                          r       ISP/uart_test/tx_data[3]/opit_0_inv/CLK

 CLMA_126_340/Q0                   tco                   0.198       3.308 r       ISP/uart_test/tx_data[3]/opit_0_inv/Q
                                   net (fanout=1)        0.139       3.447         ISP/uart_test/tx_data [3]
 CLMS_126_341/M2                                                           r       ISP/uart_test/uart_tx_inst/tx_data_latch[3]/opit_0_inv/D

 Data arrival time                                                   3.447         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.501       3.568         sys_clk_g        
 CLMS_126_341/CLK                                                          r       ISP/uart_test/uart_tx_inst/tx_data_latch[3]/opit_0_inv/CLK
 clock pessimism                                        -0.431       3.137                          
 clock uncertainty                                       0.000       3.137                          

 Hold time                                              -0.003       3.134                          

 Data required time                                                  3.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.134                          
 Data arrival time                                                  -3.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/tx_data[2]/opit_0_inv/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/tx_data_latch[2]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.568
  Launch Clock Delay      :  3.110
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.301       3.110         sys_clk_g        
 CLMA_126_340/CLK                                                          r       ISP/uart_test/tx_data[2]/opit_0_inv/CLK

 CLMA_126_340/Q1                   tco                   0.198       3.308 r       ISP/uart_test/tx_data[2]/opit_0_inv/Q
                                   net (fanout=1)        0.139       3.447         ISP/uart_test/tx_data [2]
 CLMS_126_341/M0                                                           r       ISP/uart_test/uart_tx_inst/tx_data_latch[2]/opit_0_inv/D

 Data arrival time                                                   3.447         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.501       3.568         sys_clk_g        
 CLMS_126_341/CLK                                                          r       ISP/uart_test/uart_tx_inst/tx_data_latch[2]/opit_0_inv/CLK
 clock pessimism                                        -0.431       3.137                          
 clock uncertainty                                       0.000       3.137                          

 Hold time                                              -0.003       3.134                          

 Data required time                                                  3.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.134                          
 Data arrival time                                                  -3.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.613
  Launch Clock Delay      :  3.155
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.346       3.155         sys_clk_g        
 CLMA_146_252/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK

 CLMA_146_252/Q2                   tco                   0.198       3.353 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/Q
                                   net (fanout=1)        0.139       3.492         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N255 [1]
 CLMA_146_252/M2                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D

 Data arrival time                                                   3.492         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.546       3.613         sys_clk_g        
 CLMA_146_252/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/CLK
 clock pessimism                                        -0.458       3.155                          
 clock uncertainty                                       0.000       3.155                          

 Hold time                                              -0.003       3.152                          

 Data required time                                                  3.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.152                          
 Data arrival time                                                  -3.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.555  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.110
  Launch Clock Delay      :  5.923
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.447       5.923         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_56/Q0                     tco                   0.206       6.129 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=72)       4.307      10.436         nt_ddr_init_done 
 CLMS_142_289/A4                                                           f       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.436         Logic Levels: 0  
                                                                                   Logic: 0.206ns(4.565%), Route: 4.307ns(95.435%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.301      23.110         sys_clk_g        
 CLMS_142_289/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258      23.368                          
 clock uncertainty                                      -0.050      23.318                          

 Setup time                                             -0.081      23.237                          

 Data required time                                                 23.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.237                          
 Data arrival time                                                 -10.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.834  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.568
  Launch Clock Delay      :  5.144
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.251       5.144         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_56/Q0                     tco                   0.198       5.342 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=72)       3.500       8.842         nt_ddr_init_done 
 CLMS_142_289/A4                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.842         Logic Levels: 0  
                                                                                   Logic: 0.198ns(5.354%), Route: 3.500ns(94.646%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.501       3.568         sys_clk_g        
 CLMS_142_289/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.310                          
 clock uncertainty                                       0.050       3.360                          

 Hold time                                              -0.044       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                  -8.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.526                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.802
  Launch Clock Delay      :  3.215
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.486       3.215         cmos_pclk_g      
 CLMA_82_41/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_82_41/Q0                     tco                   0.209       3.424 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.909       4.333         write_en         
                                                         0.221       4.554 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.554         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9145
 CLMS_86_77/COUT                   td                    0.083       4.637 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.637         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9147
                                                         0.057       4.694 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.694         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9149
 CLMS_86_81/Y3                     td                    0.305       4.999 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.474       5.473         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMA_90_73/Y0                     td                    0.131       5.604 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        1.126       6.730         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_90_76/COUT                   td                    0.346       7.076 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.076         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_90_80/Y0                     td                    0.104       7.180 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.359       7.539         _N190            
 CLMA_86_84/A4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.539         Logic Levels: 5  
                                                                                   Logic: 1.456ns(33.673%), Route: 2.868ns(66.327%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.291      12.802         cmos_pclk_g      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.218      13.020                          
 clock uncertainty                                      -0.050      12.970                          

 Setup time                                             -0.071      12.899                          

 Data required time                                                 12.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.899                          
 Data arrival time                                                  -7.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.360                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/L1
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.811
  Launch Clock Delay      :  3.215
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.486       3.215         cmos_pclk_g      
 CLMA_82_41/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_82_41/Q0                     tco                   0.209       3.424 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.909       4.333         write_en         
                                                         0.221       4.554 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.554         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9145
 CLMS_86_77/COUT                   td                    0.083       4.637 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.637         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9147
                                                         0.057       4.694 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.694         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9149
 CLMS_86_81/COUT                   td                    0.083       4.777 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.777         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9151
 CLMS_86_85/Y1                     td                    0.305       5.082 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.606       5.688         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
 CLMS_86_93/D1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.688         Logic Levels: 3  
                                                                                   Logic: 0.958ns(38.738%), Route: 1.515ns(61.262%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.300      12.811         cmos_pclk_g      
 CLMS_86_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.218      13.029                          
 clock uncertainty                                      -0.050      12.979                          

 Setup time                                             -0.143      12.836                          

 Data required time                                                 12.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.836                          
 Data arrival time                                                  -5.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.148                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L0
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.802
  Launch Clock Delay      :  3.215
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.486       3.215         cmos_pclk_g      
 CLMA_82_41/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_82_41/Q0                     tco                   0.209       3.424 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.909       4.333         write_en         
                                                         0.221       4.554 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.554         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9145
 CLMS_86_77/COUT                   td                    0.083       4.637 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.637         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9147
                                                         0.057       4.694 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.694         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9149
 CLMS_86_81/COUT                   td                    0.083       4.777 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.777         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9151
                                                         0.057       4.834 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.834         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9153
 CLMS_86_85/Y2                     td                    0.158       4.992 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.687       5.679         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [10]
 CLMA_86_84/A0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.679         Logic Levels: 3  
                                                                                   Logic: 0.868ns(35.227%), Route: 1.596ns(64.773%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.291      12.802         cmos_pclk_g      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.218      13.020                          
 clock uncertainty                                      -0.050      12.970                          

 Setup time                                             -0.109      12.861                          

 Data required time                                                 12.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.861                          
 Data arrival time                                                  -5.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.182                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.189
  Launch Clock Delay      :  2.770
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.259       2.770         cmos_pclk_g      
 CLMS_26_69/CLK                                                            r       cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_69/Q1                     tco                   0.198       2.968 r       cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.162       3.130         write_addr_index[0]
 CLMA_26_72/M0                                                             r       cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/D

 Data arrival time                                                   3.130         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.000%), Route: 0.162ns(45.000%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.460       3.189         cmos_pclk_g      
 CLMA_26_72/CLK                                                            r       cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.801                          
 clock uncertainty                                       0.000       2.801                          

 Hold time                                              -0.003       2.798                          

 Data required time                                                  2.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.798                          
 Data arrival time                                                  -3.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.332                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.219
  Launch Clock Delay      :  2.804
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.293       2.804         cmos_pclk_g      
 CLMS_78_81/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK

 CLMS_78_81/Q1                     tco                   0.198       3.002 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/Q
                                   net (fanout=1)        0.139       3.141         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [7]
 CLMS_78_81/M0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/D

 Data arrival time                                                   3.141         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.490       3.219         cmos_pclk_g      
 CLMS_78_81/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/CLK
 clock pessimism                                        -0.414       2.805                          
 clock uncertainty                                       0.000       2.805                          

 Hold time                                              -0.003       2.802                          

 Data required time                                                  2.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.802                          
 Data arrival time                                                  -3.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.339                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.222
  Launch Clock Delay      :  2.808
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.297       2.808         cmos_pclk_g      
 CLMA_70_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK

 CLMA_70_93/Q0                     tco                   0.198       3.006 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/Q
                                   net (fanout=1)        0.139       3.145         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [8]
 CLMA_70_93/M2                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D

 Data arrival time                                                   3.145         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.493       3.222         cmos_pclk_g      
 CLMA_70_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
 clock pessimism                                        -0.414       2.808                          
 clock uncertainty                                       0.000       2.808                          

 Hold time                                              -0.003       2.805                          

 Data required time                                                  2.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.805                          
 Data arrival time                                                  -3.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.828
  Launch Clock Delay      :  5.937
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.458       5.937         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.206       6.143 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.442       7.585         frame_read_write_m0/write_fifo_aclr
 DRM_62_104/RSTA[0]                                                        f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.585         Logic Levels: 0  
                                                                                   Logic: 0.206ns(12.500%), Route: 1.442ns(87.500%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.317      12.828         cmos_pclk_g      
 DRM_62_104/CLKA[0]                                                        r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      12.828                          
 clock uncertainty                                      -0.050      12.778                          

 Setup time                                             -0.006      12.772                          

 Data required time                                                 12.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.772                          
 Data arrival time                                                  -7.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.187                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.786
  Launch Clock Delay      :  5.960
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.481       5.960         ntclkbufg_1      
 CLMA_78_72/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_78_72/Q2                     tco                   0.209       6.169 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.733       6.902         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [6]
 CLMS_78_57/M3                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                   6.902         Logic Levels: 0  
                                                                                   Logic: 0.209ns(22.187%), Route: 0.733ns(77.813%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.275      12.786         cmos_pclk_g      
 CLMS_78_57/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      12.786                          
 clock uncertainty                                      -0.050      12.736                          

 Setup time                                             -0.027      12.709                          

 Data required time                                                 12.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.709                          
 Data arrival time                                                  -6.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.807                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.773
  Launch Clock Delay      :  5.937
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.458       5.937         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.209       6.146 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.716       6.862         frame_read_write_m0/write_fifo_aclr
 DRM_62_40/RSTA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.862         Logic Levels: 0  
                                                                                   Logic: 0.209ns(22.595%), Route: 0.716ns(77.405%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.262      12.773         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      12.773                          
 clock uncertainty                                      -0.050      12.723                          

 Setup time                                             -0.013      12.710                          

 Data required time                                                 12.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.710                          
 Data arrival time                                                  -6.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.848                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.970  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.199
  Launch Clock Delay      :  5.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.274       5.169         ntclkbufg_1      
 CLMA_70_73/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/CLK

 CLMA_70_73/Q1                     tco                   0.198       5.367 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139       5.506         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [1]
 CLMA_70_72/M3                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/D

 Data arrival time                                                   5.506         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.470       3.199         cmos_pclk_g      
 CLMA_70_72/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000       3.199                          
 clock uncertainty                                       0.050       3.249                          

 Hold time                                              -0.003       3.246                          

 Data required time                                                  3.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.246                          
 Data arrival time                                                  -5.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.260                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.970  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.199
  Launch Clock Delay      :  5.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.274       5.169         ntclkbufg_1      
 CLMA_70_73/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_70_73/Q2                     tco                   0.198       5.367 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140       5.507         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [2]
 CLMA_70_72/M2                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                   5.507         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.470       3.199         cmos_pclk_g      
 CLMA_70_72/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000       3.199                          
 clock uncertainty                                       0.050       3.249                          

 Hold time                                              -0.003       3.246                          

 Data required time                                                  3.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.246                          
 Data arrival time                                                  -5.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.261                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.970  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.199
  Launch Clock Delay      :  5.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.274       5.169         ntclkbufg_1      
 CLMA_70_73/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_70_73/Q0                     tco                   0.198       5.367 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.142       5.509         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [0]
 CLMA_70_72/M0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/D

 Data arrival time                                                   5.509         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.470       3.199         cmos_pclk_g      
 CLMA_70_72/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000       3.199                          
 clock uncertainty                                       0.050       3.249                          

 Hold time                                              -0.003       3.246                          

 Data required time                                                  3.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.246                          
 Data arrival time                                                  -5.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.263                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single1_inst/feature_inst/b1[7]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single1_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.982
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.507       5.982         video_clk        
 CLMA_90_228/CLK                                                           r       ISP/judge_single1_inst/feature_inst/b1[7]/opit_0_inv_A2Q21/CLK

 CLMA_90_228/Q3                    tco                   0.206       6.188 f       ISP/judge_single1_inst/feature_inst/b1[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        4.209      10.397         ISP/judge_single1_inst/feature_inst/b1 [7]
 APM_110_36/P[19]                  td                    2.044      12.441 f       ISP/judge_single1_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        3.150      15.591         ISP/judge_single1_inst/feature_inst/_N51
 CLMA_114_240/Y2                   td                    0.308      15.899 r       ISP/judge_single1_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        0.615      16.514         ISP/judge_single1_inst/feature_inst/N24 [19]
                                                         0.267      16.781 r       ISP/judge_single1_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      16.781         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub23.co [2]
 CLMA_126_252/COUT                 td                    0.083      16.864 r       ISP/judge_single1_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.864         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub23.co [4]
                                                         0.055      16.919 f       ISP/judge_single1_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      16.919         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub23.co [6]
 CLMA_126_256/Y3                   td                    0.305      17.224 r       ISP/judge_single1_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Y1
                                   net (fanout=1)        0.714      17.938         ISP/judge_single1_inst/feature_inst/_N615
 CLMA_114_240/Y3                   td                    0.135      18.073 r       ISP/judge_single1_inst/feature_inst/N34_sel23[7]/gateop_perm/Z
                                   net (fanout=3)        0.754      18.827         ISP/judge_single1_inst/feature_inst/_N639
                                                         0.267      19.094 r       ISP/judge_single1_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      19.094         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt22.co [10]
 CLMS_126_257/COUT                 td                    0.083      19.177 f       ISP/judge_single1_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.177         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt22.co [14]
                                                         0.057      19.234 f       ISP/judge_single1_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      19.234         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt22.co [18]
 CLMS_126_261/Y3                   td                    0.272      19.506 r       ISP/judge_single1_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.500      20.006         _N86             
                                                         0.307      20.313 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      20.313         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [1]
 CLMA_118_249/COUT                 td                    0.083      20.396 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.396         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [3]
                                                         0.055      20.451 f       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      20.451         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [5]
 CLMA_118_253/COUT                 td                    0.083      20.534 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.534         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [7]
                                                         0.055      20.589 f       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      20.589         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [9]
 CLMA_118_257/COUT                 td                    0.083      20.672 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.672         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [11]
                                                         0.055      20.727 f       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      20.727         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [13]
 CLMA_118_261/COUT                 td                    0.083      20.810 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.810         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [15]
                                                         0.055      20.865 f       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      20.865         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [17]
 CLMA_118_265/COUT                 td                    0.083      20.948 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.948         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [19]
 CLMA_118_269/Y1                   td                    0.318      21.266 f       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.005      22.271         ISP/judge_single1_inst/feature_inst/_N701
 CLMA_118_276/Y3                   td                    0.408      22.679 r       ISP/judge_single1_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.625      23.304         _N85             
                                                         0.307      23.611 r       ISP/judge_single1_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      23.611         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub21.co [1]
 CLMA_118_244/COUT                 td                    0.083      23.694 r       ISP/judge_single1_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.694         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub21.co [3]
                                                         0.055      23.749 f       ISP/judge_single1_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      23.749         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub21.co [5]
 CLMA_118_248/Y3                   td                    0.305      24.054 r       ISP/judge_single1_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        1.070      25.124         ISP/judge_single1_inst/feature_inst/_N736
 CLMA_114_268/COUT                 td                    0.342      25.466 r       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.466         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt20.co [6]
                                                         0.055      25.521 f       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_4/gateop_A2/Cout
                                                         0.000      25.521         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt20.co [10]
 CLMA_114_272/COUT                 td                    0.083      25.604 r       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.604         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt20.co [14]
                                                         0.055      25.659 f       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      25.659         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt20.co [18]
 CLMA_114_276/Y3                   td                    0.272      25.931 r       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.858      26.789         _N84             
                                                         0.351      27.140 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      27.140         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [5]
 CLMA_114_248/COUT                 td                    0.083      27.223 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.223         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [7]
                                                         0.055      27.278 f       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      27.278         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [9]
 CLMA_114_252/COUT                 td                    0.083      27.361 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.361         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [11]
                                                         0.055      27.416 f       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      27.416         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [13]
 CLMA_114_256/COUT                 td                    0.083      27.499 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.499         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [15]
                                                         0.055      27.554 f       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_16/gateop_A2/Cout
                                                         0.000      27.554         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [17]
 CLMA_114_260/COUT                 td                    0.083      27.637 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.637         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [19]
                                                         0.055      27.692 f       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_20/gateop_A2/Cout
                                                         0.000      27.692         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [21]
 CLMA_114_264/Y2                   td                    0.158      27.850 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_22/gateop_A2/Y0
                                   net (fanout=3)        0.955      28.805         ISP/judge_single1_inst/feature_inst/_N800
 CLMS_114_261/Y3                   td                    0.324      29.129 r       ISP/judge_single1_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.695      29.824         _N83             
                                                         0.307      30.131 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      30.131         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [1]
 CLMA_106_244/COUT                 td                    0.083      30.214 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.214         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [3]
                                                         0.055      30.269 f       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      30.269         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [5]
 CLMA_106_248/COUT                 td                    0.083      30.352 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.352         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [7]
                                                         0.055      30.407 f       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      30.407         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [9]
 CLMA_106_252/COUT                 td                    0.083      30.490 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.490         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [11]
                                                         0.055      30.545 f       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      30.545         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [13]
 CLMA_106_256/COUT                 td                    0.083      30.628 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.628         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [15]
                                                         0.055      30.683 f       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      30.683         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [17]
 CLMA_106_260/COUT                 td                    0.083      30.766 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.766         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [19]
                                                         0.055      30.821 f       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_20/gateop_A2/Cout
                                                         0.000      30.821         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [21]
 CLMA_106_264/Y3                   td                    0.315      31.136 f       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        0.955      32.091         ISP/judge_single1_inst/feature_inst/_N850
 CLMA_102_260/Y3                   td                    0.405      32.496 r       ISP/judge_single1_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.610      33.106         _N82             
                                                         0.307      33.413 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      33.413         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [1]
 CLMA_106_249/COUT                 td                    0.083      33.496 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.496         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [3]
                                                         0.055      33.551 f       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      33.551         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [5]
 CLMA_106_253/COUT                 td                    0.083      33.634 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.634         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [7]
                                                         0.055      33.689 f       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      33.689         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [9]
 CLMA_106_257/COUT                 td                    0.083      33.772 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.772         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [11]
                                                         0.055      33.827 f       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Cout
                                                         0.000      33.827         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [13]
 CLMA_106_261/COUT                 td                    0.083      33.910 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.910         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [15]
                                                         0.055      33.965 f       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_16/gateop_A2/Cout
                                                         0.000      33.965         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [17]
 CLMA_106_265/COUT                 td                    0.083      34.048 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.048         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [19]
 CLMA_106_269/Y1                   td                    0.318      34.366 f       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.333      35.699         ISP/judge_single1_inst/feature_inst/_N897
 CLMA_98_264/Y3                    td                    0.408      36.107 r       ISP/judge_single1_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.610      36.717         _N81             
                                                         0.307      37.024 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      37.024         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [1]
 CLMS_102_249/COUT                 td                    0.083      37.107 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.107         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [3]
                                                         0.057      37.164 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      37.164         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [5]
 CLMS_102_253/COUT                 td                    0.083      37.247 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.247         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [7]
                                                         0.057      37.304 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      37.304         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [9]
 CLMS_102_257/COUT                 td                    0.083      37.387 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.387         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [11]
                                                         0.057      37.444 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      37.444         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [13]
 CLMS_102_261/COUT                 td                    0.083      37.527 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.527         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [15]
                                                         0.057      37.584 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Cout
                                                         0.000      37.584         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [17]
 CLMS_102_265/COUT                 td                    0.083      37.667 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.667         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [19]
 CLMS_102_269/Y1                   td                    0.318      37.985 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.548      39.533         ISP/judge_single1_inst/feature_inst/_N946
 CLMA_102_272/Y3                   td                    0.408      39.941 r       ISP/judge_single1_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.607      40.548         _N80             
                                                         0.307      40.855 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_0/gateop_A2/Cout
                                                         0.000      40.855         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [1]
 CLMA_94_252/COUT                  td                    0.083      40.938 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.938         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [3]
                                                         0.055      40.993 f       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      40.993         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [5]
 CLMA_94_256/COUT                  td                    0.083      41.076 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.076         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [7]
                                                         0.055      41.131 f       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      41.131         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [9]
 CLMA_94_260/Y3                    td                    0.315      41.446 f       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.286      42.732         ISP/judge_single1_inst/feature_inst/_N985
                                                         0.307      43.039 r       ISP/judge_single1_inst/feature_inst/N34_lt15.lt_4/gateop_A2/Cout
                                                         0.000      43.039         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt15.co [10]
 CLMA_90_265/COUT                  td                    0.083      43.122 r       ISP/judge_single1_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.122         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt15.co [14]
                                                         0.055      43.177 f       ISP/judge_single1_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      43.177         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt15.co [18]
 CLMA_90_269/Y3                    td                    0.272      43.449 r       ISP/judge_single1_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.463      43.912         _N79             
                                                         0.307      44.219 r       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      44.219         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub15.co [1]
 CLMS_86_261/COUT                  td                    0.083      44.302 f       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.302         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub15.co [3]
                                                         0.057      44.359 f       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      44.359         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub15.co [5]
 CLMS_86_265/COUT                  td                    0.083      44.442 f       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.442         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub15.co [7]
 CLMS_86_269/Y1                    td                    0.318      44.760 f       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.554      46.314         ISP/judge_single1_inst/feature_inst/_N1032
                                                         0.351      46.665 r       ISP/judge_single1_inst/feature_inst/N34_lt14.lt_4/gateop_A2/Cout
                                                         0.000      46.665         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt14.co [10]
 CLMA_90_277/COUT                  td                    0.083      46.748 r       ISP/judge_single1_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.748         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt14.co [14]
                                                         0.055      46.803 f       ISP/judge_single1_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      46.803         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt14.co [18]
 CLMA_90_281/Y3                    td                    0.272      47.075 r       ISP/judge_single1_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.119      48.194         _N78             
                                                         0.307      48.501 r       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      48.501         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [1]
 CLMA_78_260/COUT                  td                    0.083      48.584 r       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.584         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [3]
                                                         0.055      48.639 f       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      48.639         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [5]
 CLMA_78_264/COUT                  td                    0.083      48.722 r       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.722         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [7]
                                                         0.055      48.777 f       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      48.777         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [9]
 CLMA_78_268/COUT                  td                    0.083      48.860 r       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.860         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [11]
 CLMA_78_272/Y0                    td                    0.173      49.033 f       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        1.606      50.639         ISP/judge_single1_inst/feature_inst/_N1084
 CLMS_78_277/COUT                  td                    0.262      50.901 r       ISP/judge_single1_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.901         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt13.co [14]
                                                         0.057      50.958 f       ISP/judge_single1_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      50.958         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt13.co [18]
 CLMS_78_281/Y3                    td                    0.264      51.222 f       ISP/judge_single1_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.810      52.032         _N77             
                                                         0.307      52.339 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_0/gateop_A2/Cout
                                                         0.000      52.339         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [1]
 CLMA_90_264/COUT                  td                    0.083      52.422 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.422         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [3]
                                                         0.055      52.477 f       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      52.477         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [5]
 CLMA_90_268/COUT                  td                    0.083      52.560 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.560         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [7]
                                                         0.055      52.615 f       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      52.615         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [9]
 CLMA_90_272/Y3                    td                    0.305      52.920 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.041      53.961         ISP/judge_single1_inst/feature_inst/_N1132
                                                         0.307      54.268 r       ISP/judge_single1_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      54.268         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt12.co [10]
 CLMA_82_261/COUT                  td                    0.083      54.351 r       ISP/judge_single1_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.351         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt12.co [14]
                                                         0.055      54.406 f       ISP/judge_single1_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      54.406         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt12.co [18]
 CLMA_82_265/Y3                    td                    0.272      54.678 r       ISP/judge_single1_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.234      55.912         _N76             
 CLMA_82_268/COUT                  td                    0.342      56.254 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.254         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [7]
                                                         0.055      56.309 f       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      56.309         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [9]
 CLMA_82_272/COUT                  td                    0.083      56.392 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.392         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [11]
                                                         0.055      56.447 f       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      56.447         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [13]
 CLMA_82_276/COUT                  td                    0.083      56.530 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.530         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [15]
                                                         0.055      56.585 f       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      56.585         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [17]
 CLMA_82_280/Y2                    td                    0.173      56.758 f       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.481      58.239         ISP/judge_single1_inst/feature_inst/_N1188
                                                         0.225      58.464 r       ISP/judge_single1_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      58.464         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt11.co [18]
 CLMS_78_269/Y3                    td                    0.272      58.736 r       ISP/judge_single1_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.690      59.426         _N75             
                                                         0.307      59.733 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_0/gateop_A2/Cout
                                                         0.000      59.733         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [1]
 CLMA_82_269/COUT                  td                    0.083      59.816 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.816         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [3]
                                                         0.055      59.871 f       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_4/gateop_A2/Cout
                                                         0.000      59.871         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [5]
 CLMA_82_273/COUT                  td                    0.083      59.954 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.954         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [7]
                                                         0.055      60.009 f       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      60.009         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [9]
 CLMA_82_277/Y2                    td                    0.173      60.182 f       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        3.083      63.265         ISP/judge_single1_inst/feature_inst/_N1229
                                                         0.225      63.490 r       ISP/judge_single1_inst/feature_inst/N34_lt10.lt_4/gateop_A2/Cout
                                                         0.000      63.490         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt10.co [10]
 CLMS_78_289/COUT                  td                    0.083      63.573 f       ISP/judge_single1_inst/feature_inst/N34_lt10.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.573         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt10.co [14]
                                                         0.057      63.630 f       ISP/judge_single1_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      63.630         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt10.co [18]
 CLMS_78_293/Y3                    td                    0.272      63.902 r       ISP/judge_single1_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.658      64.560         _N74             
 CLMA_70_268/Y1                    td                    0.272      64.832 f       ISP/judge_single1_inst/feature_inst/N34_sub10.fsub_0/gateop_A2/Y1
                                   net (fanout=3)        3.889      68.721         ISP/judge_single1_inst/feature_inst/_N1269
                                                         0.351      69.072 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_0/gateop_A2/Cout
                                                         0.000      69.072         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [2]
 CLMA_70_293/COUT                  td                    0.083      69.155 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      69.155         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [6]
                                                         0.055      69.210 f       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_4/gateop_A2/Cout
                                                         0.000      69.210         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [10]
 CLMA_70_297/COUT                  td                    0.083      69.293 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      69.293         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [14]
                                                         0.055      69.348 f       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      69.348         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [18]
 CLMA_70_301/Y3                    td                    0.272      69.620 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.634      70.254         _N73             
                                                         0.307      70.561 r       ISP/judge_single1_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      70.561         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub9.co [1]
 CLMA_66_268/COUT                  td                    0.083      70.644 r       ISP/judge_single1_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.644         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub9.co [3]
                                                         0.055      70.699 f       ISP/judge_single1_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      70.699         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub9.co [5]
 CLMA_66_272/COUT                  td                    0.083      70.782 r       ISP/judge_single1_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.782         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub9.co [7]
 CLMA_66_276/Y0                    td                    0.173      70.955 f       ISP/judge_single1_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Y0
                                   net (fanout=3)        3.255      74.210         ISP/judge_single1_inst/feature_inst/_N1325
                                                         0.267      74.477 r       ISP/judge_single1_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      74.477         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt8.co [10]
 CLMS_66_297/COUT                  td                    0.083      74.560 f       ISP/judge_single1_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.560         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt8.co [14]
                                                         0.057      74.617 f       ISP/judge_single1_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      74.617         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt8.co [18]
 CLMS_66_301/Y3                    td                    0.272      74.889 r       ISP/judge_single1_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.876      75.765         _N72             
                                                         0.307      76.072 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      76.072         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [1]
 CLMS_66_269/COUT                  td                    0.083      76.155 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.155         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [3]
                                                         0.057      76.212 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      76.212         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [5]
 CLMS_66_273/COUT                  td                    0.083      76.295 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.295         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [7]
                                                         0.057      76.352 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      76.352         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [9]
 CLMS_66_277/COUT                  td                    0.083      76.435 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.435         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [11]
                                                         0.057      76.492 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      76.492         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [13]
 CLMS_66_281/COUT                  td                    0.083      76.575 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.575         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [15]
                                                         0.057      76.632 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      76.632         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [17]
 CLMS_66_285/Y2                    td                    0.173      76.805 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.439      78.244         ISP/judge_single1_inst/feature_inst/_N1384
                                                         0.225      78.469 r       ISP/judge_single1_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      78.469         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt7.co [18]
 CLMA_50_281/Y3                    td                    0.272      78.741 r       ISP/judge_single1_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.603      79.344         _N71             
                                                         0.307      79.651 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_0/gateop_A2/Cout
                                                         0.000      79.651         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [1]
 CLMA_58_264/COUT                  td                    0.083      79.734 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.734         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [3]
                                                         0.055      79.789 f       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      79.789         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [5]
 CLMA_58_268/COUT                  td                    0.083      79.872 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.872         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [7]
                                                         0.055      79.927 f       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      79.927         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [9]
 CLMA_58_272/COUT                  td                    0.083      80.010 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.010         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [11]
                                                         0.055      80.065 f       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      80.065         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [13]
 CLMA_58_276/COUT                  td                    0.083      80.148 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.148         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [15]
                                                         0.055      80.203 f       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      80.203         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [17]
 CLMA_58_280/COUT                  td                    0.083      80.286 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.286         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [19]
 CLMA_58_284/Y1                    td                    0.305      80.591 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.011      81.602         ISP/judge_single1_inst/feature_inst/_N1436
 CLMA_66_264/Y3                    td                    0.408      82.010 r       ISP/judge_single1_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.544      82.554         _N70             
                                                         0.307      82.861 r       ISP/judge_single1_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000      82.861         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub6.co [1]
 CLMA_58_269/Y2                    td                    0.173      83.034 f       ISP/judge_single1_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Y0
                                   net (fanout=3)        1.509      84.543         ISP/judge_single1_inst/feature_inst/_N1466
                                                         0.225      84.768 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_0/gateop_A2/Cout
                                                         0.000      84.768         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [2]
 CLMA_58_293/COUT                  td                    0.083      84.851 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.851         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [6]
                                                         0.055      84.906 f       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_4/gateop_A2/Cout
                                                         0.000      84.906         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [10]
 CLMA_58_297/COUT                  td                    0.083      84.989 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.989         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [14]
                                                         0.055      85.044 f       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000      85.044         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [18]
 CLMA_58_301/Y3                    td                    0.272      85.316 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.727      86.043         _N69             
                                                         0.307      86.350 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000      86.350         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [1]
 CLMA_50_272/COUT                  td                    0.083      86.433 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.433         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [3]
                                                         0.055      86.488 f       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000      86.488         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [5]
 CLMA_50_276/COUT                  td                    0.083      86.571 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.571         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [7]
                                                         0.055      86.626 f       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000      86.626         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [9]
 CLMA_50_280/COUT                  td                    0.083      86.709 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.709         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [11]
 CLMA_50_284/Y1                    td                    0.318      87.027 f       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.995      89.022         ISP/judge_single1_inst/feature_inst/_N1526
 CLMA_66_296/COUT                  td                    0.345      89.367 r       ISP/judge_single1_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.367         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt4.co [14]
                                                         0.055      89.422 f       ISP/judge_single1_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000      89.422         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt4.co [18]
 CLMA_66_300/Y3                    td                    0.272      89.694 r       ISP/judge_single1_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.208      90.902         _N68             
 CLMS_54_273/COUT                  td                    0.345      91.247 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.247         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [3]
                                                         0.057      91.304 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000      91.304         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [5]
 CLMS_54_277/COUT                  td                    0.083      91.387 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.387         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [7]
                                                         0.057      91.444 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Cout
                                                         0.000      91.444         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [9]
 CLMS_54_281/COUT                  td                    0.083      91.527 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.527         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [11]
                                                         0.057      91.584 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Cout
                                                         0.000      91.584         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [13]
 CLMS_54_285/COUT                  td                    0.083      91.667 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.667         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [15]
                                                         0.057      91.724 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_16/gateop_A2/Cout
                                                         0.000      91.724         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [17]
 CLMS_54_289/Y2                    td                    0.173      91.897 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_18/gateop_A2/Y0
                                   net (fanout=5)        1.719      93.616         ISP/judge_single1_inst/feature_inst/_N1580
                                                         0.225      93.841 r       ISP/judge_single1_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000      93.841         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt3.co [18]
 CLMS_54_305/Y3                    td                    0.272      94.113 r       ISP/judge_single1_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       1.231      95.344         _N67             
 CLMS_46_277/Y1                    td                    0.302      95.646 r       ISP/judge_single1_inst/feature_inst/N34_sel3[6]/gateop_perm/Z
                                   net (fanout=3)        1.605      97.251         ISP/judge_single1_inst/feature_inst/_N1618
 CLMS_46_285/COUT                  td                    0.342      97.593 r       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.593         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt2.co [6]
                                                         0.057      97.650 f       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000      97.650         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt2.co [10]
 CLMS_46_289/COUT                  td                    0.083      97.733 f       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.733         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt2.co [14]
                                                         0.057      97.790 f       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000      97.790         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt2.co [18]
 CLMS_46_293/Y3                    td                    0.272      98.062 r       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       0.621      98.683         _N66             
 CLMA_42_272/Y1                    td                    0.307      98.990 r       ISP/judge_single1_inst/feature_inst/N34_sel2[4]/gateop_perm/Z
                                   net (fanout=4)        0.987      99.977         ISP/judge_single1_inst/feature_inst/_N1665
 CLMA_42_280/COUT                  td                    0.345     100.322 r       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.322         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt1.co [6]
                                                         0.055     100.377 f       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_4/gateop_A2/Cout
                                                         0.000     100.377         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt1.co [10]
 CLMA_42_284/COUT                  td                    0.083     100.460 r       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.460         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt1.co [14]
                                                         0.055     100.515 f       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_8/gateop_A2/Cout
                                                         0.000     100.515         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt1.co [18]
 CLMA_42_288/Y3                    td                    0.272     100.787 r       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.937     101.724         _N65             
 CLMA_38_272/Y1                    td                    0.167     101.891 r       ISP/judge_single1_inst/feature_inst/N34_sel1[5]/gateop_perm/Z
                                   net (fanout=1)        0.621     102.512         ISP/judge_single1_inst/feature_inst/_N1715
 CLMA_30_276/COUT                  td                    0.262     102.774 r       ISP/judge_single1_inst/feature_inst/N34_lt0.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.774         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt0.co [6]
                                                         0.055     102.829 f       ISP/judge_single1_inst/feature_inst/N34_lt0.lt_4/gateop_A2/Cout
                                                         0.000     102.829         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt0.co [10]
 CLMA_30_280/COUT                  td                    0.083     102.912 r       ISP/judge_single1_inst/feature_inst/N34_lt0.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.912         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt0.co [14]
                                                         0.055     102.967 f       ISP/judge_single1_inst/feature_inst/N34_lt0.lt_8/gateop_A2/Cout
                                                         0.000     102.967         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt0.co [18]
                                                                           f       ISP/judge_single1_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin

 Data arrival time                                                 102.967         Logic Levels: 126
                                                                                   Logic: 35.736ns(36.847%), Route: 61.249ns(63.153%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.296      20.572         video_clk        
 CLMA_30_284/CLK                                                           r       ISP/judge_single1_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.583      21.155                          
 clock uncertainty                                      -0.150      21.005                          

 Setup time                                             -0.250      20.755                          

 Data required time                                                 20.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.755                          
 Data arrival time                                                -102.967                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -82.212                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single1_inst/feature_inst/b1[7]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single1_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I11
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.982
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.507       5.982         video_clk        
 CLMA_90_228/CLK                                                           r       ISP/judge_single1_inst/feature_inst/b1[7]/opit_0_inv_A2Q21/CLK

 CLMA_90_228/Q3                    tco                   0.206       6.188 f       ISP/judge_single1_inst/feature_inst/b1[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        4.209      10.397         ISP/judge_single1_inst/feature_inst/b1 [7]
 APM_110_36/P[19]                  td                    2.044      12.441 f       ISP/judge_single1_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        3.150      15.591         ISP/judge_single1_inst/feature_inst/_N51
 CLMA_114_240/Y2                   td                    0.308      15.899 r       ISP/judge_single1_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        0.615      16.514         ISP/judge_single1_inst/feature_inst/N24 [19]
                                                         0.267      16.781 r       ISP/judge_single1_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      16.781         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub23.co [2]
 CLMA_126_252/COUT                 td                    0.083      16.864 r       ISP/judge_single1_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.864         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub23.co [4]
                                                         0.055      16.919 f       ISP/judge_single1_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      16.919         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub23.co [6]
 CLMA_126_256/Y3                   td                    0.305      17.224 r       ISP/judge_single1_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Y1
                                   net (fanout=1)        0.714      17.938         ISP/judge_single1_inst/feature_inst/_N615
 CLMA_114_240/Y3                   td                    0.135      18.073 r       ISP/judge_single1_inst/feature_inst/N34_sel23[7]/gateop_perm/Z
                                   net (fanout=3)        0.754      18.827         ISP/judge_single1_inst/feature_inst/_N639
                                                         0.267      19.094 r       ISP/judge_single1_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      19.094         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt22.co [10]
 CLMS_126_257/COUT                 td                    0.083      19.177 f       ISP/judge_single1_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.177         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt22.co [14]
                                                         0.057      19.234 f       ISP/judge_single1_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      19.234         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt22.co [18]
 CLMS_126_261/Y3                   td                    0.272      19.506 r       ISP/judge_single1_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.500      20.006         _N86             
                                                         0.307      20.313 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      20.313         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [1]
 CLMA_118_249/COUT                 td                    0.083      20.396 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.396         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [3]
                                                         0.055      20.451 f       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      20.451         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [5]
 CLMA_118_253/COUT                 td                    0.083      20.534 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.534         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [7]
                                                         0.055      20.589 f       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      20.589         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [9]
 CLMA_118_257/COUT                 td                    0.083      20.672 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.672         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [11]
                                                         0.055      20.727 f       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      20.727         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [13]
 CLMA_118_261/COUT                 td                    0.083      20.810 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.810         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [15]
                                                         0.055      20.865 f       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      20.865         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [17]
 CLMA_118_265/COUT                 td                    0.083      20.948 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.948         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [19]
 CLMA_118_269/Y1                   td                    0.318      21.266 f       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.005      22.271         ISP/judge_single1_inst/feature_inst/_N701
 CLMA_118_276/Y3                   td                    0.408      22.679 r       ISP/judge_single1_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.625      23.304         _N85             
                                                         0.307      23.611 r       ISP/judge_single1_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      23.611         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub21.co [1]
 CLMA_118_244/COUT                 td                    0.083      23.694 r       ISP/judge_single1_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.694         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub21.co [3]
                                                         0.055      23.749 f       ISP/judge_single1_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      23.749         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub21.co [5]
 CLMA_118_248/Y3                   td                    0.305      24.054 r       ISP/judge_single1_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        1.070      25.124         ISP/judge_single1_inst/feature_inst/_N736
 CLMA_114_268/COUT                 td                    0.342      25.466 r       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.466         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt20.co [6]
                                                         0.055      25.521 f       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_4/gateop_A2/Cout
                                                         0.000      25.521         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt20.co [10]
 CLMA_114_272/COUT                 td                    0.083      25.604 r       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.604         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt20.co [14]
                                                         0.055      25.659 f       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      25.659         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt20.co [18]
 CLMA_114_276/Y3                   td                    0.272      25.931 r       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.858      26.789         _N84             
                                                         0.351      27.140 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      27.140         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [5]
 CLMA_114_248/COUT                 td                    0.083      27.223 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.223         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [7]
                                                         0.055      27.278 f       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      27.278         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [9]
 CLMA_114_252/COUT                 td                    0.083      27.361 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.361         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [11]
                                                         0.055      27.416 f       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      27.416         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [13]
 CLMA_114_256/COUT                 td                    0.083      27.499 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.499         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [15]
                                                         0.055      27.554 f       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_16/gateop_A2/Cout
                                                         0.000      27.554         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [17]
 CLMA_114_260/COUT                 td                    0.083      27.637 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.637         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [19]
                                                         0.055      27.692 f       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_20/gateop_A2/Cout
                                                         0.000      27.692         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [21]
 CLMA_114_264/Y2                   td                    0.158      27.850 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_22/gateop_A2/Y0
                                   net (fanout=3)        0.955      28.805         ISP/judge_single1_inst/feature_inst/_N800
 CLMS_114_261/Y3                   td                    0.324      29.129 r       ISP/judge_single1_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.695      29.824         _N83             
                                                         0.307      30.131 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      30.131         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [1]
 CLMA_106_244/COUT                 td                    0.083      30.214 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.214         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [3]
                                                         0.055      30.269 f       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      30.269         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [5]
 CLMA_106_248/COUT                 td                    0.083      30.352 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.352         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [7]
                                                         0.055      30.407 f       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      30.407         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [9]
 CLMA_106_252/COUT                 td                    0.083      30.490 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.490         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [11]
                                                         0.055      30.545 f       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      30.545         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [13]
 CLMA_106_256/COUT                 td                    0.083      30.628 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.628         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [15]
                                                         0.055      30.683 f       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      30.683         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [17]
 CLMA_106_260/COUT                 td                    0.083      30.766 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.766         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [19]
                                                         0.055      30.821 f       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_20/gateop_A2/Cout
                                                         0.000      30.821         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [21]
 CLMA_106_264/Y3                   td                    0.315      31.136 f       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        0.955      32.091         ISP/judge_single1_inst/feature_inst/_N850
 CLMA_102_260/Y3                   td                    0.405      32.496 r       ISP/judge_single1_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.610      33.106         _N82             
                                                         0.307      33.413 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      33.413         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [1]
 CLMA_106_249/COUT                 td                    0.083      33.496 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.496         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [3]
                                                         0.055      33.551 f       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      33.551         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [5]
 CLMA_106_253/COUT                 td                    0.083      33.634 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.634         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [7]
                                                         0.055      33.689 f       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      33.689         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [9]
 CLMA_106_257/COUT                 td                    0.083      33.772 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.772         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [11]
                                                         0.055      33.827 f       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Cout
                                                         0.000      33.827         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [13]
 CLMA_106_261/COUT                 td                    0.083      33.910 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.910         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [15]
                                                         0.055      33.965 f       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_16/gateop_A2/Cout
                                                         0.000      33.965         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [17]
 CLMA_106_265/COUT                 td                    0.083      34.048 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.048         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [19]
 CLMA_106_269/Y1                   td                    0.318      34.366 f       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.333      35.699         ISP/judge_single1_inst/feature_inst/_N897
 CLMA_98_264/Y3                    td                    0.408      36.107 r       ISP/judge_single1_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.610      36.717         _N81             
                                                         0.307      37.024 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      37.024         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [1]
 CLMS_102_249/COUT                 td                    0.083      37.107 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.107         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [3]
                                                         0.057      37.164 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      37.164         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [5]
 CLMS_102_253/COUT                 td                    0.083      37.247 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.247         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [7]
                                                         0.057      37.304 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      37.304         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [9]
 CLMS_102_257/COUT                 td                    0.083      37.387 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.387         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [11]
                                                         0.057      37.444 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      37.444         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [13]
 CLMS_102_261/COUT                 td                    0.083      37.527 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.527         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [15]
                                                         0.057      37.584 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Cout
                                                         0.000      37.584         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [17]
 CLMS_102_265/COUT                 td                    0.083      37.667 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.667         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [19]
 CLMS_102_269/Y1                   td                    0.318      37.985 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.548      39.533         ISP/judge_single1_inst/feature_inst/_N946
 CLMA_102_272/Y3                   td                    0.408      39.941 r       ISP/judge_single1_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.607      40.548         _N80             
                                                         0.307      40.855 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_0/gateop_A2/Cout
                                                         0.000      40.855         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [1]
 CLMA_94_252/COUT                  td                    0.083      40.938 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.938         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [3]
                                                         0.055      40.993 f       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      40.993         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [5]
 CLMA_94_256/COUT                  td                    0.083      41.076 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.076         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [7]
                                                         0.055      41.131 f       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      41.131         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [9]
 CLMA_94_260/Y3                    td                    0.315      41.446 f       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.286      42.732         ISP/judge_single1_inst/feature_inst/_N985
                                                         0.307      43.039 r       ISP/judge_single1_inst/feature_inst/N34_lt15.lt_4/gateop_A2/Cout
                                                         0.000      43.039         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt15.co [10]
 CLMA_90_265/COUT                  td                    0.083      43.122 r       ISP/judge_single1_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.122         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt15.co [14]
                                                         0.055      43.177 f       ISP/judge_single1_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      43.177         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt15.co [18]
 CLMA_90_269/Y3                    td                    0.272      43.449 r       ISP/judge_single1_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.463      43.912         _N79             
                                                         0.307      44.219 r       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      44.219         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub15.co [1]
 CLMS_86_261/COUT                  td                    0.083      44.302 f       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.302         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub15.co [3]
                                                         0.057      44.359 f       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      44.359         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub15.co [5]
 CLMS_86_265/COUT                  td                    0.083      44.442 f       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.442         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub15.co [7]
 CLMS_86_269/Y1                    td                    0.318      44.760 f       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.554      46.314         ISP/judge_single1_inst/feature_inst/_N1032
                                                         0.351      46.665 r       ISP/judge_single1_inst/feature_inst/N34_lt14.lt_4/gateop_A2/Cout
                                                         0.000      46.665         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt14.co [10]
 CLMA_90_277/COUT                  td                    0.083      46.748 r       ISP/judge_single1_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.748         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt14.co [14]
                                                         0.055      46.803 f       ISP/judge_single1_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      46.803         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt14.co [18]
 CLMA_90_281/Y3                    td                    0.272      47.075 r       ISP/judge_single1_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.119      48.194         _N78             
                                                         0.307      48.501 r       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      48.501         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [1]
 CLMA_78_260/COUT                  td                    0.083      48.584 r       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.584         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [3]
                                                         0.055      48.639 f       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      48.639         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [5]
 CLMA_78_264/COUT                  td                    0.083      48.722 r       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.722         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [7]
                                                         0.055      48.777 f       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      48.777         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [9]
 CLMA_78_268/COUT                  td                    0.083      48.860 r       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.860         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [11]
 CLMA_78_272/Y0                    td                    0.173      49.033 f       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        1.606      50.639         ISP/judge_single1_inst/feature_inst/_N1084
 CLMS_78_277/COUT                  td                    0.262      50.901 r       ISP/judge_single1_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.901         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt13.co [14]
                                                         0.057      50.958 f       ISP/judge_single1_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      50.958         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt13.co [18]
 CLMS_78_281/Y3                    td                    0.264      51.222 f       ISP/judge_single1_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.810      52.032         _N77             
                                                         0.307      52.339 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_0/gateop_A2/Cout
                                                         0.000      52.339         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [1]
 CLMA_90_264/COUT                  td                    0.083      52.422 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.422         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [3]
                                                         0.055      52.477 f       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      52.477         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [5]
 CLMA_90_268/COUT                  td                    0.083      52.560 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.560         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [7]
                                                         0.055      52.615 f       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      52.615         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [9]
 CLMA_90_272/Y3                    td                    0.305      52.920 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.041      53.961         ISP/judge_single1_inst/feature_inst/_N1132
                                                         0.307      54.268 r       ISP/judge_single1_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      54.268         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt12.co [10]
 CLMA_82_261/COUT                  td                    0.083      54.351 r       ISP/judge_single1_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.351         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt12.co [14]
                                                         0.055      54.406 f       ISP/judge_single1_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      54.406         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt12.co [18]
 CLMA_82_265/Y3                    td                    0.272      54.678 r       ISP/judge_single1_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.234      55.912         _N76             
 CLMA_82_268/COUT                  td                    0.342      56.254 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.254         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [7]
                                                         0.055      56.309 f       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      56.309         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [9]
 CLMA_82_272/COUT                  td                    0.083      56.392 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.392         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [11]
                                                         0.055      56.447 f       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      56.447         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [13]
 CLMA_82_276/COUT                  td                    0.083      56.530 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.530         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [15]
                                                         0.055      56.585 f       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      56.585         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [17]
 CLMA_82_280/Y2                    td                    0.173      56.758 f       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.481      58.239         ISP/judge_single1_inst/feature_inst/_N1188
                                                         0.225      58.464 r       ISP/judge_single1_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      58.464         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt11.co [18]
 CLMS_78_269/Y3                    td                    0.272      58.736 r       ISP/judge_single1_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.690      59.426         _N75             
                                                         0.307      59.733 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_0/gateop_A2/Cout
                                                         0.000      59.733         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [1]
 CLMA_82_269/COUT                  td                    0.083      59.816 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.816         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [3]
                                                         0.055      59.871 f       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_4/gateop_A2/Cout
                                                         0.000      59.871         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [5]
 CLMA_82_273/COUT                  td                    0.083      59.954 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.954         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [7]
                                                         0.055      60.009 f       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      60.009         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [9]
 CLMA_82_277/Y2                    td                    0.173      60.182 f       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        3.083      63.265         ISP/judge_single1_inst/feature_inst/_N1229
                                                         0.225      63.490 r       ISP/judge_single1_inst/feature_inst/N34_lt10.lt_4/gateop_A2/Cout
                                                         0.000      63.490         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt10.co [10]
 CLMS_78_289/COUT                  td                    0.083      63.573 f       ISP/judge_single1_inst/feature_inst/N34_lt10.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.573         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt10.co [14]
                                                         0.057      63.630 f       ISP/judge_single1_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      63.630         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt10.co [18]
 CLMS_78_293/Y3                    td                    0.272      63.902 r       ISP/judge_single1_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.658      64.560         _N74             
 CLMA_70_268/Y1                    td                    0.272      64.832 f       ISP/judge_single1_inst/feature_inst/N34_sub10.fsub_0/gateop_A2/Y1
                                   net (fanout=3)        3.889      68.721         ISP/judge_single1_inst/feature_inst/_N1269
                                                         0.351      69.072 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_0/gateop_A2/Cout
                                                         0.000      69.072         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [2]
 CLMA_70_293/COUT                  td                    0.083      69.155 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      69.155         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [6]
                                                         0.055      69.210 f       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_4/gateop_A2/Cout
                                                         0.000      69.210         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [10]
 CLMA_70_297/COUT                  td                    0.083      69.293 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      69.293         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [14]
                                                         0.055      69.348 f       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      69.348         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [18]
 CLMA_70_301/Y3                    td                    0.272      69.620 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.634      70.254         _N73             
                                                         0.307      70.561 r       ISP/judge_single1_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      70.561         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub9.co [1]
 CLMA_66_268/COUT                  td                    0.083      70.644 r       ISP/judge_single1_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.644         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub9.co [3]
                                                         0.055      70.699 f       ISP/judge_single1_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      70.699         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub9.co [5]
 CLMA_66_272/COUT                  td                    0.083      70.782 r       ISP/judge_single1_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.782         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub9.co [7]
 CLMA_66_276/Y0                    td                    0.173      70.955 f       ISP/judge_single1_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Y0
                                   net (fanout=3)        3.255      74.210         ISP/judge_single1_inst/feature_inst/_N1325
                                                         0.267      74.477 r       ISP/judge_single1_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      74.477         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt8.co [10]
 CLMS_66_297/COUT                  td                    0.083      74.560 f       ISP/judge_single1_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.560         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt8.co [14]
                                                         0.057      74.617 f       ISP/judge_single1_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      74.617         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt8.co [18]
 CLMS_66_301/Y3                    td                    0.272      74.889 r       ISP/judge_single1_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.876      75.765         _N72             
                                                         0.307      76.072 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      76.072         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [1]
 CLMS_66_269/COUT                  td                    0.083      76.155 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.155         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [3]
                                                         0.057      76.212 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      76.212         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [5]
 CLMS_66_273/COUT                  td                    0.083      76.295 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.295         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [7]
                                                         0.057      76.352 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      76.352         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [9]
 CLMS_66_277/COUT                  td                    0.083      76.435 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.435         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [11]
                                                         0.057      76.492 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      76.492         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [13]
 CLMS_66_281/COUT                  td                    0.083      76.575 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.575         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [15]
                                                         0.057      76.632 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      76.632         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [17]
 CLMS_66_285/Y2                    td                    0.173      76.805 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.439      78.244         ISP/judge_single1_inst/feature_inst/_N1384
                                                         0.225      78.469 r       ISP/judge_single1_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      78.469         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt7.co [18]
 CLMA_50_281/Y3                    td                    0.272      78.741 r       ISP/judge_single1_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.603      79.344         _N71             
                                                         0.307      79.651 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_0/gateop_A2/Cout
                                                         0.000      79.651         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [1]
 CLMA_58_264/COUT                  td                    0.083      79.734 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.734         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [3]
                                                         0.055      79.789 f       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      79.789         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [5]
 CLMA_58_268/COUT                  td                    0.083      79.872 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.872         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [7]
                                                         0.055      79.927 f       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      79.927         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [9]
 CLMA_58_272/COUT                  td                    0.083      80.010 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.010         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [11]
                                                         0.055      80.065 f       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      80.065         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [13]
 CLMA_58_276/COUT                  td                    0.083      80.148 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.148         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [15]
                                                         0.055      80.203 f       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      80.203         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [17]
 CLMA_58_280/COUT                  td                    0.083      80.286 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.286         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [19]
 CLMA_58_284/Y1                    td                    0.305      80.591 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.011      81.602         ISP/judge_single1_inst/feature_inst/_N1436
 CLMA_66_264/Y3                    td                    0.408      82.010 r       ISP/judge_single1_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.544      82.554         _N70             
                                                         0.307      82.861 r       ISP/judge_single1_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000      82.861         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub6.co [1]
 CLMA_58_269/Y2                    td                    0.173      83.034 f       ISP/judge_single1_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Y0
                                   net (fanout=3)        1.509      84.543         ISP/judge_single1_inst/feature_inst/_N1466
                                                         0.225      84.768 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_0/gateop_A2/Cout
                                                         0.000      84.768         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [2]
 CLMA_58_293/COUT                  td                    0.083      84.851 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.851         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [6]
                                                         0.055      84.906 f       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_4/gateop_A2/Cout
                                                         0.000      84.906         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [10]
 CLMA_58_297/COUT                  td                    0.083      84.989 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.989         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [14]
                                                         0.055      85.044 f       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000      85.044         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [18]
 CLMA_58_301/Y3                    td                    0.272      85.316 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.727      86.043         _N69             
                                                         0.307      86.350 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000      86.350         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [1]
 CLMA_50_272/COUT                  td                    0.083      86.433 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.433         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [3]
                                                         0.055      86.488 f       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000      86.488         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [5]
 CLMA_50_276/COUT                  td                    0.083      86.571 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.571         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [7]
                                                         0.055      86.626 f       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000      86.626         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [9]
 CLMA_50_280/COUT                  td                    0.083      86.709 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.709         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [11]
 CLMA_50_284/Y1                    td                    0.318      87.027 f       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.995      89.022         ISP/judge_single1_inst/feature_inst/_N1526
 CLMA_66_296/COUT                  td                    0.345      89.367 r       ISP/judge_single1_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.367         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt4.co [14]
                                                         0.055      89.422 f       ISP/judge_single1_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000      89.422         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt4.co [18]
 CLMA_66_300/Y3                    td                    0.272      89.694 r       ISP/judge_single1_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.208      90.902         _N68             
 CLMS_54_273/COUT                  td                    0.345      91.247 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.247         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [3]
                                                         0.057      91.304 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000      91.304         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [5]
 CLMS_54_277/COUT                  td                    0.083      91.387 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.387         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [7]
                                                         0.057      91.444 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Cout
                                                         0.000      91.444         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [9]
 CLMS_54_281/COUT                  td                    0.083      91.527 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.527         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [11]
                                                         0.057      91.584 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Cout
                                                         0.000      91.584         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [13]
 CLMS_54_285/COUT                  td                    0.083      91.667 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.667         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [15]
                                                         0.057      91.724 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_16/gateop_A2/Cout
                                                         0.000      91.724         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [17]
 CLMS_54_289/Y2                    td                    0.173      91.897 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_18/gateop_A2/Y0
                                   net (fanout=5)        1.719      93.616         ISP/judge_single1_inst/feature_inst/_N1580
                                                         0.225      93.841 r       ISP/judge_single1_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000      93.841         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt3.co [18]
 CLMS_54_305/Y3                    td                    0.272      94.113 r       ISP/judge_single1_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       1.231      95.344         _N67             
 CLMS_46_277/Y1                    td                    0.302      95.646 r       ISP/judge_single1_inst/feature_inst/N34_sel3[6]/gateop_perm/Z
                                   net (fanout=3)        1.605      97.251         ISP/judge_single1_inst/feature_inst/_N1618
 CLMS_46_285/COUT                  td                    0.342      97.593 r       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.593         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt2.co [6]
                                                         0.057      97.650 f       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000      97.650         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt2.co [10]
 CLMS_46_289/COUT                  td                    0.083      97.733 f       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.733         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt2.co [14]
                                                         0.057      97.790 f       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000      97.790         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt2.co [18]
 CLMS_46_293/Y3                    td                    0.272      98.062 r       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       0.621      98.683         _N66             
 CLMA_42_272/Y1                    td                    0.307      98.990 r       ISP/judge_single1_inst/feature_inst/N34_sel2[4]/gateop_perm/Z
                                   net (fanout=4)        0.987      99.977         ISP/judge_single1_inst/feature_inst/_N1665
 CLMA_42_280/COUT                  td                    0.345     100.322 r       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.322         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt1.co [6]
                                                         0.055     100.377 f       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_4/gateop_A2/Cout
                                                         0.000     100.377         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt1.co [10]
 CLMA_42_284/COUT                  td                    0.083     100.460 r       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.460         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt1.co [14]
                                                         0.055     100.515 f       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_8/gateop_A2/Cout
                                                         0.000     100.515         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt1.co [18]
 CLMA_42_288/Y3                    td                    0.272     100.787 r       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.773     101.560         _N65             
 CLMA_30_292/Y0                    td                    0.310     101.870 r       ISP/judge_single1_inst/feature_inst/N34_sel1[21]/gateop_perm/Z
                                   net (fanout=1)        0.476     102.346         ISP/judge_single1_inst/feature_inst/_N1731
 CLMA_30_284/D1                                                            r       ISP/judge_single1_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I11

 Data arrival time                                                 102.346         Logic Levels: 124
                                                                                   Logic: 35.424ns(36.761%), Route: 60.940ns(63.239%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.296      20.572         video_clk        
 CLMA_30_284/CLK                                                           r       ISP/judge_single1_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.583      21.155                          
 clock uncertainty                                      -0.150      21.005                          

 Setup time                                             -0.241      20.764                          

 Data required time                                                 20.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.764                          
 Data arrival time                                                -102.346                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -81.582                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single1_inst/feature_inst/b1[7]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single1_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I13
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.982
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.507       5.982         video_clk        
 CLMA_90_228/CLK                                                           r       ISP/judge_single1_inst/feature_inst/b1[7]/opit_0_inv_A2Q21/CLK

 CLMA_90_228/Q3                    tco                   0.206       6.188 f       ISP/judge_single1_inst/feature_inst/b1[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        4.209      10.397         ISP/judge_single1_inst/feature_inst/b1 [7]
 APM_110_36/P[19]                  td                    2.044      12.441 f       ISP/judge_single1_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        3.150      15.591         ISP/judge_single1_inst/feature_inst/_N51
 CLMA_114_240/Y2                   td                    0.308      15.899 r       ISP/judge_single1_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        0.615      16.514         ISP/judge_single1_inst/feature_inst/N24 [19]
                                                         0.267      16.781 r       ISP/judge_single1_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      16.781         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub23.co [2]
 CLMA_126_252/COUT                 td                    0.083      16.864 r       ISP/judge_single1_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.864         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub23.co [4]
                                                         0.055      16.919 f       ISP/judge_single1_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      16.919         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub23.co [6]
 CLMA_126_256/Y3                   td                    0.305      17.224 r       ISP/judge_single1_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Y1
                                   net (fanout=1)        0.714      17.938         ISP/judge_single1_inst/feature_inst/_N615
 CLMA_114_240/Y3                   td                    0.135      18.073 r       ISP/judge_single1_inst/feature_inst/N34_sel23[7]/gateop_perm/Z
                                   net (fanout=3)        0.754      18.827         ISP/judge_single1_inst/feature_inst/_N639
                                                         0.267      19.094 r       ISP/judge_single1_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      19.094         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt22.co [10]
 CLMS_126_257/COUT                 td                    0.083      19.177 f       ISP/judge_single1_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.177         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt22.co [14]
                                                         0.057      19.234 f       ISP/judge_single1_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      19.234         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt22.co [18]
 CLMS_126_261/Y3                   td                    0.272      19.506 r       ISP/judge_single1_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.500      20.006         _N86             
                                                         0.307      20.313 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      20.313         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [1]
 CLMA_118_249/COUT                 td                    0.083      20.396 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.396         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [3]
                                                         0.055      20.451 f       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      20.451         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [5]
 CLMA_118_253/COUT                 td                    0.083      20.534 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.534         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [7]
                                                         0.055      20.589 f       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      20.589         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [9]
 CLMA_118_257/COUT                 td                    0.083      20.672 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.672         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [11]
                                                         0.055      20.727 f       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      20.727         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [13]
 CLMA_118_261/COUT                 td                    0.083      20.810 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.810         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [15]
                                                         0.055      20.865 f       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      20.865         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [17]
 CLMA_118_265/COUT                 td                    0.083      20.948 r       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.948         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub22.co [19]
 CLMA_118_269/Y1                   td                    0.318      21.266 f       ISP/judge_single1_inst/feature_inst/N34_sub22.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.005      22.271         ISP/judge_single1_inst/feature_inst/_N701
 CLMA_118_276/Y3                   td                    0.408      22.679 r       ISP/judge_single1_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.625      23.304         _N85             
                                                         0.307      23.611 r       ISP/judge_single1_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      23.611         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub21.co [1]
 CLMA_118_244/COUT                 td                    0.083      23.694 r       ISP/judge_single1_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.694         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub21.co [3]
                                                         0.055      23.749 f       ISP/judge_single1_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      23.749         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub21.co [5]
 CLMA_118_248/Y3                   td                    0.305      24.054 r       ISP/judge_single1_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        1.070      25.124         ISP/judge_single1_inst/feature_inst/_N736
 CLMA_114_268/COUT                 td                    0.342      25.466 r       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.466         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt20.co [6]
                                                         0.055      25.521 f       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_4/gateop_A2/Cout
                                                         0.000      25.521         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt20.co [10]
 CLMA_114_272/COUT                 td                    0.083      25.604 r       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.604         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt20.co [14]
                                                         0.055      25.659 f       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      25.659         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt20.co [18]
 CLMA_114_276/Y3                   td                    0.272      25.931 r       ISP/judge_single1_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.858      26.789         _N84             
                                                         0.351      27.140 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      27.140         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [5]
 CLMA_114_248/COUT                 td                    0.083      27.223 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.223         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [7]
                                                         0.055      27.278 f       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      27.278         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [9]
 CLMA_114_252/COUT                 td                    0.083      27.361 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.361         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [11]
                                                         0.055      27.416 f       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      27.416         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [13]
 CLMA_114_256/COUT                 td                    0.083      27.499 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.499         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [15]
                                                         0.055      27.554 f       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_16/gateop_A2/Cout
                                                         0.000      27.554         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [17]
 CLMA_114_260/COUT                 td                    0.083      27.637 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.637         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [19]
                                                         0.055      27.692 f       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_20/gateop_A2/Cout
                                                         0.000      27.692         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub20.co [21]
 CLMA_114_264/Y2                   td                    0.158      27.850 r       ISP/judge_single1_inst/feature_inst/N34_sub20.fsub_22/gateop_A2/Y0
                                   net (fanout=3)        0.955      28.805         ISP/judge_single1_inst/feature_inst/_N800
 CLMS_114_261/Y3                   td                    0.324      29.129 r       ISP/judge_single1_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.695      29.824         _N83             
                                                         0.307      30.131 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      30.131         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [1]
 CLMA_106_244/COUT                 td                    0.083      30.214 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.214         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [3]
                                                         0.055      30.269 f       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      30.269         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [5]
 CLMA_106_248/COUT                 td                    0.083      30.352 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.352         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [7]
                                                         0.055      30.407 f       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      30.407         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [9]
 CLMA_106_252/COUT                 td                    0.083      30.490 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.490         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [11]
                                                         0.055      30.545 f       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      30.545         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [13]
 CLMA_106_256/COUT                 td                    0.083      30.628 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.628         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [15]
                                                         0.055      30.683 f       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      30.683         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [17]
 CLMA_106_260/COUT                 td                    0.083      30.766 r       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.766         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [19]
                                                         0.055      30.821 f       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_20/gateop_A2/Cout
                                                         0.000      30.821         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub19.co [21]
 CLMA_106_264/Y3                   td                    0.315      31.136 f       ISP/judge_single1_inst/feature_inst/N34_sub19.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        0.955      32.091         ISP/judge_single1_inst/feature_inst/_N850
 CLMA_102_260/Y3                   td                    0.405      32.496 r       ISP/judge_single1_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.610      33.106         _N82             
                                                         0.307      33.413 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      33.413         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [1]
 CLMA_106_249/COUT                 td                    0.083      33.496 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.496         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [3]
                                                         0.055      33.551 f       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      33.551         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [5]
 CLMA_106_253/COUT                 td                    0.083      33.634 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.634         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [7]
                                                         0.055      33.689 f       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      33.689         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [9]
 CLMA_106_257/COUT                 td                    0.083      33.772 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.772         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [11]
                                                         0.055      33.827 f       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Cout
                                                         0.000      33.827         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [13]
 CLMA_106_261/COUT                 td                    0.083      33.910 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.910         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [15]
                                                         0.055      33.965 f       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_16/gateop_A2/Cout
                                                         0.000      33.965         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [17]
 CLMA_106_265/COUT                 td                    0.083      34.048 r       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.048         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub18.co [19]
 CLMA_106_269/Y1                   td                    0.318      34.366 f       ISP/judge_single1_inst/feature_inst/N34_sub18.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.333      35.699         ISP/judge_single1_inst/feature_inst/_N897
 CLMA_98_264/Y3                    td                    0.408      36.107 r       ISP/judge_single1_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.610      36.717         _N81             
                                                         0.307      37.024 r       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      37.024         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [1]
 CLMS_102_249/COUT                 td                    0.083      37.107 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.107         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [3]
                                                         0.057      37.164 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      37.164         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [5]
 CLMS_102_253/COUT                 td                    0.083      37.247 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.247         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [7]
                                                         0.057      37.304 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      37.304         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [9]
 CLMS_102_257/COUT                 td                    0.083      37.387 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.387         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [11]
                                                         0.057      37.444 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      37.444         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [13]
 CLMS_102_261/COUT                 td                    0.083      37.527 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.527         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [15]
                                                         0.057      37.584 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Cout
                                                         0.000      37.584         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [17]
 CLMS_102_265/COUT                 td                    0.083      37.667 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.667         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub17.co [19]
 CLMS_102_269/Y1                   td                    0.318      37.985 f       ISP/judge_single1_inst/feature_inst/N34_sub17.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.548      39.533         ISP/judge_single1_inst/feature_inst/_N946
 CLMA_102_272/Y3                   td                    0.408      39.941 r       ISP/judge_single1_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.607      40.548         _N80             
                                                         0.307      40.855 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_0/gateop_A2/Cout
                                                         0.000      40.855         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [1]
 CLMA_94_252/COUT                  td                    0.083      40.938 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.938         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [3]
                                                         0.055      40.993 f       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      40.993         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [5]
 CLMA_94_256/COUT                  td                    0.083      41.076 r       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.076         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [7]
                                                         0.055      41.131 f       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      41.131         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub16.co [9]
 CLMA_94_260/Y3                    td                    0.315      41.446 f       ISP/judge_single1_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.286      42.732         ISP/judge_single1_inst/feature_inst/_N985
                                                         0.307      43.039 r       ISP/judge_single1_inst/feature_inst/N34_lt15.lt_4/gateop_A2/Cout
                                                         0.000      43.039         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt15.co [10]
 CLMA_90_265/COUT                  td                    0.083      43.122 r       ISP/judge_single1_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.122         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt15.co [14]
                                                         0.055      43.177 f       ISP/judge_single1_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      43.177         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt15.co [18]
 CLMA_90_269/Y3                    td                    0.272      43.449 r       ISP/judge_single1_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.463      43.912         _N79             
                                                         0.307      44.219 r       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      44.219         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub15.co [1]
 CLMS_86_261/COUT                  td                    0.083      44.302 f       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.302         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub15.co [3]
                                                         0.057      44.359 f       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      44.359         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub15.co [5]
 CLMS_86_265/COUT                  td                    0.083      44.442 f       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.442         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub15.co [7]
 CLMS_86_269/Y1                    td                    0.318      44.760 f       ISP/judge_single1_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.554      46.314         ISP/judge_single1_inst/feature_inst/_N1032
                                                         0.351      46.665 r       ISP/judge_single1_inst/feature_inst/N34_lt14.lt_4/gateop_A2/Cout
                                                         0.000      46.665         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt14.co [10]
 CLMA_90_277/COUT                  td                    0.083      46.748 r       ISP/judge_single1_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.748         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt14.co [14]
                                                         0.055      46.803 f       ISP/judge_single1_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      46.803         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt14.co [18]
 CLMA_90_281/Y3                    td                    0.272      47.075 r       ISP/judge_single1_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.119      48.194         _N78             
                                                         0.307      48.501 r       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      48.501         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [1]
 CLMA_78_260/COUT                  td                    0.083      48.584 r       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.584         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [3]
                                                         0.055      48.639 f       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      48.639         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [5]
 CLMA_78_264/COUT                  td                    0.083      48.722 r       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.722         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [7]
                                                         0.055      48.777 f       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      48.777         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [9]
 CLMA_78_268/COUT                  td                    0.083      48.860 r       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.860         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub14.co [11]
 CLMA_78_272/Y0                    td                    0.173      49.033 f       ISP/judge_single1_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        1.606      50.639         ISP/judge_single1_inst/feature_inst/_N1084
 CLMS_78_277/COUT                  td                    0.262      50.901 r       ISP/judge_single1_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.901         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt13.co [14]
                                                         0.057      50.958 f       ISP/judge_single1_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      50.958         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt13.co [18]
 CLMS_78_281/Y3                    td                    0.264      51.222 f       ISP/judge_single1_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.810      52.032         _N77             
                                                         0.307      52.339 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_0/gateop_A2/Cout
                                                         0.000      52.339         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [1]
 CLMA_90_264/COUT                  td                    0.083      52.422 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.422         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [3]
                                                         0.055      52.477 f       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      52.477         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [5]
 CLMA_90_268/COUT                  td                    0.083      52.560 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.560         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [7]
                                                         0.055      52.615 f       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      52.615         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub13.co [9]
 CLMA_90_272/Y3                    td                    0.305      52.920 r       ISP/judge_single1_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.041      53.961         ISP/judge_single1_inst/feature_inst/_N1132
                                                         0.307      54.268 r       ISP/judge_single1_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      54.268         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt12.co [10]
 CLMA_82_261/COUT                  td                    0.083      54.351 r       ISP/judge_single1_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.351         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt12.co [14]
                                                         0.055      54.406 f       ISP/judge_single1_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      54.406         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt12.co [18]
 CLMA_82_265/Y3                    td                    0.272      54.678 r       ISP/judge_single1_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.234      55.912         _N76             
 CLMA_82_268/COUT                  td                    0.342      56.254 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.254         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [7]
                                                         0.055      56.309 f       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      56.309         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [9]
 CLMA_82_272/COUT                  td                    0.083      56.392 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.392         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [11]
                                                         0.055      56.447 f       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      56.447         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [13]
 CLMA_82_276/COUT                  td                    0.083      56.530 r       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.530         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [15]
                                                         0.055      56.585 f       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      56.585         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub12.co [17]
 CLMA_82_280/Y2                    td                    0.173      56.758 f       ISP/judge_single1_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.481      58.239         ISP/judge_single1_inst/feature_inst/_N1188
                                                         0.225      58.464 r       ISP/judge_single1_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      58.464         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt11.co [18]
 CLMS_78_269/Y3                    td                    0.272      58.736 r       ISP/judge_single1_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.690      59.426         _N75             
                                                         0.307      59.733 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_0/gateop_A2/Cout
                                                         0.000      59.733         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [1]
 CLMA_82_269/COUT                  td                    0.083      59.816 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.816         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [3]
                                                         0.055      59.871 f       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_4/gateop_A2/Cout
                                                         0.000      59.871         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [5]
 CLMA_82_273/COUT                  td                    0.083      59.954 r       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.954         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [7]
                                                         0.055      60.009 f       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      60.009         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub11.co [9]
 CLMA_82_277/Y2                    td                    0.173      60.182 f       ISP/judge_single1_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        3.083      63.265         ISP/judge_single1_inst/feature_inst/_N1229
                                                         0.225      63.490 r       ISP/judge_single1_inst/feature_inst/N34_lt10.lt_4/gateop_A2/Cout
                                                         0.000      63.490         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt10.co [10]
 CLMS_78_289/COUT                  td                    0.083      63.573 f       ISP/judge_single1_inst/feature_inst/N34_lt10.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.573         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt10.co [14]
                                                         0.057      63.630 f       ISP/judge_single1_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      63.630         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt10.co [18]
 CLMS_78_293/Y3                    td                    0.272      63.902 r       ISP/judge_single1_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.658      64.560         _N74             
 CLMA_70_268/Y1                    td                    0.272      64.832 f       ISP/judge_single1_inst/feature_inst/N34_sub10.fsub_0/gateop_A2/Y1
                                   net (fanout=3)        3.889      68.721         ISP/judge_single1_inst/feature_inst/_N1269
                                                         0.351      69.072 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_0/gateop_A2/Cout
                                                         0.000      69.072         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [2]
 CLMA_70_293/COUT                  td                    0.083      69.155 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      69.155         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [6]
                                                         0.055      69.210 f       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_4/gateop_A2/Cout
                                                         0.000      69.210         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [10]
 CLMA_70_297/COUT                  td                    0.083      69.293 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      69.293         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [14]
                                                         0.055      69.348 f       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      69.348         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt9.co [18]
 CLMA_70_301/Y3                    td                    0.272      69.620 r       ISP/judge_single1_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.634      70.254         _N73             
                                                         0.307      70.561 r       ISP/judge_single1_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      70.561         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub9.co [1]
 CLMA_66_268/COUT                  td                    0.083      70.644 r       ISP/judge_single1_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.644         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub9.co [3]
                                                         0.055      70.699 f       ISP/judge_single1_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      70.699         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub9.co [5]
 CLMA_66_272/COUT                  td                    0.083      70.782 r       ISP/judge_single1_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.782         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub9.co [7]
 CLMA_66_276/Y0                    td                    0.173      70.955 f       ISP/judge_single1_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Y0
                                   net (fanout=3)        3.255      74.210         ISP/judge_single1_inst/feature_inst/_N1325
                                                         0.267      74.477 r       ISP/judge_single1_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      74.477         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt8.co [10]
 CLMS_66_297/COUT                  td                    0.083      74.560 f       ISP/judge_single1_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.560         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt8.co [14]
                                                         0.057      74.617 f       ISP/judge_single1_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      74.617         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt8.co [18]
 CLMS_66_301/Y3                    td                    0.272      74.889 r       ISP/judge_single1_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.876      75.765         _N72             
                                                         0.307      76.072 r       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      76.072         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [1]
 CLMS_66_269/COUT                  td                    0.083      76.155 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.155         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [3]
                                                         0.057      76.212 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      76.212         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [5]
 CLMS_66_273/COUT                  td                    0.083      76.295 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.295         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [7]
                                                         0.057      76.352 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      76.352         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [9]
 CLMS_66_277/COUT                  td                    0.083      76.435 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.435         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [11]
                                                         0.057      76.492 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      76.492         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [13]
 CLMS_66_281/COUT                  td                    0.083      76.575 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.575         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [15]
                                                         0.057      76.632 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      76.632         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub8.co [17]
 CLMS_66_285/Y2                    td                    0.173      76.805 f       ISP/judge_single1_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.439      78.244         ISP/judge_single1_inst/feature_inst/_N1384
                                                         0.225      78.469 r       ISP/judge_single1_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      78.469         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt7.co [18]
 CLMA_50_281/Y3                    td                    0.272      78.741 r       ISP/judge_single1_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.603      79.344         _N71             
                                                         0.307      79.651 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_0/gateop_A2/Cout
                                                         0.000      79.651         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [1]
 CLMA_58_264/COUT                  td                    0.083      79.734 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.734         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [3]
                                                         0.055      79.789 f       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      79.789         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [5]
 CLMA_58_268/COUT                  td                    0.083      79.872 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.872         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [7]
                                                         0.055      79.927 f       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      79.927         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [9]
 CLMA_58_272/COUT                  td                    0.083      80.010 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.010         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [11]
                                                         0.055      80.065 f       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      80.065         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [13]
 CLMA_58_276/COUT                  td                    0.083      80.148 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.148         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [15]
                                                         0.055      80.203 f       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      80.203         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [17]
 CLMA_58_280/COUT                  td                    0.083      80.286 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.286         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub7.co [19]
 CLMA_58_284/Y1                    td                    0.305      80.591 r       ISP/judge_single1_inst/feature_inst/N34_sub7.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.011      81.602         ISP/judge_single1_inst/feature_inst/_N1436
 CLMA_66_264/Y3                    td                    0.408      82.010 r       ISP/judge_single1_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.544      82.554         _N70             
                                                         0.307      82.861 r       ISP/judge_single1_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000      82.861         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub6.co [1]
 CLMA_58_269/Y2                    td                    0.173      83.034 f       ISP/judge_single1_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Y0
                                   net (fanout=3)        1.509      84.543         ISP/judge_single1_inst/feature_inst/_N1466
                                                         0.225      84.768 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_0/gateop_A2/Cout
                                                         0.000      84.768         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [2]
 CLMA_58_293/COUT                  td                    0.083      84.851 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.851         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [6]
                                                         0.055      84.906 f       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_4/gateop_A2/Cout
                                                         0.000      84.906         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [10]
 CLMA_58_297/COUT                  td                    0.083      84.989 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.989         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [14]
                                                         0.055      85.044 f       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000      85.044         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt5.co [18]
 CLMA_58_301/Y3                    td                    0.272      85.316 r       ISP/judge_single1_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.727      86.043         _N69             
                                                         0.307      86.350 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000      86.350         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [1]
 CLMA_50_272/COUT                  td                    0.083      86.433 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.433         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [3]
                                                         0.055      86.488 f       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000      86.488         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [5]
 CLMA_50_276/COUT                  td                    0.083      86.571 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.571         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [7]
                                                         0.055      86.626 f       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000      86.626         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [9]
 CLMA_50_280/COUT                  td                    0.083      86.709 r       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.709         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub5.co [11]
 CLMA_50_284/Y1                    td                    0.318      87.027 f       ISP/judge_single1_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.995      89.022         ISP/judge_single1_inst/feature_inst/_N1526
 CLMA_66_296/COUT                  td                    0.345      89.367 r       ISP/judge_single1_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.367         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt4.co [14]
                                                         0.055      89.422 f       ISP/judge_single1_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000      89.422         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt4.co [18]
 CLMA_66_300/Y3                    td                    0.272      89.694 r       ISP/judge_single1_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.208      90.902         _N68             
 CLMS_54_273/COUT                  td                    0.345      91.247 r       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.247         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [3]
                                                         0.057      91.304 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000      91.304         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [5]
 CLMS_54_277/COUT                  td                    0.083      91.387 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.387         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [7]
                                                         0.057      91.444 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Cout
                                                         0.000      91.444         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [9]
 CLMS_54_281/COUT                  td                    0.083      91.527 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.527         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [11]
                                                         0.057      91.584 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Cout
                                                         0.000      91.584         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [13]
 CLMS_54_285/COUT                  td                    0.083      91.667 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.667         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [15]
                                                         0.057      91.724 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_16/gateop_A2/Cout
                                                         0.000      91.724         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_sub4.co [17]
 CLMS_54_289/Y2                    td                    0.173      91.897 f       ISP/judge_single1_inst/feature_inst/N34_sub4.fsub_18/gateop_A2/Y0
                                   net (fanout=5)        1.719      93.616         ISP/judge_single1_inst/feature_inst/_N1580
                                                         0.225      93.841 r       ISP/judge_single1_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000      93.841         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt3.co [18]
 CLMS_54_305/Y3                    td                    0.272      94.113 r       ISP/judge_single1_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       1.231      95.344         _N67             
 CLMS_46_277/Y1                    td                    0.302      95.646 r       ISP/judge_single1_inst/feature_inst/N34_sel3[6]/gateop_perm/Z
                                   net (fanout=3)        1.605      97.251         ISP/judge_single1_inst/feature_inst/_N1618
 CLMS_46_285/COUT                  td                    0.342      97.593 r       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.593         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt2.co [6]
                                                         0.057      97.650 f       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000      97.650         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt2.co [10]
 CLMS_46_289/COUT                  td                    0.083      97.733 f       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.733         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt2.co [14]
                                                         0.057      97.790 f       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000      97.790         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt2.co [18]
 CLMS_46_293/Y3                    td                    0.272      98.062 r       ISP/judge_single1_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       0.621      98.683         _N66             
 CLMA_42_272/Y1                    td                    0.307      98.990 r       ISP/judge_single1_inst/feature_inst/N34_sel2[4]/gateop_perm/Z
                                   net (fanout=4)        0.987      99.977         ISP/judge_single1_inst/feature_inst/_N1665
 CLMA_42_280/COUT                  td                    0.345     100.322 r       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.322         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt1.co [6]
                                                         0.055     100.377 f       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_4/gateop_A2/Cout
                                                         0.000     100.377         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt1.co [10]
 CLMA_42_284/COUT                  td                    0.083     100.460 r       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.460         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt1.co [14]
                                                         0.055     100.515 f       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_8/gateop_A2/Cout
                                                         0.000     100.515         ISP/judge_single1_inst/feature_inst/ISP/judge_single1_inst/feature_inst/N34_lt1.co [18]
 CLMA_42_288/Y3                    td                    0.272     100.787 r       ISP/judge_single1_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.773     101.560         _N65             
 CLMA_30_292/Y1                    td                    0.307     101.867 r       ISP/judge_single1_inst/feature_inst/N34_sel1[22]/gateop_perm/Z
                                   net (fanout=1)        0.365     102.232         ISP/judge_single1_inst/feature_inst/_N1732
 CLMA_30_284/D3                                                            r       ISP/judge_single1_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I13

 Data arrival time                                                 102.232         Logic Levels: 124
                                                                                   Logic: 35.421ns(36.801%), Route: 60.829ns(63.199%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.296      20.572         video_clk        
 CLMA_30_284/CLK                                                           r       ISP/judge_single1_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.583      21.155                          
 clock uncertainty                                      -0.150      21.005                          

 Setup time                                             -0.313      20.692                          

 Data required time                                                 20.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.692                          
 Data arrival time                                                -102.232                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -81.540                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s1[15]/opit_0_inv/CLK
Endpoint    : ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s0[15]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.029
  Launch Clock Delay      :  5.224
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.332       5.224         video_clk        
 CLMS_10_245/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s1[15]/opit_0_inv/CLK

 CLMS_10_245/Q0                    tco                   0.198       5.422 r       ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s1[15]/opit_0_inv/Q
                                   net (fanout=1)        0.158       5.580         ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s1 [15]
 CLMS_10_249/M0                                                            r       ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s0[15]/opit_0_inv/D

 Data arrival time                                                   5.580         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.618%), Route: 0.158ns(44.382%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.554       6.029         video_clk        
 CLMS_10_249/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s0[15]/opit_0_inv/CLK
 clock pessimism                                        -0.583       5.446                          
 clock uncertainty                                       0.000       5.446                          

 Hold time                                              -0.003       5.443                          

 Data required time                                                  5.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.443                          
 Data arrival time                                                  -5.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.137                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s[21]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s1[20]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.016
  Launch Clock Delay      :  5.211
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.319       5.211         video_clk        
 CLMS_102_245/CLK                                                          r       ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s[21]/opit_0_inv_A2Q21/CLK

 CLMS_102_245/Q0                   tco                   0.198       5.409 r       ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s[21]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.163       5.572         ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s [20]
 CLMS_102_249/M0                                                           r       ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s1[20]/opit_0_inv/D

 Data arrival time                                                   5.572         Logic Levels: 0  
                                                                                   Logic: 0.198ns(54.848%), Route: 0.163ns(45.152%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.541       6.016         video_clk        
 CLMS_102_249/CLK                                                          r       ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s1[20]/opit_0_inv/CLK
 clock pessimism                                        -0.583       5.433                          
 clock uncertainty                                       0.000       5.433                          

 Hold time                                              -0.003       5.430                          

 Data required time                                                  5.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.430                          
 Data arrival time                                                  -5.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.142                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_22[5]/opit_0_inv/CLK
Endpoint    : ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_23[5]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.001
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.324       5.216         video_clk        
 CLMA_90_116/CLK                                                           r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_22[5]/opit_0_inv/CLK

 CLMA_90_116/Q3                    tco                   0.197       5.413 f       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_22[5]/opit_0_inv/Q
                                   net (fanout=1)        0.248       5.661         ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_22 [5]
 CLMA_90_125/CD                                                            f       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_23[5]/opit_0_inv/D

 Data arrival time                                                   5.661         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.270%), Route: 0.248ns(55.730%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.526       6.001         video_clk        
 CLMA_90_125/CLK                                                           r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_23[5]/opit_0_inv/CLK
 clock pessimism                                        -0.583       5.418                          
 clock uncertainty                                       0.000       5.418                          

 Hold time                                               0.027       5.445                          

 Data required time                                                  5.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.445                          
 Data arrival time                                                  -5.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.216                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[16]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.395  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[17]             tco                   1.311   19037.304 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[63]
                                   net (fanout=1)        1.531   19038.835         rd_burst_data[63]
 DRM_62_84/DB0[16]                                                         f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[16]

 Data arrival time                                               19038.835         Logic Levels: 0  
                                                                                   Logic: 1.311ns(46.129%), Route: 1.531ns(53.871%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.290   19035.190         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.606                          
 clock uncertainty                                      -0.150   19035.456                          

 Setup time                                             -0.054   19035.402                          

 Data required time                                              19035.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.402                          
 Data arrival time                                              -19038.835                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.433                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[4]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.418  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.159
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[10]             tco                   1.240   19037.233 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[36]
                                   net (fanout=1)        1.514   19038.747         rd_burst_data[36]
 DRM_62_64/DB0[4]                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[4]

 Data arrival time                                               19038.747         Logic Levels: 0  
                                                                                   Logic: 1.240ns(45.025%), Route: 1.514ns(54.975%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.267   19035.167         video_clk        
 DRM_62_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.583                          
 clock uncertainty                                      -0.150   19035.433                          

 Setup time                                             -0.054   19035.379                          

 Data required time                                              19035.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.379                          
 Data arrival time                                              -19038.747                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.368                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[6]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.418  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.159
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[12]             tco                   1.347   19037.340 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[38]
                                   net (fanout=1)        1.314   19038.654         rd_burst_data[38]
 DRM_62_64/DB0[6]                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[6]

 Data arrival time                                               19038.654         Logic Levels: 0  
                                                                                   Logic: 1.347ns(50.620%), Route: 1.314ns(49.380%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.267   19035.167         video_clk        
 DRM_62_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.583                          
 clock uncertainty                                      -0.150   19035.433                          

 Setup time                                             -0.054   19035.379                          

 Data required time                                              19035.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.379                          
 Data arrival time                                              -19038.654                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.275                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.926
  Launch Clock Delay      :  5.145
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.250   19235.145         ntclkbufg_1      
 CLMA_42_49/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_42_49/Q1                     tco                   0.198   19235.343 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.235   19235.578         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMA_42_44/M1                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D

 Data arrival time                                               19235.578         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.727%), Route: 0.235ns(54.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.451   19235.926         video_clk        
 CLMA_42_44/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.416   19235.510                          
 clock uncertainty                                       0.150   19235.660                          

 Hold time                                              -0.003   19235.657                          

 Data required time                                              19235.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.657                          
 Data arrival time                                              -19235.578                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.079                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.915
  Launch Clock Delay      :  5.139
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.244   19235.139         ntclkbufg_1      
 CLMA_46_64/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_46_64/Q3                     tco                   0.197   19235.336 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.253   19235.589         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [7]
 CLMS_46_57/M2                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D

 Data arrival time                                               19235.589         Logic Levels: 0  
                                                                                   Logic: 0.197ns(43.778%), Route: 0.253ns(56.222%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.440   19235.915         video_clk        
 CLMS_46_57/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.416   19235.499                          
 clock uncertainty                                       0.150   19235.649                          

 Hold time                                              -0.010   19235.639                          

 Data required time                                              19235.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.639                          
 Data arrival time                                              -19235.589                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.050                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.926
  Launch Clock Delay      :  5.145
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.250   19235.145         ntclkbufg_1      
 CLMA_42_49/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_42_49/Q0                     tco                   0.198   19235.343 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.349   19235.692         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3]
 CLMA_42_44/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D

 Data arrival time                                               19235.692         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.197%), Route: 0.349ns(63.803%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.451   19235.926         video_clk        
 CLMA_42_44/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.416   19235.510                          
 clock uncertainty                                       0.150   19235.660                          

 Hold time                                              -0.003   19235.657                          

 Data required time                                              19235.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.657                          
 Data arrival time                                              -19235.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.035                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  5.936
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.457       5.936         ntclkbufg_1      
 CLMA_30_73/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_30_73/Q0                     tco                   0.206       6.142 f       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.521       7.663         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   7.663         Logic Levels: 0  
                                                                                   Logic: 0.206ns(11.928%), Route: 1.521ns(88.072%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.317      15.212         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.584      15.796                          
 clock uncertainty                                      -0.150      15.646                          

 Setup time                                             -5.134      10.512                          

 Data required time                                                 10.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.512                          
 Data arrival time                                                  -7.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.849                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  5.934
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.455       5.934         ntclkbufg_1      
 CLMS_26_53/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMS_26_53/Q2                     tco                   0.206       6.140 f       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.992       7.132         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   7.132         Logic Levels: 0  
                                                                                   Logic: 0.206ns(17.195%), Route: 0.992ns(82.805%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.317      15.212         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.584      15.796                          
 clock uncertainty                                      -0.150      15.646                          

 Setup time                                             -5.135      10.511                          

 Data required time                                                 10.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.511                          
 Data arrival time                                                  -7.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.202
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.890       6.883 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.388       8.271         s00_axi_wready   
 CLMS_26_57/Y2                     td                    0.141       8.412 f       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        1.169       9.581         u_aq_axi_master/N5
                                                         0.221       9.802 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000       9.802         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9157
 CLMA_78_76/COUT                   td                    0.083       9.885 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.885         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9159
                                                         0.055       9.940 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.940         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9161
 CLMA_78_80/Y3                     td                    0.305      10.245 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.461      10.706         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [7]
 CLMA_78_92/Y2                     td                    0.132      10.838 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[7]/gateop_perm/Z
                                   net (fanout=2)        0.566      11.404         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_78_88/COUT                   td                    0.342      11.746 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.746         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
 CLMA_78_92/CIN                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  11.746         Logic Levels: 5  
                                                                                   Logic: 2.169ns(37.702%), Route: 3.584ns(62.298%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.307      15.202         ntclkbufg_1      
 CLMA_78_92/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.584      15.786                          
 clock uncertainty                                      -0.150      15.636                          

 Setup time                                             -0.101      15.535                          

 Data required time                                                 15.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.535                          
 Data arrival time                                                 -11.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.789                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.220  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.189
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.294       5.189         ntclkbufg_1      
 CLMA_38_108/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_108/Q1                    tco                   0.197       5.386 f       u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.378       5.764         s00_axi_araddr[29]
 HMEMC_16_1/SRB_IOL35_TX_DATA[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]

 Data arrival time                                                   5.764         Logic Levels: 0  
                                                                                   Logic: 0.197ns(34.261%), Route: 0.378ns(65.739%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.114       5.523                          

 Data required time                                                  5.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.523                          
 Data arrival time                                                  -5.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.220  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.189
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.294       5.189         ntclkbufg_1      
 CLMA_38_108/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_108/Q2                    tco                   0.197       5.386 f       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.379       5.765         s00_axi_araddr[30]
 HMEMC_16_1/SRB_IOL35_TX_DATA[3]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]

 Data arrival time                                                   5.765         Logic Levels: 0  
                                                                                   Logic: 0.197ns(34.201%), Route: 0.379ns(65.799%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.108       5.517                          

 Data required time                                                  5.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.517                          
 Data arrival time                                                  -5.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.991
  Launch Clock Delay      :  5.201
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.306       5.201         ntclkbufg_1      
 CLMA_30_132/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK

 CLMA_30_132/Q0                    tco                   0.198       5.399 r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/Q
                                   net (fanout=1)        0.254       5.653         frame_read_write_m0/frame_fifo_read_m0/read_req_d0
 CLMA_30_120/M0                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/D

 Data arrival time                                                   5.653         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.805%), Route: 0.254ns(56.195%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.512       5.991         ntclkbufg_1      
 CLMA_30_120/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.584       5.407                          
 clock uncertainty                                       0.000       5.407                          

 Hold time                                              -0.003       5.404                          

 Data required time                                                  5.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.404                          
 Data arrival time                                                  -5.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.985  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.154
  Launch Clock Delay      :  3.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.440       3.169         cmos_pclk_g      
 CLMA_38_64/CLK                                                            r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK

 CLMA_38_64/Q1                     tco                   0.209       3.378 r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.562       3.940         write_req        
 CLMS_26_53/M3                                                             r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/D

 Data arrival time                                                   3.940         Logic Levels: 0  
                                                                                   Logic: 0.209ns(27.108%), Route: 0.562ns(72.892%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.259      15.154         ntclkbufg_1      
 CLMS_26_53/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.000      15.154                          
 clock uncertainty                                      -0.150      15.004                          

 Setup time                                             -0.027      14.977                          

 Data required time                                                 14.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.977                          
 Data arrival time                                                  -3.940                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.037                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.997  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.186
  Launch Clock Delay      :  3.189
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.460       3.189         cmos_pclk_g      
 CLMA_26_72/CLK                                                            r       cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/CLK

 CLMA_26_72/Q0                     tco                   0.209       3.398 r       cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/Q
                                   net (fanout=1)        0.534       3.932         read_addr_index[0]
 CLMA_26_96/M2                                                             r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/opit_0_inv/D

 Data arrival time                                                   3.932         Logic Levels: 0  
                                                                                   Logic: 0.209ns(28.129%), Route: 0.534ns(71.871%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291      15.186         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/opit_0_inv/CLK
 clock pessimism                                         0.000      15.186                          
 clock uncertainty                                      -0.150      15.036                          

 Setup time                                             -0.027      15.009                          

 Data required time                                                 15.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.009                          
 Data arrival time                                                  -3.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.077                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.997  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.186
  Launch Clock Delay      :  3.189
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.460       3.189         cmos_pclk_g      
 CLMA_26_72/CLK                                                            r       cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/CLK

 CLMA_26_72/Q1                     tco                   0.209       3.398 r       cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/Q
                                   net (fanout=1)        0.533       3.931         read_addr_index[1]
 CLMA_26_96/M1                                                             r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/D

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.209ns(28.167%), Route: 0.533ns(71.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291      15.186         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/CLK
 clock pessimism                                         0.000      15.186                          
 clock uncertainty                                      -0.150      15.036                          

 Setup time                                             -0.027      15.009                          

 Data required time                                                 15.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.009                          
 Data arrival time                                                  -3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.078                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.980
  Launch Clock Delay      :  2.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.300       2.811         cmos_pclk_g      
 CLMS_86_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK

 CLMS_86_93/Q0                     tco                   0.198       3.009 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.155       3.164         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [10]
 CLMS_86_97/M2                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/D

 Data arrival time                                                   3.164         Logic Levels: 0  
                                                                                   Logic: 0.198ns(56.091%), Route: 0.155ns(43.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.501       5.980         ntclkbufg_1      
 CLMS_86_97/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000       5.980                          
 clock uncertainty                                       0.150       6.130                          

 Hold time                                              -0.003       6.127                          

 Data required time                                                  6.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.127                          
 Data arrival time                                                  -3.164                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.963                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.980
  Launch Clock Delay      :  2.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.300       2.811         cmos_pclk_g      
 CLMS_86_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK

 CLMS_86_93/Q2                     tco                   0.198       3.009 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.234       3.243         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [7]
 CLMS_86_97/M0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D

 Data arrival time                                                   3.243         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.833%), Route: 0.234ns(54.167%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.501       5.980         ntclkbufg_1      
 CLMS_86_97/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.000       5.980                          
 clock uncertainty                                       0.150       6.130                          

 Hold time                                              -0.003       6.127                          

 Data required time                                                  6.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.127                          
 Data arrival time                                                  -3.243                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.884                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.944
  Launch Clock Delay      :  2.770
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.259       2.770         cmos_pclk_g      
 CLMS_26_69/CLK                                                            r       cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_69/Q1                     tco                   0.198       2.968 r       cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.248       3.216         write_addr_index[0]
 CLMS_26_77/M0                                                             r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/opit_0_inv/D

 Data arrival time                                                   3.216         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.395%), Route: 0.248ns(55.605%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.465       5.944         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.944                          
 clock uncertainty                                       0.150       6.094                          

 Hold time                                              -0.003       6.091                          

 Data required time                                                  6.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.091                          
 Data arrival time                                                  -3.216                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.875                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.149
  Launch Clock Delay      :  5.926
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.451     205.918         video_clk        
 CLMA_58_57/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_58_57/Q0                     tco                   0.206     206.124 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.561     206.685         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMA_58_56/M0                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D

 Data arrival time                                                 206.685         Logic Levels: 0  
                                                                                   Logic: 0.206ns(26.858%), Route: 0.561ns(73.142%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.254     205.149         ntclkbufg_1      
 CLMA_58_56/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.416     205.565                          
 clock uncertainty                                      -0.150     205.415                          

 Setup time                                             -0.035     205.380                          

 Data required time                                                205.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.380                          
 Data arrival time                                                -206.685                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.305                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.163
  Launch Clock Delay      :  5.940
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.465     205.932         video_clk        
 CLMA_58_45/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_58_45/Q1                     tco                   0.206     206.138 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.560     206.698         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
 CLMA_58_44/M2                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                 206.698         Logic Levels: 0  
                                                                                   Logic: 0.206ns(26.893%), Route: 0.560ns(73.107%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.268     205.163         ntclkbufg_1      
 CLMA_58_44/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.416     205.579                          
 clock uncertainty                                      -0.150     205.429                          

 Setup time                                             -0.035     205.394                          

 Data required time                                                205.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.394                          
 Data arrival time                                                -206.698                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.304                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.163
  Launch Clock Delay      :  5.940
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.465     205.932         video_clk        
 CLMA_58_45/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_58_45/Q2                     tco                   0.206     206.138 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.438     206.576         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
 CLMA_58_44/M1                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                 206.576         Logic Levels: 0  
                                                                                   Logic: 0.206ns(31.988%), Route: 0.438ns(68.012%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.268     205.163         ntclkbufg_1      
 CLMA_58_44/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.416     205.579                          
 clock uncertainty                                      -0.150     205.429                          

 Setup time                                             -0.035     205.394                          

 Data required time                                                205.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.394                          
 Data arrival time                                                -206.576                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.182                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.944
  Launch Clock Delay      :  5.160
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.268       5.160         video_clk        
 CLMA_58_45/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_58_45/Q0                     tco                   0.198       5.358 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139       5.497         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMA_58_44/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                   5.497         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.465       5.944         ntclkbufg_1      
 CLMA_58_44/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.416       5.528                          
 clock uncertainty                                       0.150       5.678                          

 Hold time                                              -0.003       5.675                          

 Data required time                                                  5.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.675                          
 Data arrival time                                                  -5.497                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.178                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.939
  Launch Clock Delay      :  5.155
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.263       5.155         video_clk        
 CLMA_58_49/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_58_49/Q0                     tco                   0.198       5.353 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139       5.492         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMA_58_48/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D

 Data arrival time                                                   5.492         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.460       5.939         ntclkbufg_1      
 CLMA_58_48/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.416       5.523                          
 clock uncertainty                                       0.150       5.673                          

 Hold time                                              -0.003       5.670                          

 Data required time                                                  5.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.670                          
 Data arrival time                                                  -5.492                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.178                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.371  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.930
  Launch Clock Delay      :  5.143
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.251       5.143         video_clk        
 CLMS_54_65/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK

 CLMS_54_65/Q3                     tco                   0.197       5.340 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.261       5.601         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMA_58_56/CD                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D

 Data arrival time                                                   5.601         Logic Levels: 0  
                                                                                   Logic: 0.197ns(43.013%), Route: 0.261ns(56.987%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.451       5.930         ntclkbufg_1      
 CLMA_58_56/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.416       5.514                          
 clock uncertainty                                       0.150       5.664                          

 Hold time                                               0.027       5.691                          

 Data required time                                                  5.691                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.691                          
 Data arrival time                                                  -5.601                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.090                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[15]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.977
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.501       5.977         ntclkbufg_0      
 CLMA_26_12/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_26_12/Q0                     tco                   0.209       6.186 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.880       7.066         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
 CLMA_30_52/Y2                     td                    0.173       7.239 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.455       7.694         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23561
 CLMS_26_53/Y3                     td                    0.221       7.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.370       8.285         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_37/Y2                     td                    0.141       8.426 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       2.259      10.685         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19866
 CLMA_14_205/Y3                    td                    0.143      10.828 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[15]/gateop_perm/Z
                                   net (fanout=1)        2.991      13.819         u_ipsl_hmic_h_top/ddrc_pwdata [15]
 HMEMC_16_1/SRB_IOL3_IODLY_CTRL[1]                                         f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[15]

 Data arrival time                                                  13.819         Logic Levels: 4  
                                                                                   Logic: 0.887ns(11.311%), Route: 6.955ns(88.689%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -0.637      25.155                          

 Data required time                                                 25.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.155                          
 Data arrival time                                                 -13.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.336                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[28]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.973
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.497       5.973         ntclkbufg_0      
 CLMA_26_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_16/Q1                     tco                   0.206       6.179 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=86)       3.174       9.353         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5]
 CLMS_10_189/Y1                    td                    0.211       9.564 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_28/LUT7_inst_perm/Z
                                   net (fanout=1)        1.557      11.121         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [28]
 CLMS_38_125/Y2                    td                    0.141      11.262 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[28]/gateop_perm/Z
                                   net (fanout=1)        1.876      13.138         u_ipsl_hmic_h_top/ddrc_pwdata [28]
 HMEMC_16_1/SRB_IOL2_TX_DATA[5]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[28]

 Data arrival time                                                  13.138         Logic Levels: 2  
                                                                                   Logic: 0.558ns(7.788%), Route: 6.607ns(92.212%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -0.547      25.245                          

 Data required time                                                 25.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.245                          
 Data arrival time                                                 -13.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.107                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.977
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.501       5.977         ntclkbufg_0      
 CLMA_26_12/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_12/Q3                     tco                   0.206       6.183 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      2.902       9.085         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_14_188/Y1                    td                    0.343       9.428 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_2/LUT7_inst_perm/Z
                                   net (fanout=1)        1.345      10.773         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [2]
 CLMA_42_128/Y1                    td                    0.143      10.916 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[2]/gateop_perm/Z
                                   net (fanout=1)        1.727      12.643         u_ipsl_hmic_h_top/ddrc_pwdata [2]
 HMEMC_16_1/SRB_IOL4_TS_CTRL[2]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[2]

 Data arrival time                                                  12.643         Logic Levels: 2  
                                                                                   Logic: 0.692ns(10.381%), Route: 5.974ns(89.619%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -0.726      25.066                          

 Data required time                                                 25.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.066                          
 Data arrival time                                                 -12.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1[1]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.973
  Launch Clock Delay      :  5.189
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.296       5.189         ntclkbufg_0      
 CLMS_26_21/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1[1]/opit_0_inv/CLK

 CLMS_26_21/Q3                     tco                   0.198       5.387 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1[1]/opit_0_inv/Q
                                   net (fanout=3)        0.163       5.550         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1 [1]
 CLMS_26_17/M3                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now[1]/opit_0_inv/D

 Data arrival time                                                   5.550         Logic Levels: 0  
                                                                                   Logic: 0.198ns(54.848%), Route: 0.163ns(45.152%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.497       5.973         ntclkbufg_0      
 CLMS_26_17/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now[1]/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.220                          
 clock uncertainty                                       0.000       5.220                          

 Hold time                                              -0.003       5.217                          

 Data required time                                                  5.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.217                          
 Data arrival time                                                  -5.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[7]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.954
  Launch Clock Delay      :  5.179
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.286       5.179         ntclkbufg_0      
 CLMA_58_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[7]/opit_0_inv/CLK

 CLMA_58_28/Q0                     tco                   0.198       5.377 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[7]/opit_0_inv/Q
                                   net (fanout=3)        0.158       5.535         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [7]
 CLMA_58_33/M2                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/D

 Data arrival time                                                   5.535         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.618%), Route: 0.158ns(44.382%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.478       5.954         ntclkbufg_0      
 CLMA_58_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.201                          
 clock uncertainty                                       0.000       5.201                          

 Hold time                                              -0.003       5.198                          

 Data required time                                                  5.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.198                          
 Data arrival time                                                  -5.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.979
  Launch Clock Delay      :  5.199
  Clock Pessimism Removal :  -0.779

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.306       5.199         ntclkbufg_0      
 CLMA_30_9/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK

 CLMA_30_9/Q1                      tco                   0.198       5.397 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.140       5.537         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d [0]
 CLMA_30_9/M1                                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/D

 Data arrival time                                                   5.537         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.503       5.979         ntclkbufg_0      
 CLMA_30_9/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.779       5.200                          
 clock uncertainty                                       0.000       5.200                          

 Hold time                                              -0.003       5.197                          

 Data required time                                                  5.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.197                          
 Data arrival time                                                  -5.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.883  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.183
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.033      22.108         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_28/Y0                     td                    0.131      22.239 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.612      22.851         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_38_16/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.851         Logic Levels: 1  
                                                                                   Logic: 1.422ns(46.365%), Route: 1.645ns(53.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.290      25.183         ntclkbufg_0      
 CLMA_38_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.667                          
 clock uncertainty                                      -0.150      25.517                          

 Setup time                                             -0.223      25.294                          

 Data required time                                                 25.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.294                          
 Data arrival time                                                 -22.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.443                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.883  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.183
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.033      22.108         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_28/Y0                     td                    0.131      22.239 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.612      22.851         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_38_16/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.851         Logic Levels: 1  
                                                                                   Logic: 1.422ns(46.365%), Route: 1.645ns(53.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.290      25.183         ntclkbufg_0      
 CLMA_38_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.667                          
 clock uncertainty                                      -0.150      25.517                          

 Setup time                                             -0.223      25.294                          

 Data required time                                                 25.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.294                          
 Data arrival time                                                 -22.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.443                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.883  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.183
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.033      22.108         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_28/Y0                     td                    0.131      22.239 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.612      22.851         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_38_16/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.851         Logic Levels: 1  
                                                                                   Logic: 1.422ns(46.365%), Route: 1.645ns(53.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.290      25.183         ntclkbufg_0      
 CLMA_38_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.667                          
 clock uncertainty                                      -0.150      25.517                          

 Setup time                                             -0.223      25.294                          

 Data required time                                                 25.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.294                          
 Data arrival time                                                 -22.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.443                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.945
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.046      25.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.704      25.911         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMS_26_41/M1                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  25.911         Logic Levels: 0  
                                                                                   Logic: 1.046ns(59.771%), Route: 0.704ns(40.229%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.469      25.945         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.484      25.461                          
 clock uncertainty                                       0.150      25.611                          

 Hold time                                              -0.003      25.608                          

 Data required time                                                 25.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.608                          
 Data arrival time                                                 -25.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.945
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.148 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.752      25.900         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_41/A0                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  25.900         Logic Levels: 0  
                                                                                   Logic: 0.987ns(56.757%), Route: 0.752ns(43.243%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.469      25.945         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.461                          
 clock uncertainty                                       0.150      25.611                          

 Hold time                                              -0.070      25.541                          

 Data required time                                                 25.541                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.541                          
 Data arrival time                                                 -25.900                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.956
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.191 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.854      26.045         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_29/A0                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.045         Logic Levels: 0  
                                                                                   Logic: 1.030ns(54.671%), Route: 0.854ns(45.329%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.480      25.956         ntclkbufg_0      
 CLMA_30_29/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.472                          
 clock uncertainty                                       0.150      25.622                          

 Hold time                                              -0.070      25.552                          

 Data required time                                                 25.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.552                          
 Data arrival time                                                 -26.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.941
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.465       5.941         ntclkbufg_0      
 CLMS_26_45/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_45/Q0                     tco                   0.209       6.150 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.864       7.014         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   7.014         Logic Levels: 0  
                                                                                   Logic: 0.209ns(19.478%), Route: 0.864ns(80.522%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.541       8.954                          

 Data required time                                                  8.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.954                          
 Data arrival time                                                  -7.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.941
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.465       5.941         ntclkbufg_0      
 CLMS_26_45/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMS_26_45/Q1                     tco                   0.209       6.150 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.739       6.889         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.889         Logic Levels: 0  
                                                                                   Logic: 0.209ns(22.046%), Route: 0.739ns(77.954%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.588       8.907                          

 Data required time                                                  8.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.907                          
 Data arrival time                                                  -6.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.018                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.936
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.460       5.936         ntclkbufg_0      
 CLMA_42_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_42_36/Q0                     tco                   0.209       6.145 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.525       6.670         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_30_56/Y0                     td                    0.226       6.896 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.497       7.393         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   7.393         Logic Levels: 1  
                                                                                   Logic: 0.435ns(29.856%), Route: 1.022ns(70.144%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.051       9.444                          

 Data required time                                                  9.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.444                          
 Data arrival time                                                  -7.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.051                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.870  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.170
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.277       5.170         ntclkbufg_0      
 CLMS_26_37/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMS_26_37/Q0                     tco                   0.198       5.368 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.499       5.867         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   5.867         Logic Levels: 0  
                                                                                   Logic: 0.198ns(28.407%), Route: 0.499ns(71.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.529       4.979                          

 Data required time                                                  4.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.979                          
 Data arrival time                                                  -5.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.888                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.273       5.166         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK

 CLMS_26_41/Q0                     tco                   0.197       5.363 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.607       5.970         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   5.970         Logic Levels: 0  
                                                                                   Logic: 0.197ns(24.502%), Route: 0.607ns(75.498%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.529       4.979                          

 Data required time                                                  4.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.979                          
 Data arrival time                                                  -5.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.870  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.170
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.277       5.170         ntclkbufg_0      
 CLMS_26_37/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_37/Q1                     tco                   0.198       5.368 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.612       5.980         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   5.980         Logic Levels: 0  
                                                                                   Logic: 0.198ns(24.444%), Route: 0.612ns(75.556%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.529       4.979                          

 Data required time                                                  4.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.979                          
 Data arrival time                                                  -5.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.550  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.115
  Launch Clock Delay      :  5.923
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.447       5.923         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_56/Q0                     tco                   0.206       6.129 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=72)       4.884      11.013         nt_ddr_init_done 
 CLMS_142_333/RS                                                           f       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                  11.013         Logic Levels: 0  
                                                                                   Logic: 0.206ns(4.047%), Route: 4.884ns(95.953%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.306      23.115         sys_clk_g        
 CLMS_142_333/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.258      23.373                          
 clock uncertainty                                      -0.050      23.323                          

 Recovery time                                          -0.212      23.111                          

 Data required time                                                 23.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.111                          
 Data arrival time                                                 -11.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.098                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[6]/opit_0_inv_MUX8TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.556  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.109
  Launch Clock Delay      :  5.923
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.447       5.923         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_56/Q0                     tco                   0.206       6.129 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=72)       4.581      10.710         nt_ddr_init_done 
 CLMA_146_324/RS                                                           f       i2c_config_m0/i2c_master_top_m0/txr[6]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  10.710         Logic Levels: 0  
                                                                                   Logic: 0.206ns(4.303%), Route: 4.581ns(95.697%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.300      23.109         sys_clk_g        
 CLMA_146_324/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[6]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.258      23.367                          
 clock uncertainty                                      -0.050      23.317                          

 Recovery time                                          -0.212      23.105                          

 Data required time                                                 23.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.105                          
 Data arrival time                                                 -10.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.395                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/state_3/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.568  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.097
  Launch Clock Delay      :  5.923
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.447       5.923         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_56/Q0                     tco                   0.206       6.129 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=72)       4.444      10.573         nt_ddr_init_done 
 CLMA_142_300/RS                                                           f       i2c_config_m0/state_3/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  10.573         Logic Levels: 0  
                                                                                   Logic: 0.206ns(4.430%), Route: 4.444ns(95.570%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.288      23.097         sys_clk_g        
 CLMA_142_300/CLK                                                          r       i2c_config_m0/state_3/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.258      23.355                          
 clock uncertainty                                      -0.050      23.305                          

 Recovery time                                          -0.212      23.093                          

 Data required time                                                 23.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.093                          
 Data arrival time                                                 -10.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.520                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.547
  Launch Clock Delay      :  5.144
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.251       5.144         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_56/Q0                     tco                   0.198       5.342 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=72)       2.743       8.085         nt_ddr_init_done 
 CLMA_146_201/RSCO                 td                    0.100       8.185 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.185         _N228            
 CLMA_146_205/RSCI                                                         f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.185         Logic Levels: 1  
                                                                                   Logic: 0.298ns(9.799%), Route: 2.743ns(90.201%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.480       3.547         sys_clk_g        
 CLMA_146_205/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.289                          
 clock uncertainty                                       0.050       3.339                          

 Removal time                                            0.000       3.339                          

 Data required time                                                  3.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.339                          
 Data arrival time                                                  -8.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.846                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17/opit_0_inv_L5Q/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.547
  Launch Clock Delay      :  5.144
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.251       5.144         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_56/Q0                     tco                   0.198       5.342 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=72)       2.743       8.085         nt_ddr_init_done 
 CLMA_146_201/RSCO                 td                    0.100       8.185 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.185         _N228            
 CLMA_146_205/RSCI                                                         f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17/opit_0_inv_L5Q/RS

 Data arrival time                                                   8.185         Logic Levels: 1  
                                                                                   Logic: 0.298ns(9.799%), Route: 2.743ns(90.201%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.480       3.547         sys_clk_g        
 CLMA_146_205/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.258       3.289                          
 clock uncertainty                                       0.050       3.339                          

 Removal time                                            0.000       3.339                          

 Data required time                                                  3.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.339                          
 Data arrival time                                                  -8.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.846                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.547
  Launch Clock Delay      :  5.144
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.251       5.144         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_56/Q0                     tco                   0.198       5.342 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=72)       2.743       8.085         nt_ddr_init_done 
 CLMA_146_201/RSCO                 td                    0.100       8.185 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.185         _N228            
 CLMA_146_205/RSCI                                                         f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.185         Logic Levels: 1  
                                                                                   Logic: 0.298ns(9.799%), Route: 2.743ns(90.201%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.480       3.547         sys_clk_g        
 CLMA_146_205/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.289                          
 clock uncertainty                                       0.050       3.339                          

 Removal time                                            0.000       3.339                          

 Data required time                                                  3.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.339                          
 Data arrival time                                                  -8.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.846                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.784
  Launch Clock Delay      :  5.937
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.458       5.937         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.209       6.146 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.980       7.126         frame_read_write_m0/write_fifo_aclr
 CLMA_86_68/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.126         Logic Levels: 0  
                                                                                   Logic: 0.209ns(17.578%), Route: 0.980ns(82.422%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.273      12.784         cmos_pclk_g      
 CLMA_86_68/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      12.784                          
 clock uncertainty                                      -0.050      12.734                          

 Recovery time                                          -0.223      12.511                          

 Data required time                                                 12.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.511                          
 Data arrival time                                                  -7.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.385                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.784
  Launch Clock Delay      :  5.937
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.458       5.937         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.209       6.146 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.980       7.126         frame_read_write_m0/write_fifo_aclr
 CLMA_86_68/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS

 Data arrival time                                                   7.126         Logic Levels: 0  
                                                                                   Logic: 0.209ns(17.578%), Route: 0.980ns(82.422%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.273      12.784         cmos_pclk_g      
 CLMA_86_68/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                         0.000      12.784                          
 clock uncertainty                                      -0.050      12.734                          

 Recovery time                                          -0.223      12.511                          

 Data required time                                                 12.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.511                          
 Data arrival time                                                  -7.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.385                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.784
  Launch Clock Delay      :  5.937
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.458       5.937         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.209       6.146 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.980       7.126         frame_read_write_m0/write_fifo_aclr
 CLMA_86_68/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS

 Data arrival time                                                   7.126         Logic Levels: 0  
                                                                                   Logic: 0.209ns(17.578%), Route: 0.980ns(82.422%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.273      12.784         cmos_pclk_g      
 CLMA_86_68/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/CLK
 clock pessimism                                         0.000      12.784                          
 clock uncertainty                                      -0.050      12.734                          

 Recovery time                                          -0.223      12.511                          

 Data required time                                                 12.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.511                          
 Data arrival time                                                  -7.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.385                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.957  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.199
  Launch Clock Delay      :  5.156
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.261       5.156         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.198       5.354 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.438       5.792         frame_read_write_m0/write_fifo_aclr
 CLMA_70_72/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/RS

 Data arrival time                                                   5.792         Logic Levels: 0  
                                                                                   Logic: 0.198ns(31.132%), Route: 0.438ns(68.868%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.470       3.199         cmos_pclk_g      
 CLMA_70_72/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000       3.199                          
 clock uncertainty                                       0.050       3.249                          

 Removal time                                           -0.195       3.054                          

 Data required time                                                  3.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.054                          
 Data arrival time                                                  -5.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.738                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.957  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.199
  Launch Clock Delay      :  5.156
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.261       5.156         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.198       5.354 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.438       5.792         frame_read_write_m0/write_fifo_aclr
 CLMA_70_72/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RS

 Data arrival time                                                   5.792         Logic Levels: 0  
                                                                                   Logic: 0.198ns(31.132%), Route: 0.438ns(68.868%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.470       3.199         cmos_pclk_g      
 CLMA_70_72/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/CLK
 clock pessimism                                         0.000       3.199                          
 clock uncertainty                                       0.050       3.249                          

 Removal time                                           -0.195       3.054                          

 Data required time                                                  3.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.054                          
 Data arrival time                                                  -5.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.738                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.957  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.199
  Launch Clock Delay      :  5.156
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.261       5.156         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.198       5.354 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.438       5.792         frame_read_write_m0/write_fifo_aclr
 CLMA_70_72/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/RS

 Data arrival time                                                   5.792         Logic Levels: 0  
                                                                                   Logic: 0.198ns(31.132%), Route: 0.438ns(68.868%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.470       3.199         cmos_pclk_g      
 CLMA_70_72/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000       3.199                          
 clock uncertainty                                       0.050       3.249                          

 Removal time                                           -0.195       3.054                          

 Data required time                                                  3.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.054                          
 Data arrival time                                                  -5.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.738                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.143
  Launch Clock Delay      :  5.946
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.467   19035.946         ntclkbufg_1      
 CLMA_50_36/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q0                     tco                   0.209   19036.155 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=59)       0.624   19036.779         frame_read_write_m0/read_fifo_aclr
 CLMS_54_65/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                               19036.779         Logic Levels: 0  
                                                                                   Logic: 0.209ns(25.090%), Route: 0.624ns(74.910%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.251   19035.151         video_clk        
 CLMS_54_65/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.416   19035.567                          
 clock uncertainty                                      -0.150   19035.417                          

 Recovery time                                          -0.223   19035.194                          

 Data required time                                              19035.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.194                          
 Data arrival time                                              -19036.779                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.585                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.143
  Launch Clock Delay      :  5.946
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.467   19035.946         ntclkbufg_1      
 CLMA_50_36/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q0                     tco                   0.209   19036.155 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=59)       0.624   19036.779         frame_read_write_m0/read_fifo_aclr
 CLMS_54_65/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                               19036.779         Logic Levels: 0  
                                                                                   Logic: 0.209ns(25.090%), Route: 0.624ns(74.910%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.251   19035.151         video_clk        
 CLMS_54_65/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.416   19035.567                          
 clock uncertainty                                      -0.150   19035.417                          

 Recovery time                                          -0.223   19035.194                          

 Data required time                                              19035.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.194                          
 Data arrival time                                              -19036.779                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.585                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.143
  Launch Clock Delay      :  5.946
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.467   19035.946         ntclkbufg_1      
 CLMA_50_36/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q0                     tco                   0.209   19036.155 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=59)       0.624   19036.779         frame_read_write_m0/read_fifo_aclr
 CLMS_54_65/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                               19036.779         Logic Levels: 0  
                                                                                   Logic: 0.209ns(25.090%), Route: 0.624ns(74.910%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.251   19035.151         video_clk        
 CLMS_54_65/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.416   19035.567                          
 clock uncertainty                                      -0.150   19035.417                          

 Recovery time                                          -0.223   19035.194                          

 Data required time                                              19035.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.194                          
 Data arrival time                                              -19036.779                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.585                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.352  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.933
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.270   19235.165         ntclkbufg_1      
 CLMA_50_36/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q0                     tco                   0.197   19235.362 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=59)       0.261   19235.623         frame_read_write_m0/read_fifo_aclr
 CLMA_50_45/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/RS

 Data arrival time                                               19235.623         Logic Levels: 0  
                                                                                   Logic: 0.197ns(43.013%), Route: 0.261ns(56.987%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.458   19235.933         video_clk        
 CLMA_50_45/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.416   19235.517                          
 clock uncertainty                                       0.150   19235.667                          

 Removal time                                           -0.186   19235.481                          

 Data required time                                              19235.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.481                          
 Data arrival time                                              -19235.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.142                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.352  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.933
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.270   19235.165         ntclkbufg_1      
 CLMA_50_36/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q0                     tco                   0.197   19235.362 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=59)       0.261   19235.623         frame_read_write_m0/read_fifo_aclr
 CLMA_50_44/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS

 Data arrival time                                               19235.623         Logic Levels: 0  
                                                                                   Logic: 0.197ns(43.013%), Route: 0.261ns(56.987%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.458   19235.933         video_clk        
 CLMA_50_44/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                        -0.416   19235.517                          
 clock uncertainty                                       0.150   19235.667                          

 Removal time                                           -0.186   19235.481                          

 Data required time                                              19235.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.481                          
 Data arrival time                                              -19235.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.142                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.352  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.933
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.270   19235.165         ntclkbufg_1      
 CLMA_50_36/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q0                     tco                   0.197   19235.362 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=59)       0.261   19235.623         frame_read_write_m0/read_fifo_aclr
 CLMA_50_44/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RS

 Data arrival time                                               19235.623         Logic Levels: 0  
                                                                                   Logic: 0.197ns(43.013%), Route: 0.261ns(56.987%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.458   19235.933         video_clk        
 CLMA_50_44/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/CLK
 clock pessimism                                        -0.416   19235.517                          
 clock uncertainty                                       0.150   19235.667                          

 Removal time                                           -0.186   19235.481                          

 Data required time                                              19235.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.481                          
 Data arrival time                                              -19235.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.142                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.202
  Launch Clock Delay      :  5.937
  Clock Pessimism Removal :  0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.458       5.937         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.209       6.146 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.168       7.314         frame_read_write_m0/write_fifo_aclr
 CLMS_78_93/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.314         Logic Levels: 0  
                                                                                   Logic: 0.209ns(15.178%), Route: 1.168ns(84.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.307      15.202         ntclkbufg_1      
 CLMS_78_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.742      15.944                          
 clock uncertainty                                      -0.150      15.794                          

 Recovery time                                          -0.223      15.571                          

 Data required time                                                 15.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.571                          
 Data arrival time                                                  -7.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.257                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.202
  Launch Clock Delay      :  5.937
  Clock Pessimism Removal :  0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.458       5.937         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.209       6.146 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.168       7.314         frame_read_write_m0/write_fifo_aclr
 CLMA_78_92/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/RS

 Data arrival time                                                   7.314         Logic Levels: 0  
                                                                                   Logic: 0.209ns(15.178%), Route: 1.168ns(84.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.307      15.202         ntclkbufg_1      
 CLMA_78_92/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.742      15.944                          
 clock uncertainty                                      -0.150      15.794                          

 Recovery time                                          -0.223      15.571                          

 Data required time                                                 15.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.571                          
 Data arrival time                                                  -7.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.257                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.202
  Launch Clock Delay      :  5.937
  Clock Pessimism Removal :  0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.458       5.937         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.209       6.146 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.168       7.314         frame_read_write_m0/write_fifo_aclr
 CLMS_78_93/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RS

 Data arrival time                                                   7.314         Logic Levels: 0  
                                                                                   Logic: 0.209ns(15.178%), Route: 1.168ns(84.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.307      15.202         ntclkbufg_1      
 CLMS_78_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/CLK
 clock pessimism                                         0.742      15.944                          
 clock uncertainty                                      -0.150      15.794                          

 Recovery time                                          -0.223      15.571                          

 Data required time                                                 15.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.571                          
 Data arrival time                                                  -7.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.257                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.939
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.270       5.165         ntclkbufg_1      
 CLMA_50_36/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q0                     tco                   0.198       5.363 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=59)       0.368       5.731         frame_read_write_m0/read_fifo_aclr
 CLMA_58_44/RSCO                   td                    0.092       5.823 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000       5.823         _N215            
 CLMA_58_48/RSCI                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/RS

 Data arrival time                                                   5.823         Logic Levels: 1  
                                                                                   Logic: 0.290ns(44.073%), Route: 0.368ns(55.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.460       5.939         ntclkbufg_1      
 CLMA_58_48/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.742       5.197                          
 clock uncertainty                                       0.000       5.197                          

 Removal time                                            0.000       5.197                          

 Data required time                                                  5.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.197                          
 Data arrival time                                                  -5.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.626                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.944
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.270       5.165         ntclkbufg_1      
 CLMA_50_36/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q0                     tco                   0.198       5.363 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=59)       0.368       5.731         frame_read_write_m0/read_fifo_aclr
 CLMA_58_44/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/RS

 Data arrival time                                                   5.731         Logic Levels: 0  
                                                                                   Logic: 0.198ns(34.982%), Route: 0.368ns(65.018%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.465       5.944         ntclkbufg_1      
 CLMA_58_44/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.742       5.202                          
 clock uncertainty                                       0.000       5.202                          

 Removal time                                           -0.195       5.007                          

 Data required time                                                  5.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.007                          
 Data arrival time                                                  -5.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.724                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.944
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.270       5.165         ntclkbufg_1      
 CLMA_50_36/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q0                     tco                   0.198       5.363 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=59)       0.368       5.731         frame_read_write_m0/read_fifo_aclr
 CLMA_58_44/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/RS

 Data arrival time                                                   5.731         Logic Levels: 0  
                                                                                   Logic: 0.198ns(34.982%), Route: 0.368ns(65.018%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.465       5.944         ntclkbufg_1      
 CLMA_58_44/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.742       5.202                          
 clock uncertainty                                       0.000       5.202                          

 Removal time                                           -0.195       5.007                          

 Data required time                                                  5.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.007                          
 Data arrival time                                                  -5.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.724                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.175
  Launch Clock Delay      :  5.979
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.503       5.979         ntclkbufg_0      
 CLMA_30_9/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_9/Q3                      tco                   0.209       6.188 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.016       7.204         u_ipsl_hmic_h_top/global_reset_n
 CLMA_58_33/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/RS

 Data arrival time                                                   7.204         Logic Levels: 0  
                                                                                   Logic: 0.209ns(17.061%), Route: 1.016ns(82.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.282      25.175         ntclkbufg_0      
 CLMA_58_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/CLK
 clock pessimism                                         0.741      25.916                          
 clock uncertainty                                      -0.150      25.766                          

 Recovery time                                          -0.223      25.543                          

 Data required time                                                 25.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.543                          
 Data arrival time                                                  -7.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[1]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.175
  Launch Clock Delay      :  5.979
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.503       5.979         ntclkbufg_0      
 CLMA_30_9/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_9/Q3                      tco                   0.209       6.188 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.016       7.204         u_ipsl_hmic_h_top/global_reset_n
 CLMA_58_33/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[1]/opit_0_inv/RS

 Data arrival time                                                   7.204         Logic Levels: 0  
                                                                                   Logic: 0.209ns(17.061%), Route: 1.016ns(82.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.282      25.175         ntclkbufg_0      
 CLMA_58_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[1]/opit_0_inv/CLK
 clock pessimism                                         0.741      25.916                          
 clock uncertainty                                      -0.150      25.766                          

 Recovery time                                          -0.223      25.543                          

 Data required time                                                 25.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.543                          
 Data arrival time                                                  -7.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[5]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.175
  Launch Clock Delay      :  5.979
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.503       5.979         ntclkbufg_0      
 CLMA_30_9/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_9/Q3                      tco                   0.209       6.188 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.016       7.204         u_ipsl_hmic_h_top/global_reset_n
 CLMA_58_33/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[5]/opit_0_inv/RS

 Data arrival time                                                   7.204         Logic Levels: 0  
                                                                                   Logic: 0.209ns(17.061%), Route: 1.016ns(82.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.282      25.175         ntclkbufg_0      
 CLMA_58_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[5]/opit_0_inv/CLK
 clock pessimism                                         0.741      25.916                          
 clock uncertainty                                      -0.150      25.766                          

 Recovery time                                          -0.223      25.543                          

 Data required time                                                 25.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.543                          
 Data arrival time                                                  -7.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.973
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  -0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.301       5.194         ntclkbufg_0      
 CLMA_30_13/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.197       5.391 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.246       5.637         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_12/RSCO                   td                    0.092       5.729 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.729         _N407            
 CLMA_26_16/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.729         Logic Levels: 1  
                                                                                   Logic: 0.289ns(54.019%), Route: 0.246ns(45.981%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.497       5.973         ntclkbufg_0      
 CLMA_26_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.741       5.232                          
 clock uncertainty                                       0.000       5.232                          

 Removal time                                            0.000       5.232                          

 Data required time                                                  5.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.232                          
 Data arrival time                                                  -5.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.973
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  -0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.301       5.194         ntclkbufg_0      
 CLMA_30_13/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.197       5.391 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.246       5.637         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_12/RSCO                   td                    0.092       5.729 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.729         _N407            
 CLMA_26_16/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   5.729         Logic Levels: 1  
                                                                                   Logic: 0.289ns(54.019%), Route: 0.246ns(45.981%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.497       5.973         ntclkbufg_0      
 CLMA_26_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.741       5.232                          
 clock uncertainty                                       0.000       5.232                          

 Removal time                                            0.000       5.232                          

 Data required time                                                  5.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.232                          
 Data arrival time                                                  -5.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.982
  Launch Clock Delay      :  5.199
  Clock Pessimism Removal :  -0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.306       5.199         ntclkbufg_0      
 CLMA_30_9/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_9/Q3                      tco                   0.197       5.396 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.269       5.665         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_4/RSCO                    td                    0.092       5.757 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_iol_rst/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.757         _N408            
 CLMA_26_8/RSCI                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[0]/opit_0_inv/RS

 Data arrival time                                                   5.757         Logic Levels: 1  
                                                                                   Logic: 0.289ns(51.792%), Route: 0.269ns(48.208%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.506       5.982         ntclkbufg_0      
 CLMA_26_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[0]/opit_0_inv/CLK
 clock pessimism                                        -0.741       5.241                          
 clock uncertainty                                       0.000       5.241                          

 Removal time                                            0.000       5.241                          

 Data required time                                                  5.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.241                          
 Data arrival time                                                  -5.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.516                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.447       5.923         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_56/Q0                     tco                   0.206       6.129 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=72)       4.346      10.475         nt_ddr_init_done 
 IOL_151_294/DO                    td                    0.081      10.556 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.556         ddr_init_done_obuf/ntO
 IOBD_152_294/PAD                  td                    1.972      12.528 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.075      12.603         ddr_init_done    
 C15                                                                       f       ddr_init_done (port)

 Data arrival time                                                  12.603         Logic Levels: 2  
                                                                                   Logic: 2.259ns(33.817%), Route: 4.421ns(66.183%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.500       5.976         ntclkbufg_0      
 CLMA_38_4/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_38_4/Q0                      tco                   0.206       6.182 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.611       7.793         nt_ddrphy_rst_done
 IOL_151_9/DO                      td                    0.081       7.874 f       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.874         ddrphy_rst_done_obuf/ntO
 IOBS_152_9/PAD                    td                    1.972       9.846 f       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.075       9.921         ddrphy_rst_done  
 P14                                                                       f       ddrphy_rst_done (port)

 Data arrival time                                                   9.921         Logic Levels: 2  
                                                                                   Logic: 2.259ns(57.262%), Route: 1.686ns(42.738%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : ISP/judge_single1_inst/handle_inst/area_colour_11_inst/s1[10]/opit_0_inv/RS
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=2022)     3.738       4.923         nt_rst_n         
 CLMA_10_224/RSCO                  td                    0.094       5.017 r       ISP/judge_single3_inst/Vertical_Projection_inst/v_nedge_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.017         _N301            
 CLMA_10_228/RSCO                  td                    0.078       5.095 r       ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s1[5]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.095         _N300            
 CLMA_10_232/RSCO                  td                    0.078       5.173 r       ISP/judge_single3_inst/Vertical_Projection_inst/v_pedge_cnt[0]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000       5.173         _N299            
 CLMA_10_236/RSCO                  td                    0.078       5.251 r       ISP/Pretreatment_inst/Bit_Dilation_Detector_x3_inst/post_img_Bit3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.251         _N298            
 CLMA_10_240/RSCO                  td                    0.078       5.329 r       ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.329         _N297            
 CLMA_10_244/RSCO                  td                    0.078       5.407 r       ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.407         _N296            
 CLMA_10_248/RSCO                  td                    0.078       5.485 r       ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.485         _N295            
 CLMA_10_252/RSCO                  td                    0.078       5.563 r       ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.563         _N294            
 CLMA_10_256/RSCO                  td                    0.078       5.641 r       ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.641         _N293            
 CLMA_10_260/RSCO                  td                    0.078       5.719 r       ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       5.719         _N292            
 CLMA_10_264/RSCO                  td                    0.078       5.797 r       ISP/judge_single1_inst/handle_inst/area_colour_3_inst/s1[15]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.797         _N291            
 CLMA_10_268/RSCO                  td                    0.078       5.875 r       ISP/judge_single1_inst/handle_inst/area_colour_8_inst/s0[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.875         _N290            
 CLMA_10_272/RSCO                  td                    0.078       5.953 r       ISP/judge_single1_inst/handle_inst/area_colour_3_inst/s1[20]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.953         _N289            
 CLMA_10_276/RSCO                  td                    0.078       6.031 r       ISP/judge_single1_inst/handle_inst/area_colour_3_inst/s0[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.031         _N288            
 CLMA_10_280/RSCO                  td                    0.078       6.109 r       ISP/judge_single1_inst/handle_inst/area_colour_11_inst/s0[14]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.109         _N287            
 CLMA_10_284/RSCO                  td                    0.078       6.187 r       ISP/judge_single1_inst/handle_inst/area_colour_11_inst/s1[18]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.187         _N286            
 CLMA_10_288/RSCO                  td                    0.078       6.265 r       ISP/judge_single1_inst/handle_inst/area_colour_11_inst/s0[18]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.265         _N285            
 CLMA_10_292/RSCO                  td                    0.078       6.343 r       ISP/judge_single0_inst/r_t_r[3]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.343         _N284            
 CLMA_10_296/RSCO                  td                    0.078       6.421 r       ISP/judge_single1_inst/handle_inst/area_colour_11_inst/s0[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.421         _N283            
 CLMA_10_300/RSCO                  td                    0.078       6.499 r       ISP/judge_single1_inst/handle_inst/area_colour_11_inst/s1[11]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.499         _N282            
 CLMA_10_304/RSCO                  td                    0.078       6.577 r       ISP/judge_single0_inst/r_t_r[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.577         _N281            
 CLMA_10_312/RSCO                  td                    0.078       6.655 r       ISP/judge_single1_inst/handle_inst/area_colour_11_inst/s0[11]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.655         _N280            
 CLMA_10_316/RSCI                                                          r       ISP/judge_single1_inst/handle_inst/area_colour_11_inst/s1[10]/opit_0_inv/RS

 Data arrival time                                                   6.655         Logic Levels: 24 
                                                                                   Logic: 2.772ns(41.653%), Route: 3.883ns(58.347%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 15.000 sec
Action report_timing: CPU time elapsed is 13.734 sec
Current time: Thu Jul 21 16:49:57 2022
Action report_timing: Peak memory pool usage is 625,790,976 bytes
Report timing is finished successfully.
