<architecture name="th">
	<parse_flags separator=","/>
	<processor_model>
		<data width="18"/>
		<pc width="10" program_output_min_size="512" type="base2"/>
		<instruction width="32"/>
	</processor_model>
	<reg_model>
		<ext_field id="rf" max="15" start="27" width="4"/>
		<ext_field id="immediate" max="2047" start="16" width="11"/>
		<ext_field id="branch" max="1023" start="16" width="10"/>
	</reg_model>
	<token_maps>
	</token_maps>
	<instruction_model>
		<instruction name="next_packed">
			<option>
				<part start="31" width="1">
					<value name="u" value="0"/>
					<value name="p" value="1"/>
				</part>
			</option>
		</instruction>
		<instruction name="dp0">
			<option>
				<part start="0" width="3">
					<value name="com" value="0"/>
					<value name="RREG" value="1" ext_field="rf"/>
					<value name="memh" value="2"/>
					<value name="diff" value="3"/>
					<value name="IMMEDIATE" value="4" ext_field="immediate"/>
					<value name="bits" value="5"/>
					<value name="plo" value="6"/>
					<value name="pc" value="7"/>
				</part>
				<token value="->"/>
				<part start="3" width="3">
					<value name="nop" value="0"/>
					<value name="wad" value="1"/>
					<value name="memh" value="2"/>
					<value name="sub" value="3"/>
					<value name="rf" value="4"/>
					<value name="and" value="5"/>
					<value name="or" value="6"/>
					<value name="xor" value="7"/>
				</part>
			</option>
			<option>
				<part start="0" width="6">
					<value name="" value="0"/>
				</part>
			</option>
		</instruction>
		<instruction name="dp1">
			<option>
				<part start="6" width="3">
					<value name="com" value="0"/>
					<value name="RREG" value="1" ext_field="rf"/>
					<value name="meml" value="2"/>
					<value name="inc" value="3"/>
					<value name="IMMEDIATE" value="4" ext_field="immediate"/>
					<value name="phi" value="5"/>
					<value name="crd" value="6"/>
					<value name="pc" value="7"/>
				</part>
				<token value="->"/>
				<part start="9" width="4">
					<value name="nop" value="0"/>
					<value name="rad" value="1"/>
					<value name="meml" value="2"/>
					<value name="inc" value="3"/>
					<value name="pc" value="8"/>
					<value name="pcz" value="9"/>
					<value name="pcnz" value="10"/>
					<value name="cri" value="12"/>
					<value name="crd" value="13"/>
					<value name="mul" value="14"/>
					<value name="leds" value="15"/>
				</part>
			</option>
			<option>
				<part start="6" width="7">
					<value name="bra" value="68"/>
					<value name="bz" value="76"/>
					<value name="bnz" value="84"/>
				</part>
				<part start="0" width="0">
					<value name="LABEL" value="0" ext_field="branch"/>
				</part>
			</option>
			<option>
				<part start="6" width="7">
					<value name="" value="0"/>
				</part>
			</option>
		</instruction>
		<instruction name="comr">
			<option>
				<part start="13" width="3">
					<value name="com" value="0"/>
					<value name="RREG" value="1" ext_field="rf"/>
					<value name="IMMEDIATE" value="2" ext_field="immediate"/>
					<value name="plo" value="3"/>
					<value name="meml" value="4"/>
					<value name="inc" value="5"/>
					<value name="diff" value="6"/>
					<value name="bits" value="7"/>
				</part>
				<token value="->"/>
				<part start="0" width="0">
					<value name="com" value="0"/>
				</part>
			</option>
			<option>
				<part start="13" width="3">
					<value name="" value="0"/>
				</part>
			</option>
		</instruction>
	</instruction_model>
	<timing_model>
		<bus name="diff" latency="1"/>
		<bus name="inc" latency="1"/>
		<bus name="plo" latency="1"/>
		<bus name="phi" latency="1"/>
	</timing_model>
</architecture>
