

================================================================
== Vitis HLS Report for 'horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5'
================================================================
* Date:           Thu Dec 18 21:18:26 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flva1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  17.350 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |    10986|    10986|  0.191 ms|  0.191 ms|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_123_4_VITIS_LOOP_125_5  |    10984|    10984|        65|         56|          1|   196|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 56, depth = 65


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 65
* Pipeline : 1
  Pipeline-0 : II = 56, D = 65, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.93>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/horn_schunck_hsl.cpp:125]   --->   Operation 68 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 69 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%indvar_flatten8 = alloca i32 1"   --->   Operation 70 'alloca' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%store_forwarded = alloca i32 1"   --->   Operation 71 'alloca' 'store_forwarded' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%store_forwarded3 = alloca i32 1"   --->   Operation 72 'alloca' 'store_forwarded3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.47ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten8"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 74 [1/1] (0.47ns)   --->   "%store_ln123 = store i4 1, i4 %y" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 74 'store' 'store_ln123' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 75 [1/1] (0.47ns)   --->   "%store_ln125 = store i4 1, i4 %x" [../HS_hls/src/horn_schunck_hsl.cpp:125]   --->   Operation 75 'store' 'store_ln125' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body28"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten8_load = load i8 %indvar_flatten8" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 77 'load' 'indvar_flatten8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.10ns)   --->   "%icmp_ln123 = icmp_eq  i8 %indvar_flatten8_load, i8 196" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 78 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.10ns)   --->   "%add_ln123 = add i8 %indvar_flatten8_load, i8 1" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 79 'add' 'add_ln123' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %for.inc141, void %for.inc144.exitStub" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 80 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%x_load = load i4 %x" [../HS_hls/src/horn_schunck_hsl.cpp:125]   --->   Operation 81 'load' 'x_load' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%y_load = load i4 %y" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 82 'load' 'y_load' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.84ns)   --->   "%icmp_ln125 = icmp_eq  i4 %x_load, i4 15" [../HS_hls/src/horn_schunck_hsl.cpp:125]   --->   Operation 83 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln123)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.25ns)   --->   "%select_ln123 = select i1 %icmp_ln125, i4 1, i4 %x_load" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 84 'select' 'select_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.84ns)   --->   "%add_ln129_1 = add i4 %y_load, i4 2" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 85 'add' 'add_ln129_1' <Predicate = (!icmp_ln123)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.84ns)   --->   "%add_ln129_6 = add i4 %y_load, i4 1" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 86 'add' 'add_ln129_6' <Predicate = (!icmp_ln123)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.25ns)   --->   "%select_ln123_1 = select i1 %icmp_ln125, i4 %add_ln129_1, i4 %add_ln129_6" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 87 'select' 'select_ln123_1' <Predicate = (!icmp_ln123)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.25ns)   --->   "%select_ln123_2 = select i1 %icmp_ln125, i4 %add_ln129_6, i4 %y_load" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 88 'select' 'select_ln123_2' <Predicate = (!icmp_ln123)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.84ns)   --->   "%first_iter_1 = icmp_eq  i4 %select_ln123, i4 1" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 89 'icmp' 'first_iter_1' <Predicate = (!icmp_ln123)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i4 %select_ln123_2" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 90 'zext' 'zext_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.73ns)   --->   "%mul_ln123 = mul i9 %zext_ln123, i9 22" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 91 'mul' 'mul_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_88_cast = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln123, i32 6, i32 8" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 92 'partselect' 'tmp_88_cast' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_88_cast, i3 0" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 93 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i6 %tmp_33" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 94 'zext' 'zext_ln129' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_402 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41, i64 0, i64 %zext_ln129" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 95 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_402' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_403 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39, i64 0, i64 %zext_ln129" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 96 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_403' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_404 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37, i64 0, i64 %zext_ln129" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 97 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_404' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_405 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29, i64 0, i64 %zext_ln129" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 98 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_405' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_406 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27, i64 0, i64 %zext_ln129" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 99 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_406' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_407 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25, i64 0, i64 %zext_ln129" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 100 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_407' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 101 [8/8] (0.88ns)   --->   "%urem_ln123 = urem i4 %select_ln123_2, i4 3" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 101 'urem' 'urem_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.47ns)   --->   "%br_ln125 = br i1 %first_iter_1, void %for.body28.split, void %for.first.iter.for.body28" [../HS_hls/src/horn_schunck_hsl.cpp:125]   --->   Operation 102 'br' 'br_ln125' <Predicate = (!icmp_ln123)> <Delay = 0.47>
ST_1 : Operation 103 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_396 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_405" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 103 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_396' <Predicate = (!icmp_ln123 & first_iter_1)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 104 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_397 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_406" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 104 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_397' <Predicate = (!icmp_ln123 & first_iter_1)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 105 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_398 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_407" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 105 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_398' <Predicate = (!icmp_ln123 & first_iter_1)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 106 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_399 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_402" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 106 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_399' <Predicate = (!icmp_ln123 & first_iter_1)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 107 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_400 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_403" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 107 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_400' <Predicate = (!icmp_ln123 & first_iter_1)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 108 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_401 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_404" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 108 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_401' <Predicate = (!icmp_ln123 & first_iter_1)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 109 [1/1] (0.47ns)   --->   "%br_ln125 = br void %for.body28.split" [../HS_hls/src/horn_schunck_hsl.cpp:125]   --->   Operation 109 'br' 'br_ln125' <Predicate = (!icmp_ln123 & first_iter_1)> <Delay = 0.47>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln123_2, i4 %select_ln123" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 110 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i8 %tmp_34" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 111 'zext' 'zext_ln132' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%It16_addr = getelementptr i16 %It16, i64 0, i64 %zext_ln132" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 112 'getelementptr' 'It16_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%Ix16_addr = getelementptr i16 %Ix16, i64 0, i64 %zext_ln132" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 113 'getelementptr' 'Ix16_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%Iy16_addr = getelementptr i16 %Iy16, i64 0, i64 %zext_ln132" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 114 'getelementptr' 'Iy16_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.84ns)   --->   "%add_ln129_2 = add i4 %select_ln123, i4 1" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 115 'add' 'add_ln129_2' <Predicate = (!icmp_ln123)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln129_2, i32 1, i32 3" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 116 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_88_cast, i3 %lshr_ln4" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 117 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln129_4 = zext i6 %tmp_38" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 118 'zext' 'zext_ln129_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_348 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41, i64 0, i64 %zext_ln129_4" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 119 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_348' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_349 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40, i64 0, i64 %zext_ln129_4" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 120 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_349' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_350 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39, i64 0, i64 %zext_ln129_4" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 121 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_350' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_351 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38, i64 0, i64 %zext_ln129_4" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 122 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_351' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_352 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37, i64 0, i64 %zext_ln129_4" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 123 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_352' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_353 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36, i64 0, i64 %zext_ln129_4" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 124 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_353' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_354 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29, i64 0, i64 %zext_ln129_4" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 125 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_354' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_355 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28, i64 0, i64 %zext_ln129_4" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 126 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_355' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_356 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27, i64 0, i64 %zext_ln129_4" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 127 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_356' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_357 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26, i64 0, i64 %zext_ln129_4" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 128 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_357' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_358 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25, i64 0, i64 %zext_ln129_4" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 129 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_358' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_359 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24, i64 0, i64 %zext_ln129_4" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 130 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_359' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 131 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_360 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_348" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 131 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_360' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 132 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_361 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_349" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 132 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_361' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 133 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_362 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_350" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 133 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_362' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 134 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_363 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_351" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 134 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_363' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 135 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_364 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_352" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 135 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_364' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 136 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_365 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_353" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 136 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_365' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 137 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_378 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_354" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 137 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_378' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 138 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_379 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_355" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 138 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_379' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 139 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_380 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_356" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 139 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_380' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 140 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_381 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_357" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 140 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_381' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 141 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_382 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_358" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 141 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_382' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 142 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_383 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_359" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 142 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_383' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 143 [2/2] (1.42ns)   --->   "%Ix16_load = load i8 %Ix16_addr" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 143 'load' 'Ix16_load' <Predicate = (!icmp_ln123)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 144 [2/2] (1.42ns)   --->   "%Iy16_load = load i8 %Iy16_addr" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 144 'load' 'Iy16_load' <Predicate = (!icmp_ln123)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 145 [2/2] (1.42ns)   --->   "%It16_load = load i8 %It16_addr" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 145 'load' 'It16_load' <Predicate = (!icmp_ln123)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 146 [1/1] (0.47ns)   --->   "%store_ln123 = store i8 %add_ln123, i8 %indvar_flatten8" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 146 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.47>
ST_1 : Operation 147 [1/1] (0.47ns)   --->   "%store_ln125 = store i4 %add_ln129_2, i4 %x" [../HS_hls/src/horn_schunck_hsl.cpp:125]   --->   Operation 147 'store' 'store_ln125' <Predicate = (!icmp_ln123)> <Delay = 0.47>

State 2 <SV = 1> <Delay = 3.20>
ST_2 : Operation 148 [7/8] (0.88ns)   --->   "%urem_ln123 = urem i4 %select_ln123_2, i4 3" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 148 'urem' 'urem_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_396 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_405" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 149 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_396' <Predicate = (!icmp_ln123 & first_iter_1)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 150 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_397 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_406" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 150 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_397' <Predicate = (!icmp_ln123 & first_iter_1)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 151 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_398 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_407" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 151 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_398' <Predicate = (!icmp_ln123 & first_iter_1)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 152 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_399 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_402" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 152 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_399' <Predicate = (!icmp_ln123 & first_iter_1)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 153 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_400 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_403" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 153 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_400' <Predicate = (!icmp_ln123 & first_iter_1)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 154 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_401 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_404" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 154 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_401' <Predicate = (!icmp_ln123 & first_iter_1)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 155 [1/1] (0.84ns)   --->   "%add_ln129 = add i4 %select_ln123_2, i4 15" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 155 'add' 'add_ln129' <Predicate = (!icmp_ln123)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i4 %add_ln129" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 156 'zext' 'zext_ln129_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (1.73ns)   --->   "%mul_ln129 = mul i9 %zext_ln129_1, i9 22" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 157 'mul' 'mul_ln129' <Predicate = (!icmp_ln123)> <Delay = 1.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i4 %select_ln123" [../HS_hls/src/horn_schunck_hsl.cpp:125]   --->   Operation 158 'trunc' 'trunc_ln125' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %select_ln123, i32 1, i32 3" [../HS_hls/src/horn_schunck_hsl.cpp:125]   --->   Operation 159 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_91_cast = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln129, i32 6, i32 8" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 160 'partselect' 'tmp_91_cast' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_91_cast, i3 %lshr_ln3" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 161 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln129_2 = zext i6 %tmp_35" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 162 'zext' 'zext_ln129_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_312 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41, i64 0, i64 %zext_ln129_2" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 163 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_312' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_315 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40, i64 0, i64 %zext_ln129_2" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 164 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_315' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_318 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39, i64 0, i64 %zext_ln129_2" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 165 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_318' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_321 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38, i64 0, i64 %zext_ln129_2" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 166 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_321' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_324 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37, i64 0, i64 %zext_ln129_2" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 167 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_324' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_327 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36, i64 0, i64 %zext_ln129_2" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 168 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_327' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_330 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29, i64 0, i64 %zext_ln129_2" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 169 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_330' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_333 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28, i64 0, i64 %zext_ln129_2" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 170 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_333' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_336 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27, i64 0, i64 %zext_ln129_2" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 171 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_336' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_339 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26, i64 0, i64 %zext_ln129_2" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 172 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_339' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_342 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25, i64 0, i64 %zext_ln129_2" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 173 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_342' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_345 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24, i64 0, i64 %zext_ln129_2" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 174 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_345' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 175 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_360 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_348" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 175 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_360' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 176 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_361 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_349" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 176 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_361' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 177 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_362 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_350" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 177 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_362' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 178 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_363 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_351" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 178 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_363' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 179 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_364 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_352" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 179 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_364' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 180 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_365 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_353" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 180 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_365' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 181 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_366 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_312" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 181 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_366' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 182 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_367 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_315" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 182 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_367' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 183 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_368 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_318" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 183 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_368' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 184 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_369 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_321" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 184 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_369' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 185 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_370 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_324" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 185 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_370' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 186 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_371 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_327" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 186 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_371' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 187 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_378 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_354" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 187 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_378' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 188 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_379 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_355" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 188 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_379' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 189 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_380 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_356" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 189 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_380' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 190 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_381 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_357" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 190 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_381' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 191 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_382 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_358" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 191 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_382' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 192 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_383 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_359" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 192 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_383' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 193 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_384 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_330" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 193 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_384' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 194 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_385 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_333" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 194 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_385' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 195 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_386 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_336" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 195 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_386' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 196 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_387 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_339" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 196 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_387' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 197 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_388 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_342" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 197 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_388' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 198 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_389 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_345" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 198 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_389' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 199 [1/2] ( I:1.42ns O:1.42ns )   --->   "%Ix16_load = load i8 %Ix16_addr" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 199 'load' 'Ix16_load' <Predicate = (!icmp_ln123)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln132 = sext i16 %Ix16_load" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 200 'sext' 'sext_ln132' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 201 [1/2] ( I:1.42ns O:1.42ns )   --->   "%Iy16_load = load i8 %Iy16_addr" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 201 'load' 'Iy16_load' <Predicate = (!icmp_ln123)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 202 [1/2] ( I:1.42ns O:1.42ns )   --->   "%It16_load = load i8 %It16_addr" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 202 'load' 'It16_load' <Predicate = (!icmp_ln123)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 203 [3/3] (0.93ns) (grouped into DSP with root node add_ln133)   --->   "%mul_ln133 = mul i32 %sext_ln132, i32 %sext_ln132" [../HS_hls/src/horn_schunck_hsl.cpp:133]   --->   Operation 203 'mul' 'mul_ln133' <Predicate = (!icmp_ln123)> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 0> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 204 [1/1] (0.47ns)   --->   "%store_ln123 = store i4 %select_ln123_2, i4 %y" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 204 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.47>

State 3 <SV = 2> <Delay = 2.35>
ST_3 : Operation 205 [6/8] (0.88ns)   --->   "%urem_ln123 = urem i4 %select_ln123_2, i4 3" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 205 'urem' 'urem_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%select_ln123_1_cast = zext i4 %select_ln123_1" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 206 'zext' 'select_ln123_1_cast' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (1.73ns)   --->   "%mul14 = mul i9 %select_ln123_1_cast, i9 22" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 207 'mul' 'mul14' <Predicate = (!icmp_ln123)> <Delay = 1.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_93_cast = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul14, i32 6, i32 8" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 208 'partselect' 'tmp_93_cast' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_93_cast, i3 %lshr_ln3" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 209 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln129_3 = zext i6 %tmp_36" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 210 'zext' 'zext_ln129_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_313 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41, i64 0, i64 %zext_ln129_3" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 211 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_313' <Predicate = (!icmp_ln123 & !trunc_ln125)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_316 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40, i64 0, i64 %zext_ln129_3" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 212 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_316' <Predicate = (!icmp_ln123 & trunc_ln125)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_319 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39, i64 0, i64 %zext_ln129_3" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 213 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_319' <Predicate = (!icmp_ln123 & !trunc_ln125)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_322 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38, i64 0, i64 %zext_ln129_3" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 214 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_322' <Predicate = (!icmp_ln123 & trunc_ln125)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_325 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37, i64 0, i64 %zext_ln129_3" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 215 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_325' <Predicate = (!icmp_ln123 & !trunc_ln125)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_328 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36, i64 0, i64 %zext_ln129_3" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 216 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_328' <Predicate = (!icmp_ln123 & trunc_ln125)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_331 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29, i64 0, i64 %zext_ln129_3" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 217 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_331' <Predicate = (!icmp_ln123 & !trunc_ln125)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_334 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28, i64 0, i64 %zext_ln129_3" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 218 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_334' <Predicate = (!icmp_ln123 & trunc_ln125)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_337 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27, i64 0, i64 %zext_ln129_3" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 219 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_337' <Predicate = (!icmp_ln123 & !trunc_ln125)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_340 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26, i64 0, i64 %zext_ln129_3" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 220 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_340' <Predicate = (!icmp_ln123 & trunc_ln125)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_343 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25, i64 0, i64 %zext_ln129_3" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 221 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_343' <Predicate = (!icmp_ln123 & !trunc_ln125)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_346 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24, i64 0, i64 %zext_ln129_3" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 222 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_346' <Predicate = (!icmp_ln123 & trunc_ln125)> <Delay = 0.00>
ST_3 : Operation 223 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_366 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_312" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 223 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_366' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 224 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_367 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_315" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 224 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_367' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 225 [1/1] (0.35ns)   --->   "%select_ln129_3 = select i1 %trunc_ln125, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_367, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_366" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 225 'select' 'select_ln129_3' <Predicate = (!icmp_ln123)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 226 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_368 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_318" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 226 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_368' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 227 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_369 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_321" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 227 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_369' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 228 [1/1] (0.35ns)   --->   "%select_ln129_4 = select i1 %trunc_ln125, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_369, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_368" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 228 'select' 'select_ln129_4' <Predicate = (!icmp_ln123)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 229 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_370 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_324" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 229 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_370' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 230 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_371 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_327" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 230 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_371' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 231 [1/1] (0.35ns)   --->   "%select_ln129_5 = select i1 %trunc_ln125, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_371, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_370" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 231 'select' 'select_ln129_5' <Predicate = (!icmp_ln123)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 232 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_372 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_313" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 232 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_372' <Predicate = (!icmp_ln123 & !trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 233 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_373 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_316" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 233 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_373' <Predicate = (!icmp_ln123 & trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 234 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_374 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_319" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 234 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_374' <Predicate = (!icmp_ln123 & !trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 235 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_375 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_322" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 235 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_375' <Predicate = (!icmp_ln123 & trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 236 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_376 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_325" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 236 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_376' <Predicate = (!icmp_ln123 & !trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 237 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_377 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_328" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 237 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_377' <Predicate = (!icmp_ln123 & trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 238 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_384 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_330" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 238 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_384' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 239 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_385 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_333" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 239 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_385' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 240 [1/1] (0.35ns)   --->   "%select_ln130_3 = select i1 %trunc_ln125, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_385, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_384" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 240 'select' 'select_ln130_3' <Predicate = (!icmp_ln123)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 241 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_386 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_336" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 241 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_386' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 242 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_387 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_339" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 242 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_387' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 243 [1/1] (0.35ns)   --->   "%select_ln130_4 = select i1 %trunc_ln125, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_387, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_386" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 243 'select' 'select_ln130_4' <Predicate = (!icmp_ln123)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 244 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_388 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_342" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 244 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_388' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 245 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_389 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_345" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 245 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_389' <Predicate = (!icmp_ln123)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 246 [1/1] (0.35ns)   --->   "%select_ln130_5 = select i1 %trunc_ln125, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_389, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_388" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 246 'select' 'select_ln130_5' <Predicate = (!icmp_ln123)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 247 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_390 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_331" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 247 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_390' <Predicate = (!icmp_ln123 & !trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 248 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_391 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_334" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 248 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_391' <Predicate = (!icmp_ln123 & trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 249 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_392 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_337" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 249 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_392' <Predicate = (!icmp_ln123 & !trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 250 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_393 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_340" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 250 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_393' <Predicate = (!icmp_ln123 & trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 251 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_394 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_343" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 251 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_394' <Predicate = (!icmp_ln123 & !trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 252 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_395 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_346" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 252 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_395' <Predicate = (!icmp_ln123 & trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln132_2 = sext i16 %Iy16_load" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 253 'sext' 'sext_ln132_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 254 [2/3] (0.93ns) (grouped into DSP with root node add_ln133)   --->   "%mul_ln133 = mul i32 %sext_ln132, i32 %sext_ln132" [../HS_hls/src/horn_schunck_hsl.cpp:133]   --->   Operation 254 'mul' 'mul_ln133' <Predicate = (!icmp_ln123)> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 0> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 255 [3/3] (0.93ns) (grouped into DSP with root node add_ln133_1)   --->   "%mul_ln133_1 = mul i32 %sext_ln132_2, i32 %sext_ln132_2" [../HS_hls/src/horn_schunck_hsl.cpp:133]   --->   Operation 255 'mul' 'mul_ln133_1' <Predicate = (!icmp_ln123)> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 0> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.06>
ST_4 : Operation 256 [5/8] (0.88ns)   --->   "%urem_ln123 = urem i4 %select_ln123_2, i4 3" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 256 'urem' 'urem_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_372 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_313" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 257 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_372' <Predicate = (!icmp_ln123 & !trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_4 : Operation 258 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_373 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_316" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 258 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_373' <Predicate = (!icmp_ln123 & trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_4 : Operation 259 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_374 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_319" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 259 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_374' <Predicate = (!icmp_ln123 & !trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_4 : Operation 260 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_375 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_322" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 260 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_375' <Predicate = (!icmp_ln123 & trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_4 : Operation 261 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_376 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_325" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 261 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_376' <Predicate = (!icmp_ln123 & !trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_4 : Operation 262 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_377 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_328" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 262 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_377' <Predicate = (!icmp_ln123 & trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_4 : Operation 263 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_390 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_331" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 263 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_390' <Predicate = (!icmp_ln123 & !trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_4 : Operation 264 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_391 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_334" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 264 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_391' <Predicate = (!icmp_ln123 & trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_4 : Operation 265 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_392 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_337" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 265 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_392' <Predicate = (!icmp_ln123 & !trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_4 : Operation 266 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_393 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_340" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 266 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_393' <Predicate = (!icmp_ln123 & trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_4 : Operation 267 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_394 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_343" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 267 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_394' <Predicate = (!icmp_ln123 & !trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_4 : Operation 268 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_395 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_346" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 268 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_395' <Predicate = (!icmp_ln123 & trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_4 : Operation 269 [1/3] (0.00ns) (grouped into DSP with root node add_ln133)   --->   "%mul_ln133 = mul i32 %sext_ln132, i32 %sext_ln132" [../HS_hls/src/horn_schunck_hsl.cpp:133]   --->   Operation 269 'mul' 'mul_ln133' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 0> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 270 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln133 = add i32 %mul_ln133, i32 1048576" [../HS_hls/src/horn_schunck_hsl.cpp:133]   --->   Operation 270 'add' 'add_ln133' <Predicate = (!icmp_ln123)> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 0> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 271 [2/3] (0.93ns) (grouped into DSP with root node add_ln133_1)   --->   "%mul_ln133_1 = mul i32 %sext_ln132_2, i32 %sext_ln132_2" [../HS_hls/src/horn_schunck_hsl.cpp:133]   --->   Operation 271 'mul' 'mul_ln133_1' <Predicate = (!icmp_ln123)> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 0> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.13>
ST_5 : Operation 272 [4/8] (0.88ns)   --->   "%urem_ln123 = urem i4 %select_ln123_2, i4 3" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 272 'urem' 'urem_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 273 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln133 = add i32 %mul_ln133, i32 1048576" [../HS_hls/src/horn_schunck_hsl.cpp:133]   --->   Operation 273 'add' 'add_ln133' <Predicate = (!icmp_ln123)> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 0> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 274 [1/3] (0.00ns) (grouped into DSP with root node add_ln133_1)   --->   "%mul_ln133_1 = mul i32 %sext_ln132_2, i32 %sext_ln132_2" [../HS_hls/src/horn_schunck_hsl.cpp:133]   --->   Operation 274 'mul' 'mul_ln133_1' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 0> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i32 %add_ln133" [../HS_hls/src/horn_schunck_hsl.cpp:133]   --->   Operation 275 'sext' 'sext_ln133' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns) (grouped into DSP with root node add_ln133_1)   --->   "%sext_ln133_1 = sext i32 %mul_ln133_1" [../HS_hls/src/horn_schunck_hsl.cpp:133]   --->   Operation 276 'sext' 'sext_ln133_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_5 : Operation 277 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln133_1 = add i33 %sext_ln133, i33 %sext_ln133_1" [../HS_hls/src/horn_schunck_hsl.cpp:133]   --->   Operation 277 'add' 'add_ln133_1' <Predicate = (!icmp_ln123)> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 0> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.06>
ST_6 : Operation 278 [3/8] (0.88ns)   --->   "%urem_ln123 = urem i4 %select_ln123_2, i4 3" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 278 'urem' 'urem_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 279 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln133_1 = add i33 %sext_ln133, i33 %sext_ln133_1" [../HS_hls/src/horn_schunck_hsl.cpp:133]   --->   Operation 279 'add' 'add_ln133_1' <Predicate = (!icmp_ln123)> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 0> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.88>
ST_7 : Operation 280 [2/8] (0.88ns)   --->   "%urem_ln123 = urem i4 %select_ln123_2, i4 3" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 280 'urem' 'urem_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.53>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_123_4_VITIS_LOOP_125_5_str"   --->   Operation 281 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 282 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_8 : Operation 283 [1/8] (0.88ns)   --->   "%urem_ln123 = urem i4 %select_ln123_2, i4 3" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 283 'urem' 'urem_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i2 %urem_ln123" [../HS_hls/src/horn_schunck_hsl.cpp:123]   --->   Operation 284 'trunc' 'trunc_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.47ns)   --->   "%tmp = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_396, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_397, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_398, i16 0, i2 %trunc_ln123" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 285 'sparsemux' 'tmp' <Predicate = (!icmp_ln123 & first_iter_1)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 286 [1/1] (0.47ns)   --->   "%tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_399, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_400, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_401, i16 0, i2 %trunc_ln123" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 286 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln123 & first_iter_1)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 287 [1/1] (0.47ns)   --->   "%tmp_28 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %select_ln129_3, i2 2, i16 %select_ln129_4, i2 0, i16 %select_ln129_5, i16 0, i2 %trunc_ln123" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 287 'sparsemux' 'tmp_28' <Predicate = (!icmp_ln123)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 288 [1/1] (0.35ns)   --->   "%select_ln130 = select i1 %trunc_ln125, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_378, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_379" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 288 'select' 'select_ln130' <Predicate = (!icmp_ln123)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 289 [1/1] (0.35ns)   --->   "%select_ln130_1 = select i1 %trunc_ln125, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_380, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_381" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 289 'select' 'select_ln130_1' <Predicate = (!icmp_ln123)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 290 [1/1] (0.35ns)   --->   "%select_ln130_2 = select i1 %trunc_ln125, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_382, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_383" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 290 'select' 'select_ln130_2' <Predicate = (!icmp_ln123)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 291 [1/1] (0.47ns)   --->   "%tmp_30 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %select_ln130, i2 1, i16 %select_ln130_1, i2 2, i16 %select_ln130_2, i16 0, i2 %trunc_ln123" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 291 'sparsemux' 'tmp_30' <Predicate = (!icmp_ln123)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 292 [1/1] (0.47ns)   --->   "%tmp_31 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %select_ln130_3, i2 2, i16 %select_ln130_4, i2 0, i16 %select_ln130_5, i16 0, i2 %trunc_ln123" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 292 'sparsemux' 'tmp_31' <Predicate = (!icmp_ln123)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 293 [1/1] (0.35ns)   --->   "%select_ln130_6 = select i1 %trunc_ln125, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_391, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_390" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 293 'select' 'select_ln130_6' <Predicate = (!icmp_ln123)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 294 [1/1] (0.35ns)   --->   "%select_ln130_7 = select i1 %trunc_ln125, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_393, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_392" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 294 'select' 'select_ln130_7' <Predicate = (!icmp_ln123)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 295 [1/1] (0.35ns)   --->   "%select_ln130_8 = select i1 %trunc_ln125, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_395, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_394" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 295 'select' 'select_ln130_8' <Predicate = (!icmp_ln123)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 296 [1/1] (0.47ns)   --->   "%tmp_32 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %select_ln130_6, i2 0, i16 %select_ln130_7, i2 1, i16 %select_ln130_8, i16 0, i2 %trunc_ln123" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 296 'sparsemux' 'tmp_32' <Predicate = (!icmp_ln123)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 297 [1/1] (0.64ns)   --->   "%switch_ln135 = switch i2 %trunc_ln123, void %arrayidx126171034.case.2, i2 0, void %arrayidx126171034.case.0, i2 1, void %arrayidx126171034.case.1" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 297 'switch' 'switch_ln135' <Predicate = (!icmp_ln123)> <Delay = 0.64>
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %trunc_ln125, void %arrayidx137191052.case.0103, void %arrayidx137191052.case.1104" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 298 'br' 'br_ln135' <Predicate = (!icmp_ln123 & trunc_ln123 == 1)> <Delay = 0.00>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx137191052.exit" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 299 'br' 'br_ln136' <Predicate = (!icmp_ln123 & trunc_ln123 == 1)> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %trunc_ln125, void %arrayidx137191052.case.099, void %arrayidx137191052.case.1100" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 300 'br' 'br_ln135' <Predicate = (!icmp_ln123 & trunc_ln123 == 0)> <Delay = 0.00>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx137191052.exit" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 301 'br' 'br_ln136' <Predicate = (!icmp_ln123 & trunc_ln123 == 0)> <Delay = 0.00>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %trunc_ln125, void %arrayidx137191052.case.0107, void %arrayidx137191052.case.1108" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 302 'br' 'br_ln135' <Predicate = (!icmp_ln123 & trunc_ln123 != 0 & trunc_ln123 != 1)> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx137191052.exit" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 303 'br' 'br_ln136' <Predicate = (!icmp_ln123 & trunc_ln123 != 0 & trunc_ln123 != 1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 12.4>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%store_forwarded_load = load i16 %store_forwarded"   --->   Operation 304 'load' 'store_forwarded_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%store_forwarded3_load = load i16 %store_forwarded3"   --->   Operation 305 'load' 'store_forwarded3_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln130)   --->   "%tmp2 = phi i16 %store_forwarded_load, void %for.inc141, i16 %tmp, void %for.first.iter.for.body28" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 306 'phi' 'tmp2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln129_3)   --->   "%tmp_1 = phi i16 %store_forwarded3_load, void %for.inc141, i16 %tmp_s, void %for.first.iter.for.body28" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 307 'phi' 'tmp_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln129_3)   --->   "%sext_ln129 = sext i16 %tmp_1" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 308 'sext' 'sext_ln129' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (0.35ns)   --->   "%select_ln129 = select i1 %trunc_ln125, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_360, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_361" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 309 'select' 'select_ln129' <Predicate = (!icmp_ln123 & trunc_ln123 == 0)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 310 [1/1] (0.35ns)   --->   "%select_ln129_1 = select i1 %trunc_ln125, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_362, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_363" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 310 'select' 'select_ln129_1' <Predicate = (!icmp_ln123 & trunc_ln123 == 1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 311 [1/1] (0.35ns)   --->   "%select_ln129_2 = select i1 %trunc_ln125, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_364, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_365" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 311 'select' 'select_ln129_2' <Predicate = (!icmp_ln123 & trunc_ln123 == 2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 312 [1/1] (0.47ns)   --->   "%tmp_27 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %select_ln129, i2 1, i16 %select_ln129_1, i2 2, i16 %select_ln129_2, i16 0, i2 %trunc_ln123" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 312 'sparsemux' 'tmp_27' <Predicate = (!icmp_ln123)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln129_3)   --->   "%sext_ln129_1 = sext i16 %tmp_27" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 313 'sext' 'sext_ln129_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (1.26ns) (out node of the LUT)   --->   "%add_ln129_3 = add i17 %sext_ln129_1, i17 %sext_ln129" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 314 'add' 'add_ln129_3' <Predicate = (!icmp_ln123)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln129_2 = sext i17 %add_ln129_3" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 315 'sext' 'sext_ln129_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln129_3 = sext i16 %tmp_28" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 316 'sext' 'sext_ln129_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (0.35ns)   --->   "%select_ln129_6 = select i1 %trunc_ln125, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_373, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_372" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 317 'select' 'select_ln129_6' <Predicate = (!icmp_ln123 & trunc_ln123 == 2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 318 [1/1] (0.35ns)   --->   "%select_ln129_7 = select i1 %trunc_ln125, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_375, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_374" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 318 'select' 'select_ln129_7' <Predicate = (!icmp_ln123 & trunc_ln123 == 0)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 319 [1/1] (0.35ns)   --->   "%select_ln129_8 = select i1 %trunc_ln125, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_377, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_376" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 319 'select' 'select_ln129_8' <Predicate = (!icmp_ln123 & trunc_ln123 == 1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 320 [1/1] (0.47ns)   --->   "%tmp_29 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %select_ln129_6, i2 0, i16 %select_ln129_7, i2 1, i16 %select_ln129_8, i16 0, i2 %trunc_ln123" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 320 'sparsemux' 'tmp_29' <Predicate = (!icmp_ln123)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln129_4 = sext i16 %tmp_29" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 321 'sext' 'sext_ln129_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_4 = add i18 %sext_ln129_4, i18 %sext_ln129_3" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 322 'add' 'add_ln129_4' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 323 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln129_5 = add i18 %add_ln129_4, i18 %sext_ln129_2" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 323 'add' 'add_ln129_5' <Predicate = (!icmp_ln123)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln129_5, i32 17" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 324 'bitselect' 'tmp_39' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (1.28ns)   --->   "%sub_ln129 = sub i18 0, i18 %add_ln129_5" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 325 'sub' 'sub_ln129' <Predicate = (!icmp_ln123)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln129_1 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln129, i32 2, i32 17" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 326 'partselect' 'trunc_ln129_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (1.26ns)   --->   "%sub_ln129_1 = sub i16 0, i16 %trunc_ln129_1" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 327 'sub' 'sub_ln129_1' <Predicate = (!icmp_ln123)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln129_2 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln129_5, i32 2, i32 17" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 328 'partselect' 'trunc_ln129_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (0.35ns)   --->   "%u_avg = select i1 %tmp_39, i16 %sub_ln129_1, i16 %trunc_ln129_2" [../HS_hls/src/horn_schunck_hsl.cpp:129]   --->   Operation 329 'select' 'u_avg' <Predicate = (!icmp_ln123)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln130)   --->   "%sext_ln130 = sext i16 %tmp2" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 330 'sext' 'sext_ln130' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln130)   --->   "%sext_ln130_1 = sext i16 %tmp_30" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 331 'sext' 'sext_ln130_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 332 [1/1] (1.26ns) (out node of the LUT)   --->   "%add_ln130 = add i17 %sext_ln130_1, i17 %sext_ln130" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 332 'add' 'add_ln130' <Predicate = (!icmp_ln123)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln130_2 = sext i17 %add_ln130" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 333 'sext' 'sext_ln130_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln130_3 = sext i16 %tmp_31" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 334 'sext' 'sext_ln130_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln130_4 = sext i16 %tmp_32" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 335 'sext' 'sext_ln130_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_1 = add i18 %sext_ln130_2, i18 %sext_ln130_3" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 336 'add' 'add_ln130_1' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 337 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln130_2 = add i18 %add_ln130_1, i18 %sext_ln130_4" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 337 'add' 'add_ln130_2' <Predicate = (!icmp_ln123)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln130_2, i32 17" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 338 'bitselect' 'tmp_40' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (1.28ns)   --->   "%sub_ln130 = sub i18 0, i18 %add_ln130_2" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 339 'sub' 'sub_ln130' <Predicate = (!icmp_ln123)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln130, i32 2, i32 17" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 340 'partselect' 'trunc_ln130_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 341 [1/1] (1.26ns)   --->   "%sub_ln130_1 = sub i16 0, i16 %trunc_ln130_1" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 341 'sub' 'sub_ln130_1' <Predicate = (!icmp_ln123)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln130_2 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln130_2, i32 2, i32 17" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 342 'partselect' 'trunc_ln130_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 343 [1/1] (0.35ns)   --->   "%v_avg = select i1 %tmp_40, i16 %sub_ln130_1, i16 %trunc_ln130_2" [../HS_hls/src/horn_schunck_hsl.cpp:130]   --->   Operation 343 'select' 'v_avg' <Predicate = (!icmp_ln123)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln132_1 = sext i16 %u_avg" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 344 'sext' 'sext_ln132_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (0.82ns) (grouped into DSP with root node add_ln132_1)   --->   "%mul_ln132 = mul i32 %sext_ln132, i32 %sext_ln132_1" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 345 'mul' 'mul_ln132' <Predicate = (!icmp_ln123)> <Delay = 0.82> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 0> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln132_3 = sext i16 %v_avg" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 346 'sext' 'sext_ln132_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 347 [1/1] (0.82ns) (grouped into DSP with root node add_ln132)   --->   "%mul_ln132_1 = mul i32 %sext_ln132_2, i32 %sext_ln132_3" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 347 'mul' 'mul_ln132_1' <Predicate = (!icmp_ln123)> <Delay = 0.82> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 0> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 348 [1/1] (0.00ns) (grouped into DSP with root node add_ln132_1)   --->   "%sext_ln132_4 = sext i32 %mul_ln132" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 348 'sext' 'sext_ln132_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 349 [1/1] (0.00ns) (grouped into DSP with root node add_ln132)   --->   "%sext_ln132_5 = sext i32 %mul_ln132_1" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 349 'sext' 'sext_ln132_5' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%shl_ln132_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %It16_load, i10 0" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 350 'bitconcatenate' 'shl_ln132_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln132_6 = sext i26 %shl_ln132_1" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 351 'sext' 'sext_ln132_6' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 352 [1/1] (2.47ns) (root node of the DSP)   --->   "%add_ln132 = add i33 %sext_ln132_5, i33 %sext_ln132_6" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 352 'add' 'add_ln132' <Predicate = (!icmp_ln123)> <Delay = 2.47> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 0> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 353 [1/1] (2.47ns) (root node of the DSP)   --->   "%add_ln132_1 = add i33 %add_ln132, i33 %sext_ln132_4" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 353 'add' 'add_ln132_1' <Predicate = (!icmp_ln123)> <Delay = 2.47> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 0> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 354 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i33.i20, i33 %add_ln132_1, i20 0" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 354 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln132_7 = sext i33 %add_ln133_1" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 355 'sext' 'sext_ln132_7' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 356 [57/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 356 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 461 [1/1] (0.47ns)   --->   "%ret_ln0 = ret"   --->   Operation 461 'ret' 'ret_ln0' <Predicate = (icmp_ln123)> <Delay = 0.47>

State 10 <SV = 9> <Delay = 1.62>
ST_10 : Operation 357 [56/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 357 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.62>
ST_11 : Operation 358 [55/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 358 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.62>
ST_12 : Operation 359 [54/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 359 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.62>
ST_13 : Operation 360 [53/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 360 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.62>
ST_14 : Operation 361 [52/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 361 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.62>
ST_15 : Operation 362 [51/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 362 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.62>
ST_16 : Operation 363 [50/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 363 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.62>
ST_17 : Operation 364 [49/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 364 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.62>
ST_18 : Operation 365 [48/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 365 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.62>
ST_19 : Operation 366 [47/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 366 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.62>
ST_20 : Operation 367 [46/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 367 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.62>
ST_21 : Operation 368 [45/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 368 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.62>
ST_22 : Operation 369 [44/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 369 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.62>
ST_23 : Operation 370 [43/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 370 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.62>
ST_24 : Operation 371 [42/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 371 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.62>
ST_25 : Operation 372 [41/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 372 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.62>
ST_26 : Operation 373 [40/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 373 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.62>
ST_27 : Operation 374 [39/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 374 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.62>
ST_28 : Operation 375 [38/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 375 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.62>
ST_29 : Operation 376 [37/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 376 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.62>
ST_30 : Operation 377 [36/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 377 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.62>
ST_31 : Operation 378 [35/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 378 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.62>
ST_32 : Operation 379 [34/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 379 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.62>
ST_33 : Operation 380 [33/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 380 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.62>
ST_34 : Operation 381 [32/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 381 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.62>
ST_35 : Operation 382 [31/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 382 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.62>
ST_36 : Operation 383 [30/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 383 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.62>
ST_37 : Operation 384 [29/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 384 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.62>
ST_38 : Operation 385 [28/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 385 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.62>
ST_39 : Operation 386 [27/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 386 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.62>
ST_40 : Operation 387 [26/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 387 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.62>
ST_41 : Operation 388 [25/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 388 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.62>
ST_42 : Operation 389 [24/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 389 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.62>
ST_43 : Operation 390 [23/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 390 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.62>
ST_44 : Operation 391 [22/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 391 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.62>
ST_45 : Operation 392 [21/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 392 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.62>
ST_46 : Operation 393 [20/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 393 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.62>
ST_47 : Operation 394 [19/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 394 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.62>
ST_48 : Operation 395 [18/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 395 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.62>
ST_49 : Operation 396 [17/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 396 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.62>
ST_50 : Operation 397 [16/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 397 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.62>
ST_51 : Operation 398 [15/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 398 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.62>
ST_52 : Operation 399 [14/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 399 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.62>
ST_53 : Operation 400 [13/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 400 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.62>
ST_54 : Operation 401 [12/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 401 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.62>
ST_55 : Operation 402 [11/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 402 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.62>
ST_56 : Operation 403 [10/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 403 'sdiv' 'sdiv_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.62>
ST_57 : Operation 404 [9/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 404 'sdiv' 'sdiv_ln132' <Predicate = true> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.62>
ST_58 : Operation 405 [8/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 405 'sdiv' 'sdiv_ln132' <Predicate = true> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.62>
ST_59 : Operation 406 [7/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 406 'sdiv' 'sdiv_ln132' <Predicate = true> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.62>
ST_60 : Operation 407 [6/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 407 'sdiv' 'sdiv_ln132' <Predicate = true> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.62>
ST_61 : Operation 408 [5/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 408 'sdiv' 'sdiv_ln132' <Predicate = true> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.62>
ST_62 : Operation 409 [4/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 409 'sdiv' 'sdiv_ln132' <Predicate = true> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.62>
ST_63 : Operation 410 [3/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 410 'sdiv' 'sdiv_ln132' <Predicate = true> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.62>
ST_64 : Operation 411 [2/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 411 'sdiv' 'sdiv_ln132' <Predicate = true> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 17.3>
ST_65 : Operation 412 [1/1] (0.00ns)   --->   "%specpipeline_ln127 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/horn_schunck_hsl.cpp:127]   --->   Operation 412 'specpipeline' 'specpipeline_ln127' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_88_cast, i3 %lshr_ln3" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 413 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i6 %tmp_37" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 414 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 415 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_314 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41, i64 0, i64 %zext_ln135" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 415 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_314' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 416 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_317 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40, i64 0, i64 %zext_ln135" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 416 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_317' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 417 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_320 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39, i64 0, i64 %zext_ln135" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 417 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_320' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 418 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_323 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38, i64 0, i64 %zext_ln135" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 418 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_323' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 419 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_326 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37, i64 0, i64 %zext_ln135" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 419 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_326' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 420 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_329 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36, i64 0, i64 %zext_ln135" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 420 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_329' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 421 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_332 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29, i64 0, i64 %zext_ln135" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 421 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_332' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 422 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_335 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28, i64 0, i64 %zext_ln135" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 422 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_335' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 423 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_338 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27, i64 0, i64 %zext_ln135" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 423 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_338' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 424 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_341 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26, i64 0, i64 %zext_ln135" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 424 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_341' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 425 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_344 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25, i64 0, i64 %zext_ln135" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 425 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_344' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 426 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_347 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24, i64 0, i64 %zext_ln135" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 426 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_347' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 427 [1/57] (1.62ns)   --->   "%sdiv_ln132 = sdiv i53 %shl_ln, i53 %sext_ln132_7" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 427 'sdiv' 'sdiv_ln132' <Predicate = true> <Delay = 1.62> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 428 [1/1] (0.00ns)   --->   "%P = partselect i16 @_ssdm_op_PartSelect.i16.i53.i32.i32, i53 %sdiv_ln132, i32 10, i32 25" [../HS_hls/src/horn_schunck_hsl.cpp:132]   --->   Operation 428 'partselect' 'P' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln135 = sext i16 %P" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 429 'sext' 'sext_ln135' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln135_1 = sext i16 %Ix16_load" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 430 'sext' 'sext_ln135_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 431 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %u_avg, i10 0" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 431 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 432 [1/1] (0.82ns) (grouped into DSP with root node sub_ln135)   --->   "%mul_ln135 = mul i26 %sext_ln135, i26 %sext_ln135_1" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 432 'mul' 'mul_ln135' <Predicate = true> <Delay = 0.82> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 0> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 433 [1/1] (2.47ns) (root node of the DSP)   --->   "%sub_ln135 = sub i26 %shl_ln9, i26 %mul_ln135" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 433 'sub' 'sub_ln135' <Predicate = true> <Delay = 2.47> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 0> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln135, i32 10, i32 25" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 434 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i16 %Iy16_load" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 435 'sext' 'sext_ln136' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 436 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %v_avg, i10 0" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 436 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 437 [1/1] (0.82ns) (grouped into DSP with root node sub_ln136)   --->   "%mul_ln136 = mul i26 %sext_ln135, i26 %sext_ln136" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 437 'mul' 'mul_ln136' <Predicate = true> <Delay = 0.82> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 0> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 438 [1/1] (2.47ns) (root node of the DSP)   --->   "%sub_ln136 = sub i26 %shl_ln1, i26 %mul_ln136" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 438 'sub' 'sub_ln136' <Predicate = true> <Delay = 2.47> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 0> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln136, i32 10, i32 25" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 439 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 440 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln135 = store i16 %trunc_ln, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_320" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 440 'store' 'store_ln135' <Predicate = (trunc_ln123 == 1 & !trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_65 : Operation 441 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln136 = store i16 %trunc_ln3, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_338" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 441 'store' 'store_ln136' <Predicate = (trunc_ln123 == 1 & !trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_65 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx137191052.exit102" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 442 'br' 'br_ln136' <Predicate = (trunc_ln123 == 1 & !trunc_ln125)> <Delay = 0.00>
ST_65 : Operation 443 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln135 = store i16 %trunc_ln, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_323" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 443 'store' 'store_ln135' <Predicate = (trunc_ln123 == 1 & trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_65 : Operation 444 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln136 = store i16 %trunc_ln3, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_341" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 444 'store' 'store_ln136' <Predicate = (trunc_ln123 == 1 & trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_65 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx137191052.exit102" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 445 'br' 'br_ln136' <Predicate = (trunc_ln123 == 1 & trunc_ln125)> <Delay = 0.00>
ST_65 : Operation 446 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln135 = store i16 %trunc_ln, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_314" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 446 'store' 'store_ln135' <Predicate = (trunc_ln123 == 0 & !trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_65 : Operation 447 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln136 = store i16 %trunc_ln3, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_332" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 447 'store' 'store_ln136' <Predicate = (trunc_ln123 == 0 & !trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_65 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx137191052.exit98" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 448 'br' 'br_ln136' <Predicate = (trunc_ln123 == 0 & !trunc_ln125)> <Delay = 0.00>
ST_65 : Operation 449 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln135 = store i16 %trunc_ln, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_317" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 449 'store' 'store_ln135' <Predicate = (trunc_ln123 == 0 & trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_65 : Operation 450 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln136 = store i16 %trunc_ln3, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_335" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 450 'store' 'store_ln136' <Predicate = (trunc_ln123 == 0 & trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_65 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx137191052.exit98" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 451 'br' 'br_ln136' <Predicate = (trunc_ln123 == 0 & trunc_ln125)> <Delay = 0.00>
ST_65 : Operation 452 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln135 = store i16 %trunc_ln, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_326" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 452 'store' 'store_ln135' <Predicate = (trunc_ln123 != 0 & trunc_ln123 != 1 & !trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_65 : Operation 453 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln136 = store i16 %trunc_ln3, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_344" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 453 'store' 'store_ln136' <Predicate = (trunc_ln123 != 0 & trunc_ln123 != 1 & !trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_65 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx137191052.exit106" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 454 'br' 'br_ln136' <Predicate = (trunc_ln123 != 0 & trunc_ln123 != 1 & !trunc_ln125)> <Delay = 0.00>
ST_65 : Operation 455 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln135 = store i16 %trunc_ln, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_329" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 455 'store' 'store_ln135' <Predicate = (trunc_ln123 != 0 & trunc_ln123 != 1 & trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_65 : Operation 456 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln136 = store i16 %trunc_ln3, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_347" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 456 'store' 'store_ln136' <Predicate = (trunc_ln123 != 0 & trunc_ln123 != 1 & trunc_ln125)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_65 : Operation 457 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx137191052.exit106" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 457 'br' 'br_ln136' <Predicate = (trunc_ln123 != 0 & trunc_ln123 != 1 & trunc_ln125)> <Delay = 0.00>
ST_65 : Operation 458 [1/1] (0.00ns)   --->   "%store_ln135 = store i16 %trunc_ln, i16 %store_forwarded3" [../HS_hls/src/horn_schunck_hsl.cpp:135]   --->   Operation 458 'store' 'store_ln135' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 459 [1/1] (0.00ns)   --->   "%store_ln136 = store i16 %trunc_ln3, i16 %store_forwarded" [../HS_hls/src/horn_schunck_hsl.cpp:136]   --->   Operation 459 'store' 'store_ln136' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 460 [1/1] (0.00ns)   --->   "%br_ln125 = br void %for.body28" [../HS_hls/src/horn_schunck_hsl.cpp:125]   --->   Operation 460 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.933ns
The critical path consists of the following:
	'store' operation ('store_ln123', ../HS_hls/src/horn_schunck_hsl.cpp:123) of constant 1 4 bit on local variable 'y', ../HS_hls/src/horn_schunck_hsl.cpp:123 [22]  (0.478 ns)
	'load' operation 4 bit ('y_load', ../HS_hls/src/horn_schunck_hsl.cpp:129) on local variable 'y', ../HS_hls/src/horn_schunck_hsl.cpp:123 [34]  (0.000 ns)
	'add' operation 4 bit ('add_ln129_6', ../HS_hls/src/horn_schunck_hsl.cpp:129) [40]  (0.842 ns)
	'select' operation 4 bit ('select_ln123_2', ../HS_hls/src/horn_schunck_hsl.cpp:123) [42]  (0.254 ns)
	'mul' operation 9 bit ('mul_ln123', ../HS_hls/src/horn_schunck_hsl.cpp:123) [45]  (1.730 ns)
	'getelementptr' operation 6 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_405', ../HS_hls/src/horn_schunck_hsl.cpp:129) [52]  (0.000 ns)
	'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_396', ../HS_hls/src/horn_schunck_hsl.cpp:129) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29' [59]  (0.629 ns)

 <State 2>: 3.201ns
The critical path consists of the following:
	'add' operation 4 bit ('add_ln129', ../HS_hls/src/horn_schunck_hsl.cpp:129) [71]  (0.842 ns)
	'mul' operation 9 bit ('mul_ln129', ../HS_hls/src/horn_schunck_hsl.cpp:129) [73]  (1.730 ns)
	'getelementptr' operation 6 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_312', ../HS_hls/src/horn_schunck_hsl.cpp:129) [87]  (0.000 ns)
	'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_366', ../HS_hls/src/horn_schunck_hsl.cpp:129) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41' [158]  (0.629 ns)

 <State 3>: 2.359ns
The critical path consists of the following:
	'mul' operation 9 bit ('mul14', ../HS_hls/src/horn_schunck_hsl.cpp:123) [75]  (1.730 ns)
	'getelementptr' operation 6 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_313', ../HS_hls/src/horn_schunck_hsl.cpp:129) [91]  (0.000 ns)
	'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_372', ../HS_hls/src/horn_schunck_hsl.cpp:129) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41' [169]  (0.629 ns)

 <State 4>: 1.066ns
The critical path consists of the following:
	'mul' operation 32 bit of DSP[248] ('mul_ln133', ../HS_hls/src/horn_schunck_hsl.cpp:133) [247]  (0.000 ns)
	'add' operation 32 bit of DSP[248] ('add_ln133', ../HS_hls/src/horn_schunck_hsl.cpp:133) [248]  (1.066 ns)

 <State 5>: 2.132ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[248] ('add_ln133', ../HS_hls/src/horn_schunck_hsl.cpp:133) [248]  (1.066 ns)
	'add' operation 33 bit of DSP[252] ('add_ln133_1', ../HS_hls/src/horn_schunck_hsl.cpp:133) [252]  (1.066 ns)

 <State 6>: 1.066ns
The critical path consists of the following:
	'add' operation 33 bit of DSP[252] ('add_ln133_1', ../HS_hls/src/horn_schunck_hsl.cpp:133) [252]  (1.066 ns)

 <State 7>: 0.886ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln123', ../HS_hls/src/horn_schunck_hsl.cpp:123) [55]  (0.886 ns)

 <State 8>: 1.535ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln123', ../HS_hls/src/horn_schunck_hsl.cpp:123) [55]  (0.886 ns)
	blocking operation 0.649 ns on control path)

 <State 9>: 12.432ns
The critical path consists of the following:
	'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded' [27]  (0.000 ns)
	'phi' operation 16 bit ('tmp2', ../HS_hls/src/horn_schunck_hsl.cpp:129) with incoming values : ('store_forwarded_load') ('tmp', ../HS_hls/src/horn_schunck_hsl.cpp:129) [69]  (0.000 ns)
	'add' operation 17 bit ('add_ln130', ../HS_hls/src/horn_schunck_hsl.cpp:130) [200]  (1.260 ns)
	'add' operation 18 bit ('add_ln130_1', ../HS_hls/src/horn_schunck_hsl.cpp:130) [224]  (0.000 ns)
	'add' operation 18 bit ('add_ln130_2', ../HS_hls/src/horn_schunck_hsl.cpp:130) [225]  (0.882 ns)
	'sub' operation 18 bit ('sub_ln130', ../HS_hls/src/horn_schunck_hsl.cpp:130) [227]  (1.286 ns)
	'sub' operation 16 bit ('sub_ln130_1', ../HS_hls/src/horn_schunck_hsl.cpp:130) [229]  (1.260 ns)
	'select' operation 16 bit ('v_avg', ../HS_hls/src/horn_schunck_hsl.cpp:130) [231]  (0.355 ns)
	'mul' operation 32 bit of DSP[245] ('mul_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) [239]  (0.821 ns)
	'add' operation 33 bit of DSP[245] ('add_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [245]  (2.471 ns)
	'add' operation 33 bit of DSP[246] ('add_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) [246]  (2.471 ns)
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 10>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 11>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 12>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 13>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 14>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 15>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 16>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 17>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 18>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 19>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 20>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 21>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 22>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 23>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 24>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 25>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 26>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 27>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 28>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 29>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 30>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 31>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 32>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 33>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 34>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 35>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 36>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 37>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 38>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 39>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 40>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 41>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 42>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 43>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 44>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 45>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 46>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 47>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 48>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 49>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 50>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 51>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 52>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 53>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 54>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 55>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 56>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 57>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 58>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 59>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 60>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 61>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 62>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 63>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 64>: 1.625ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)

 <State 65>: 17.350ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)
	'mul' operation 26 bit of DSP[266] ('mul_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) [265]  (0.821 ns)
	'sub' operation 26 bit of DSP[266] ('sub_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) [266]  (2.471 ns)
	'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded' [27]  (0.000 ns)
	'phi' operation 16 bit ('tmp2', ../HS_hls/src/horn_schunck_hsl.cpp:129) with incoming values : ('store_forwarded_load') ('tmp', ../HS_hls/src/horn_schunck_hsl.cpp:129) [69]  (0.000 ns)
	'add' operation 17 bit ('add_ln130', ../HS_hls/src/horn_schunck_hsl.cpp:130) [200]  (1.260 ns)
	'add' operation 18 bit ('add_ln130_1', ../HS_hls/src/horn_schunck_hsl.cpp:130) [224]  (0.000 ns)
	'add' operation 18 bit ('add_ln130_2', ../HS_hls/src/horn_schunck_hsl.cpp:130) [225]  (0.882 ns)
	'sub' operation 18 bit ('sub_ln130', ../HS_hls/src/horn_schunck_hsl.cpp:130) [227]  (1.286 ns)
	'sub' operation 16 bit ('sub_ln130_1', ../HS_hls/src/horn_schunck_hsl.cpp:130) [229]  (1.260 ns)
	'select' operation 16 bit ('v_avg', ../HS_hls/src/horn_schunck_hsl.cpp:130) [231]  (0.355 ns)
	'mul' operation 32 bit of DSP[245] ('mul_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) [239]  (0.821 ns)
	'add' operation 33 bit of DSP[245] ('add_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [245]  (2.471 ns)
	'add' operation 33 bit of DSP[246] ('add_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) [246]  (2.471 ns)
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (1.625 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
