/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [14:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire [18:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [6:0] celloutsig_0_45z;
  wire [4:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [12:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = celloutsig_1_9z ? in_data[142] : celloutsig_1_0z;
  assign celloutsig_1_13z = celloutsig_1_5z ? celloutsig_1_8z : in_data[182];
  assign celloutsig_0_2z = in_data[69] ? celloutsig_0_1z[2] : celloutsig_0_0z;
  assign celloutsig_0_25z = celloutsig_0_22z[2] ? celloutsig_0_8z : celloutsig_0_20z;
  assign celloutsig_0_29z = celloutsig_0_5z ? celloutsig_0_5z : celloutsig_0_21z;
  assign celloutsig_0_0z = ~(in_data[92] & in_data[57]);
  assign celloutsig_0_37z = ~(celloutsig_0_27z[2] & celloutsig_0_31z[5]);
  assign celloutsig_0_81z = ~(celloutsig_0_45z[1] & celloutsig_0_47z[2]);
  assign celloutsig_1_9z = ~(celloutsig_1_0z & celloutsig_1_2z);
  assign celloutsig_0_10z = ~(celloutsig_0_5z & celloutsig_0_8z);
  assign celloutsig_0_26z = ~(celloutsig_0_6z[0] & celloutsig_0_9z);
  assign celloutsig_0_41z = celloutsig_0_17z[6] | ~(celloutsig_0_1z[2]);
  assign celloutsig_1_0z = in_data[150] | ~(in_data[114]);
  assign celloutsig_1_14z = celloutsig_1_2z | ~(celloutsig_1_12z);
  assign celloutsig_1_15z = celloutsig_1_5z | ~(celloutsig_1_13z);
  assign celloutsig_0_13z = celloutsig_0_3z | ~(celloutsig_0_11z[2]);
  assign celloutsig_1_3z = in_data[112:107] + { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_9z } + { in_data[103:96], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_0_12z = { celloutsig_0_6z[3:2], celloutsig_0_2z } + celloutsig_0_7z[3:1];
  assign celloutsig_0_1z = { in_data[88:86], celloutsig_0_0z } + { in_data[87:85], celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_20z } + { celloutsig_0_15z[13:12], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_19z };
  assign celloutsig_0_20z = ! celloutsig_0_12z;
  assign celloutsig_0_80z = ! celloutsig_0_45z[2:0];
  assign celloutsig_1_1z = ! in_data[188:163];
  assign celloutsig_1_2z = ! { in_data[120:114], celloutsig_1_1z };
  assign celloutsig_1_6z = ! in_data[186:181];
  assign celloutsig_1_8z = ! { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_28z = ! { celloutsig_0_11z[5:2], celloutsig_0_21z, celloutsig_0_8z };
  assign celloutsig_0_30z = ! { celloutsig_0_24z[5:1], celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_21z };
  assign celloutsig_0_35z = celloutsig_0_20z & ~(celloutsig_0_24z[6]);
  assign celloutsig_0_3z = celloutsig_0_2z & ~(in_data[69]);
  assign celloutsig_0_40z = celloutsig_0_25z & ~(celloutsig_0_39z);
  assign celloutsig_0_42z = celloutsig_0_17z[4] & ~(celloutsig_0_35z);
  assign celloutsig_0_4z = celloutsig_0_3z & ~(in_data[13]);
  assign celloutsig_0_5z = celloutsig_0_0z & ~(in_data[41]);
  assign celloutsig_0_8z = celloutsig_0_4z & ~(celloutsig_0_4z);
  assign celloutsig_1_11z = celloutsig_1_4z[0] & ~(in_data[172]);
  assign celloutsig_1_19z = celloutsig_1_12z & ~(celloutsig_1_10z[4]);
  assign celloutsig_0_14z = celloutsig_0_1z[0] & ~(celloutsig_0_2z);
  assign celloutsig_0_16z = in_data[2] & ~(celloutsig_0_14z);
  assign celloutsig_0_23z = celloutsig_0_16z & ~(in_data[25]);
  assign celloutsig_0_39z = & { celloutsig_0_37z, celloutsig_0_18z[17:8] };
  assign celloutsig_1_5z = & { celloutsig_1_4z, celloutsig_1_2z, in_data[170:143] };
  assign celloutsig_0_9z = & { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, in_data[80:71] };
  assign celloutsig_1_18z = & { celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_19z = & { celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_2z, in_data[43:41] };
  assign celloutsig_0_21z = & { celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_1z[3] };
  assign celloutsig_0_6z = { celloutsig_0_1z[2], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z } >> { celloutsig_0_1z[2:0], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_7z = { in_data[32:30], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z } >> { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_15z[11:0], celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_16z } >> { celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_22z = { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_14z } >> celloutsig_0_17z[9:7];
  assign celloutsig_0_45z = { celloutsig_0_17z[5:1], celloutsig_0_40z, celloutsig_0_20z } ^ { celloutsig_0_7z[5:1], celloutsig_0_29z, celloutsig_0_30z };
  assign celloutsig_0_47z = { celloutsig_0_40z, celloutsig_0_1z } ^ { celloutsig_0_6z[3:2], celloutsig_0_42z, celloutsig_0_41z, celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_3z[5], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } ^ { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z } ^ { celloutsig_0_1z[2:1], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_17z = { celloutsig_0_15z[13:7], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_14z } ^ { celloutsig_0_15z[11:3], celloutsig_0_0z };
  assign celloutsig_0_27z = { celloutsig_0_12z, celloutsig_0_26z } ^ celloutsig_0_24z[3:0];
  always_latch
    if (clkin_data[64]) celloutsig_1_10z = 5'h00;
    else if (clkin_data[0]) celloutsig_1_10z = { in_data[167:164], celloutsig_1_9z };
  always_latch
    if (clkin_data[32]) celloutsig_0_15z = 15'h0000;
    else if (celloutsig_1_19z) celloutsig_0_15z = { celloutsig_0_6z[2], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_6z };
  assign { celloutsig_0_31z[0], celloutsig_0_31z[6], celloutsig_0_31z[10], celloutsig_0_31z[7], celloutsig_0_31z[11], celloutsig_0_31z[9], celloutsig_0_31z[5:2], celloutsig_0_31z[8] } = { celloutsig_0_30z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_6z[2], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z } ^ { celloutsig_0_4z, celloutsig_0_12z[1], celloutsig_0_20z, celloutsig_0_12z[2], celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_12z[0], celloutsig_0_22z, celloutsig_0_28z };
  assign celloutsig_0_31z[1] = celloutsig_0_31z[8];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
