Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Wed Aug 20 11:51:20 2025


Cell Usage:
GTP_DFF_C                    87 uses
GTP_DFF_CE                   73 uses
GTP_DFF_P                     1 use
GTP_DLATCH_C                 20 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                     24 uses
GTP_LUT3                     15 uses
GTP_LUT4                     21 uses
GTP_LUT5                     14 uses
GTP_LUT6                     39 uses
GTP_LUT6CARRY                76 uses
GTP_LUT6D                    22 uses
GTP_MUX2LUT7                  3 uses

I/O ports: 13
GTP_INBUF                   6 uses
GTP_OUTBUF                  7 uses

Mapping Summary:
Total LUTs: 214 of 66600 (0.32%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 214
Total Registers: 161 of 133200 (0.12%)
Total Latches: 20

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 13 of 300 (4.33%)


Overview of Control Sets:

Number of unique control sets : 70

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 61       | 0                 61
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 8        | 0                 8
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 88
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                88
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                73
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             20
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file matrix_key_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| matrix_key_top                  | 214     | 181     | 0                   | 0       | 0       | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 13     | 0         | 0          | 76            | 0            | 3            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + hc595_ctrl_inst               | 50      | 45      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + led_display_seg_ctrl_inst     | 64      | 45      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 1            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_matrix_key                  | 100     | 91      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 62            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                
***************************************************************************************************************
                                                                             Clock   Non-clock                 
 Clock                        Period       Waveform            Type          Loads       Loads  Sources        
---------------------------------------------------------------------------------------------------------------
 matrix_key_top|external_clk  1000.0000    {0.0000 500.0000}   Declared        161           0  {external_clk} 
===============================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               matrix_key_top|external_clk               
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 matrix_key_top|external_clk
                             1.0000 MHz    227.6867 MHz      1000.0000         4.3920        995.608
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 matrix_key_top|external_clk
                        matrix_key_top|external_clk
                                                   995.608       0.000              0            198
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 matrix_key_top|external_clk
                        matrix_key_top|external_clk
                                                     0.634       0.000              0            198
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 matrix_key_top|external_clk
                        matrix_key_top|external_clk
                                                   996.948       0.000              0             40
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 matrix_key_top|external_clk
                        matrix_key_top|external_clk
                                                     1.229       0.000              0             40
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 matrix_key_top|external_clk                       499.800       0.000              0            161
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_matrix_key/delay_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_matrix_key/row[0]/CE (GTP_DFF_CE)
Path Group  : matrix_key_top|external_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       u_matrix_key/delay_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       u_matrix_key/delay_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.489       4.072         u_matrix_key/delay_cnt [0]
                                                                                   u_matrix_key/N515_27/I0 (GTP_LUT6)
                                   td                    0.140       4.212 r       u_matrix_key/N515_27/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.597         u_matrix_key/_N539
                                                                                   u_matrix_key/N515_30/I1 (GTP_LUT2)
                                   td                    0.224       4.821 r       u_matrix_key/N515_30/Z (GTP_LUT2)
                                   net (fanout=1)        0.385       5.206         u_matrix_key/_N542
                                                                                   u_matrix_key/N515_32/I5 (GTP_LUT6)
                                   td                    0.074       5.280 r       u_matrix_key/N515_32/Z (GTP_LUT6)
                                   net (fanout=40)       0.661       5.941         u_matrix_key/N515
                                                                                   u_matrix_key/N64_3/I0 (GTP_LUT5)
                                   td                    0.096       6.037 r       u_matrix_key/N64_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.437       6.474         u_matrix_key/N674 [1]
                                                                                   u_matrix_key/N449_3/I3 (GTP_LUT6)
                                   td                    0.074       6.548 r       u_matrix_key/N449_3/Z (GTP_LUT6)
                                   net (fanout=3)        0.467       7.015         u_matrix_key/N449
                                                                                   u_matrix_key/N653/I0 (GTP_LUT6D)
                                   td                    0.096       7.111 r       u_matrix_key/N653/Z (GTP_LUT6D)
                                   net (fanout=4)        0.385       7.496         u_matrix_key/N653
                                                                           r       u_matrix_key/row[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.496         Logic Levels: 6  
                                                                                   Logic: 0.907ns(22.036%), Route: 3.209ns(77.964%)
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 external_clk                                            0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.000    1000.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420    1003.380         nt_external_clk  
                                                                           r       u_matrix_key/row[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   7.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.608                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/delay_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_matrix_key/row[1]/CE (GTP_DFF_CE)
Path Group  : matrix_key_top|external_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       u_matrix_key/delay_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       u_matrix_key/delay_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.489       4.072         u_matrix_key/delay_cnt [0]
                                                                                   u_matrix_key/N515_27/I0 (GTP_LUT6)
                                   td                    0.140       4.212 r       u_matrix_key/N515_27/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.597         u_matrix_key/_N539
                                                                                   u_matrix_key/N515_30/I1 (GTP_LUT2)
                                   td                    0.224       4.821 r       u_matrix_key/N515_30/Z (GTP_LUT2)
                                   net (fanout=1)        0.385       5.206         u_matrix_key/_N542
                                                                                   u_matrix_key/N515_32/I5 (GTP_LUT6)
                                   td                    0.074       5.280 r       u_matrix_key/N515_32/Z (GTP_LUT6)
                                   net (fanout=40)       0.661       5.941         u_matrix_key/N515
                                                                                   u_matrix_key/N64_3/I0 (GTP_LUT5)
                                   td                    0.096       6.037 r       u_matrix_key/N64_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.437       6.474         u_matrix_key/N674 [1]
                                                                                   u_matrix_key/N449_3/I3 (GTP_LUT6)
                                   td                    0.074       6.548 r       u_matrix_key/N449_3/Z (GTP_LUT6)
                                   net (fanout=3)        0.467       7.015         u_matrix_key/N449
                                                                                   u_matrix_key/N653/I0 (GTP_LUT6D)
                                   td                    0.096       7.111 r       u_matrix_key/N653/Z (GTP_LUT6D)
                                   net (fanout=4)        0.385       7.496         u_matrix_key/N653
                                                                           r       u_matrix_key/row[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.496         Logic Levels: 6  
                                                                                   Logic: 0.907ns(22.036%), Route: 3.209ns(77.964%)
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 external_clk                                            0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.000    1000.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420    1003.380         nt_external_clk  
                                                                           r       u_matrix_key/row[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   7.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.608                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/delay_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_matrix_key/row[2]/CE (GTP_DFF_CE)
Path Group  : matrix_key_top|external_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       u_matrix_key/delay_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       u_matrix_key/delay_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.489       4.072         u_matrix_key/delay_cnt [0]
                                                                                   u_matrix_key/N515_27/I0 (GTP_LUT6)
                                   td                    0.140       4.212 r       u_matrix_key/N515_27/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.597         u_matrix_key/_N539
                                                                                   u_matrix_key/N515_30/I1 (GTP_LUT2)
                                   td                    0.224       4.821 r       u_matrix_key/N515_30/Z (GTP_LUT2)
                                   net (fanout=1)        0.385       5.206         u_matrix_key/_N542
                                                                                   u_matrix_key/N515_32/I5 (GTP_LUT6)
                                   td                    0.074       5.280 r       u_matrix_key/N515_32/Z (GTP_LUT6)
                                   net (fanout=40)       0.661       5.941         u_matrix_key/N515
                                                                                   u_matrix_key/N64_3/I0 (GTP_LUT5)
                                   td                    0.096       6.037 r       u_matrix_key/N64_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.437       6.474         u_matrix_key/N674 [1]
                                                                                   u_matrix_key/N449_3/I3 (GTP_LUT6)
                                   td                    0.074       6.548 r       u_matrix_key/N449_3/Z (GTP_LUT6)
                                   net (fanout=3)        0.467       7.015         u_matrix_key/N449
                                                                                   u_matrix_key/N653/I0 (GTP_LUT6D)
                                   td                    0.096       7.111 r       u_matrix_key/N653/Z (GTP_LUT6D)
                                   net (fanout=4)        0.385       7.496         u_matrix_key/N653
                                                                           r       u_matrix_key/row[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.496         Logic Levels: 6  
                                                                                   Logic: 0.907ns(22.036%), Route: 3.209ns(77.964%)
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 external_clk                                            0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.000    1000.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420    1003.380         nt_external_clk  
                                                                           r       u_matrix_key/row[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   7.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.608                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)
Endpoint    : led_display_seg_ctrl_inst/sel[0]/CE (GTP_DFF_CE)
Path Group  : matrix_key_top|external_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/sel_flag/Q (GTP_DFF_C)
                                   net (fanout=4)        0.385       3.950         led_display_seg_ctrl_inst/sel_flag
                                                                           f       led_display_seg_ctrl_inst/sel[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/sel[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.634                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)
Endpoint    : led_display_seg_ctrl_inst/sel[1]/CE (GTP_DFF_CE)
Path Group  : matrix_key_top|external_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/sel_flag/Q (GTP_DFF_C)
                                   net (fanout=4)        0.385       3.950         led_display_seg_ctrl_inst/sel_flag
                                                                           f       led_display_seg_ctrl_inst/sel[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/sel[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.634                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)
Endpoint    : led_display_seg_ctrl_inst/sel[2]/CE (GTP_DFF_CE)
Path Group  : matrix_key_top|external_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/sel_flag/Q (GTP_DFF_C)
                                   net (fanout=4)        0.385       3.950         led_display_seg_ctrl_inst/sel_flag
                                                                           f       led_display_seg_ctrl_inst/sel[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/sel[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.634                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[3]/CLK (GTP_DFF_CE)
Endpoint    : led_display_seg_ctrl_inst/seg_ce_1/C (GTP_DFF_CE)
Path Group  : matrix_key_top|external_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/sel[3]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       led_display_seg_ctrl_inst/sel[3]/Q (GTP_DFF_CE)
                                   net (fanout=18)       0.601       4.184         sel[3]           
                                                                                   led_display_seg_ctrl_inst/N37_8[2]/I2 (GTP_LUT6D)
                                   td                    0.256       4.440 r       led_display_seg_ctrl_inst/N37_8[2]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.385       4.825         led_display_seg_ctrl_inst/_N230
                                                                                   led_display_seg_ctrl_inst/N37_9[1]/I5 (GTP_LUT6)
                                   td                    0.074       4.899 r       led_display_seg_ctrl_inst/N37_9[1]/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       4.899         led_display_seg_ctrl_inst/_N238
                                                                                   led_display_seg_ctrl_inst/N37_17[1]/I1 (GTP_MUX2LUT7)
                                   td                    0.181       5.080 r       led_display_seg_ctrl_inst/N37_17[1]/Z (GTP_MUX2LUT7)
                                   net (fanout=3)        0.467       5.547         led_display_seg_ctrl_inst/N37 [1]
                                                                                   led_display_seg_ctrl_inst/N7621_inv/I1 (GTP_LUT2)
                                   td                    0.224       5.771 r       led_display_seg_ctrl_inst/N7621_inv/Z (GTP_LUT2)
                                   net (fanout=2)        0.385       6.156         led_display_seg_ctrl_inst/N7621
                                                                           r       led_display_seg_ctrl_inst/seg_ce_1/C (GTP_DFF_CE)

 Data arrival time                                                   6.156         Logic Levels: 4  
                                                                                   Logic: 0.938ns(33.790%), Route: 1.838ns(66.210%)
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 external_clk                                            0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.000    1000.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420    1003.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/seg_ce_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Recovery time                                          -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   6.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.948                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[3]/CLK (GTP_DFF_CE)
Endpoint    : led_display_seg_ctrl_inst/seg_sel_1/C (GTP_DFF_CE)
Path Group  : matrix_key_top|external_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/sel[3]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       led_display_seg_ctrl_inst/sel[3]/Q (GTP_DFF_CE)
                                   net (fanout=18)       0.601       4.184         sel[3]           
                                                                                   led_display_seg_ctrl_inst/N37_8[2]/I2 (GTP_LUT6D)
                                   td                    0.256       4.440 r       led_display_seg_ctrl_inst/N37_8[2]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.385       4.825         led_display_seg_ctrl_inst/_N230
                                                                                   led_display_seg_ctrl_inst/N37_9[1]/I5 (GTP_LUT6)
                                   td                    0.074       4.899 r       led_display_seg_ctrl_inst/N37_9[1]/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       4.899         led_display_seg_ctrl_inst/_N238
                                                                                   led_display_seg_ctrl_inst/N37_17[1]/I1 (GTP_MUX2LUT7)
                                   td                    0.181       5.080 r       led_display_seg_ctrl_inst/N37_17[1]/Z (GTP_MUX2LUT7)
                                   net (fanout=3)        0.467       5.547         led_display_seg_ctrl_inst/N37 [1]
                                                                                   led_display_seg_ctrl_inst/N7622/I1 (GTP_LUT2)
                                   td                    0.224       5.771 r       led_display_seg_ctrl_inst/N7622/Z (GTP_LUT2)
                                   net (fanout=2)        0.385       6.156         led_display_seg_ctrl_inst/N7622
                                                                           r       led_display_seg_ctrl_inst/seg_sel_1/C (GTP_DFF_CE)

 Data arrival time                                                   6.156         Logic Levels: 4  
                                                                                   Logic: 0.938ns(33.790%), Route: 1.838ns(66.210%)
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 external_clk                                            0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.000    1000.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420    1003.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/seg_sel_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Recovery time                                          -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   6.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.948                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[3]/CLK (GTP_DFF_CE)
Endpoint    : led_display_seg_ctrl_inst/seg_ce/C (GTP_DFF_CE)
Path Group  : matrix_key_top|external_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/sel[3]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       led_display_seg_ctrl_inst/sel[3]/Q (GTP_DFF_CE)
                                   net (fanout=18)       0.601       4.184         sel[3]           
                                                                                   led_display_seg_ctrl_inst/N37_15[2]/I2 (GTP_LUT6D)
                                   td                    0.255       4.439 r       led_display_seg_ctrl_inst/N37_15[2]/Z5 (GTP_LUT6D)
                                   net (fanout=5)        0.505       4.944         led_display_seg_ctrl_inst/_N285
                                                                                   led_display_seg_ctrl_inst/N37_17[0]/I5 (GTP_LUT6)
                                   td                    0.074       5.018 r       led_display_seg_ctrl_inst/N37_17[0]/Z (GTP_LUT6)
                                   net (fanout=3)        0.467       5.485         led_display_seg_ctrl_inst/N37 [0]
                                                                                   led_display_seg_ctrl_inst/N7618_inv/I1 (GTP_LUT2)
                                   td                    0.224       5.709 r       led_display_seg_ctrl_inst/N7618_inv/Z (GTP_LUT2)
                                   net (fanout=2)        0.385       6.094         led_display_seg_ctrl_inst/N7618
                                                                           r       led_display_seg_ctrl_inst/seg_ce/C (GTP_DFF_CE)

 Data arrival time                                                   6.094         Logic Levels: 3  
                                                                                   Logic: 0.756ns(27.856%), Route: 1.958ns(72.144%)
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 external_clk                                            0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.000    1000.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420    1003.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/seg_ce/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Recovery time                                          -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   6.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.010                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_sel/CLK (GTP_DFF_CE)
Endpoint    : hc595_ctrl_inst/data_ce/C (GTP_DFF_CE)
Path Group  : matrix_key_top|external_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/seg_sel/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/seg_sel/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.467       4.032         _N488            
                                                                                   hc595_ctrl_inst/N133_inv/I2 (GTP_LUT4)
                                   td                    0.128       4.160 f       hc595_ctrl_inst/N133_inv/Z (GTP_LUT4)
                                   net (fanout=2)        0.385       4.545         hc595_ctrl_inst/N133
                                                                           f       hc595_ctrl_inst/data_ce/C (GTP_DFF_CE)

 Data arrival time                                                   4.545         Logic Levels: 1  
                                                                                   Logic: 0.313ns(26.867%), Route: 0.852ns(73.133%)
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       hc595_ctrl_inst/data_ce/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Removal time                                           -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.229                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_sel_1/CLK (GTP_DFF_CE)
Endpoint    : hc595_ctrl_inst/data_ce_1/C (GTP_DFF_CE)
Path Group  : matrix_key_top|external_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/seg_sel_1/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/seg_sel_1/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.467       4.032         _N491            
                                                                                   hc595_ctrl_inst/N136_inv/I2 (GTP_LUT4)
                                   td                    0.128       4.160 f       hc595_ctrl_inst/N136_inv/Z (GTP_LUT4)
                                   net (fanout=2)        0.385       4.545         hc595_ctrl_inst/N136
                                                                           f       hc595_ctrl_inst/data_ce_1/C (GTP_DFF_CE)

 Data arrival time                                                   4.545         Logic Levels: 1  
                                                                                   Logic: 0.313ns(26.867%), Route: 0.852ns(73.133%)
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       hc595_ctrl_inst/data_ce_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Removal time                                           -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.229                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_sel_2/CLK (GTP_DFF_CE)
Endpoint    : hc595_ctrl_inst/data_ce_2/C (GTP_DFF_CE)
Path Group  : matrix_key_top|external_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/seg_sel_2/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/seg_sel_2/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.467       4.032         _N494            
                                                                                   hc595_ctrl_inst/N139_inv/I2 (GTP_LUT4)
                                   td                    0.128       4.160 f       hc595_ctrl_inst/N139_inv/Z (GTP_LUT4)
                                   net (fanout=2)        0.385       4.545         hc595_ctrl_inst/N139
                                                                           f       hc595_ctrl_inst/data_ce_2/C (GTP_DFF_CE)

 Data arrival time                                                   4.545         Logic Levels: 1  
                                                                                   Logic: 0.313ns(26.867%), Route: 0.852ns(73.133%)
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       hc595_ctrl_inst/data_ce_2/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Removal time                                           -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.229                          
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/rck/CLK (GTP_DFF_C)
Endpoint    : rck (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       hc595_ctrl_inst/rck/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       hc595_ctrl_inst/rck/Q (GTP_DFF_C)
                                   net (fanout=25)       0.000       3.583         nt_rck           
                                                                                   rck_obuf/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       rck_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         rck              
 rck                                                                       r       rck (port)       

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/row[0]/CLK (GTP_DFF_CE)
Endpoint    : row[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       u_matrix_key/row[0]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       u_matrix_key/row[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.000       3.583         nt_row[0]        
                                                                                   row_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       row_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         row[0]           
 row[0]                                                                    r       row[0] (port)    

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/row[1]/CLK (GTP_DFF_CE)
Endpoint    : row[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock matrix_key_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=161)      2.420       3.380         nt_external_clk  
                                                                           r       u_matrix_key/row[1]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       u_matrix_key/row[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.000       3.583         nt_row[1]        
                                                                                   row_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       row_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         row[1]           
 row[1]                                                                    r       row[1] (port)    

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : col[0] (port)
Endpoint    : u_matrix_key/key[0]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 col[0]                                                  0.000       0.000 f       col[0] (port)    
                                   net (fanout=1)        0.000       0.000         col[0]           
                                                                                   col_ibuf[0]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       col_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=2)        1.372       2.233         nt_col[0]        
                                                                                   u_matrix_key/N2[0]/I0 (GTP_LUT6D)
                                   td                    0.093       2.326 f       u_matrix_key/N2[0]/Z (GTP_LUT6D)
                                   net (fanout=4)        0.000       2.326         u_matrix_key/N2 [0]
                                                                           f       u_matrix_key/key[0]/D (GTP_DFF_CE)

 Data arrival time                                                   2.326         Logic Levels: 2  
                                                                                   Logic: 0.954ns(41.015%), Route: 1.372ns(58.985%)
====================================================================================================

====================================================================================================

Startpoint  : col[0] (port)
Endpoint    : u_matrix_key/key[4]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 col[0]                                                  0.000       0.000 f       col[0] (port)    
                                   net (fanout=1)        0.000       0.000         col[0]           
                                                                                   col_ibuf[0]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       col_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=2)        1.372       2.233         nt_col[0]        
                                                                                   u_matrix_key/N2[0]/I0 (GTP_LUT6D)
                                   td                    0.093       2.326 f       u_matrix_key/N2[0]/Z (GTP_LUT6D)
                                   net (fanout=4)        0.000       2.326         u_matrix_key/N2 [0]
                                                                           f       u_matrix_key/key[4]/D (GTP_DFF_CE)

 Data arrival time                                                   2.326         Logic Levels: 2  
                                                                                   Logic: 0.954ns(41.015%), Route: 1.372ns(58.985%)
====================================================================================================

====================================================================================================

Startpoint  : col[0] (port)
Endpoint    : u_matrix_key/key[8]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 col[0]                                                  0.000       0.000 f       col[0] (port)    
                                   net (fanout=1)        0.000       0.000         col[0]           
                                                                                   col_ibuf[0]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       col_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=2)        1.372       2.233         nt_col[0]        
                                                                                   u_matrix_key/N2[0]/I0 (GTP_LUT6D)
                                   td                    0.093       2.326 f       u_matrix_key/N2[0]/Z (GTP_LUT6D)
                                   net (fanout=4)        0.000       2.326         u_matrix_key/N2 [0]
                                                                           f       u_matrix_key/key[8]/D (GTP_DFF_CE)

 Data arrival time                                                   2.326         Logic Levels: 2  
                                                                                   Logic: 0.954ns(41.015%), Route: 1.372ns(58.985%)
====================================================================================================

{matrix_key_top|external_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width                          hc595_ctrl_inst/cnt_4[0]/CLK
 499.800     500.000         0.200           Low Pulse Width                           hc595_ctrl_inst/cnt_4[0]/CLK
 499.800     500.000         0.200           High Pulse Width                          hc595_ctrl_inst/cnt_4[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                          
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/04_matrix_key/prj/matrix_key/compile/matrix_key_top_comp.adf               
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/04_matrix_key/rtl/IO.fdc                                                   
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/04_matrix_key/prj/matrix_key/synthesize/matrix_key_top_syn.adf             
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/04_matrix_key/prj/matrix_key/synthesize/matrix_key_top_syn.vm              
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/04_matrix_key/prj/matrix_key/synthesize/matrix_key_top_controlsets.txt     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/04_matrix_key/prj/matrix_key/synthesize/snr.db                             
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/04_matrix_key/prj/matrix_key/synthesize/matrix_key_top.snr                 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 325 MB
Total CPU time to synthesize completion : 0h:0m:7s
Process Total CPU time to synthesize completion : 0h:0m:7s
Total real time to synthesize completion : 0h:0m:11s
