INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/new/bcd_to_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_1_2/lab8_1_2.srcs/sim_1/new/bcd_to_7seg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7seg_tb
