vcs -sverilog -timescale=1ns/10ps -full64 -f all_script
echo  
echo "Simulation starts."
echo
./simv