Specification sheet ->Verification plan
system verilog is called constrain random lnaguage


