ğŸ¦– FPGA Bluetooth-Controlled Dino Runner

Verilog | DE10-Lite | VGA | UART | Bluetooth | Quartus
________________________________________
ğŸ“Œ Overview

This project is a fully hardware-implemented 2D obstacle avoidance game built entirely in Verilog HDL on the DE10-Lite FPGA.

The system integrates:
â€¢	Real-time 640Ã—480 @ 60Hz VGA graphics
â€¢	FSM-based gameplay logic
â€¢	Bluetooth-based wireless control (HC-05 module)
â€¢	Custom Android controller (MIT App Inventor)
â€¢	UART receiver with oversampling
â€¢	LFSR-based randomized obstacle spawning
â€¢	Persistent high-score tracking on 7-segment displays

The entire game runs directly on the FPGA without a CPU or embedded OS.
________________________________________
ğŸ® Features

ğŸ¥ Real-Time VGA Rendering
â€¢	640Ã—480 resolution @ 60Hz
â€¢	Pixel-level rendering pipeline
â€¢	Player sprite, ground, sky, and obstacles
â€¢	Hitbox-based collision detection
â€¢	LED-based visual feedback on game over
________________________________________
ğŸ“¡ Bluetooth Wireless Control
â€¢	HC-05 Bluetooth module
â€¢	Custom Android controller built with MIT App Inventor
â€¢	Jump signal transmitted wirelessly
â€¢	UART RX with oversampling + mid-bit sampling FSM
â€¢	2-flip-flop synchronization + rising-edge detection for clean jump pulses
________________________________________
ğŸ² Randomized Gameplay
â€¢	LFSR-based pseudo-random generator
â€¢	Randomized obstacle spawn timing
â€¢	Three obstacle slots for dynamic gameplay
â€¢	Random LED pattern on player death
â€¢	Switch-controlled randomized player color
________________________________________
ğŸ† Scoring System
â€¢	Time-based scoring using hardware counters
â€¢	Persistent high score tracking
â€¢	Switch-selectable high score display
â€¢	Output to onboard 7-segment displays
________________________________________
ğŸ§  System Architecture

The design follows a modular architecture:
â€¢	FinalProject.v â†’ Top-level integration
â€¢	vga_controller.v â†’ VGA timing generation
â€¢	vga.v â†’ Rendering + game logic
â€¢	rx.v â†’ UART receiver
â€¢	BaudRate.v â†’ Baud tick generator
â€¢	Score + display modules

Each module was developed and tested independently before full integration.
________________________________________
ğŸ”§ Hardware Used
â€¢	DE10-Lite FPGA Board
â€¢	HC-05 Bluetooth Module
â€¢	VGA Monitor
â€¢	Android Phone (custom controller app)
________________________________________
ğŸ›  Tools & Technologies
â€¢	Verilog HDL
â€¢	Intel Quartus Prime
â€¢	ModelSim (simulation)
â€¢	MIT App Inventor (Android controller)
________________________________________
âš™ï¸ Key Technical Highlights
â€¢	Designed a UART receiver using oversampling and mid-bit sampling FSM
â€¢	Implemented clock-domain synchronization using double-flop technique
â€¢	Developed LFSR-based randomness for gameplay variability
â€¢	Achieved stable synthesis and hardware validation on FPGA
â€¢	Built complete system without external processor
