{
    "BENCHMARKS": {
        "vhdl-hdmi-out": {
            "design":"RTL_Benchmark/VHDL/vhdl-hdmi-out/rtl/hdmi_out.vhd",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }
    }
}