<root><simulation><result_generated_time />2023-05-13 00:00:56<layer><layer_spec />{'B': 1, 'K': 3, 'C': 64, 'OY': 224, 'OX': 224, 'IY': 228, 'IX': 228, 'FY': 5, 'FX': 5, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />240844800<total_data_size_element />{'W': 4800, 'I': 3326976, 'O': 150528}<total_data_reuse />{'W': 50176, 'I': 72.3915050784857, 'O': 1600}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />24/29</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [1024, 1, 1], 'O': [32, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 32)]], [[('C', 32)], []], [], []]<I />[[], [[('C', 32)], [('OY', 32)]], [], []]<O />[[[('C', 32)], []], [[], [('OY', 32)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 3), ('FX', 5), ('OY', 7)], [('FY', 5), ('OX', 224), ('C', 2)], []]<I />[[('K', 3), ('FX', 5), ('OY', 7), ('FY', 5)], [('OX', 224), ('C', 2)], []]<O />[[('K', 3), ('FX', 5), ('OY', 7), ('FY', 5)], [('OX', 224), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [32.0, 7, 224, 1], 'I': [1.0, 72.39, 1.0, 1.0], 'O': [32.0, 25, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [120, 38400, 38400], 'I': [440, 26615808, 26615808], 'O': [168, 1204224, 1204224], 'O_partial': [168, 1204224, 0], 'O_final': [0, 0, 1204224]}<actual_mem_utilization_individual />{'W': [0.23, 0.0, 0.0], 'I': [0.86, 0.79, 0.0], 'O': [0.33, 0.04, 0.0]}<actual_mem_utilization_shared />{'W': [0.23, 0.83, 0.0], 'I': [0.86, 0.83, 0.0], 'O': [0.33, 0.83, 0.0]}<effective_mem_size_bit />{'W': [120, 19200, 38400], 'I': [440, 13307904, 26615808], 'O': [168, 1204224, 1204224], 'O_partial': [168, 1204224, 0], 'O_final': [0, 0, 1204224]}<total_unit_count />{'W': [1024, 32, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 32, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [32, 32, 1, 1]}<duplicate_unit_count />{'W': [32.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[7526400, 1075200], [1075200, 4800], [4800, 0]]<I />[[80281600, 3326976], [3326976, 3326976], [3326976, 0]]<O />[[(7375872, 7526400), (301056, 150528)], [(150528, 301056), (150528, 0)], [(0, 150528), (0, 0)]]<O_partial />[[(7375872, 7526400), (301056, 150528)], [(150528, 301056), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (150528, 0)], [(0, 150528), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[940800, 134400], [16800, 75], [19, 0]]<I />[[10035200, 415872], [51984, 51984], [12996, 0]]<O />[[(921984, 940800), (37632, 18816)], [(2352, 4704), (2352, 0)], [(0, 588), (0, 0)]]<O_partial />[([921984, 940800], [37632, 18816]), ([2352, 4704], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [2352, 0]), ([0, 588], [0, 0])]</mem_access_count_word><mac_count><active />240844800<idle />0</mac_count></basic_info><energy><total_energy />526522421.3<mem_energy_breakdown><W />[365.1, 1775.7, 25.0]<I />[3523.7, 10302.6, 17308.7]<O />[672.3, 932.3, 783.1]</mem_energy_breakdown><MAC_energy><active_MAC />526486732.8<idle_MAC />0.0<total />526486732.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3712<utilization_without_data_loading />0.4044<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.3712<mac_utilize_temporal_without_data_loading />0.4044</mac_array_utilization><latency><latency_cycle_with_data_loading />633692<latency_cycle_without_data_loading />581625<ideal_computing_cycle />235200<data_loading><load_cycle_total />52067<load_cycle_individual />{'W': [8, 75, 0], 'I': [880, 51984, 0]}<load_cycle_combined />{'W': 75, 'I': 51984}</data_loading><mem_stalling><mem_stall_cycle_total />346425<mem_stall_cycle_individual />{'W': [[-235199], [-230617, -219422], [-235200, -235200]], 'I': [[-235199], [-43806, 346425], [-235200, -235200]], 'O': [[-235200], [-233856, -230272], [-232848, -234612]]}<mem_stall_cycle_shared />{'W': [[-235199], [-230617, 346425], [0, 0]], 'I': [[-235199], [-43806, 346425], [0, 0]], 'O': [[-235200], [-233856, -230272], [-232848, -234612]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [120, 38400, 38400], 'I': [440, 26615808, 26615808], 'O': [168, 1204224, 1204224], 'O_partial': [168, 1204224, 0], 'O_final': [0, 0, 1204224]}<data_size_each_level_total />{'W': [3840, 38400, 38400], 'I': [450560, 26615808, 26615808], 'O': [5376, 1204224, 1204224]}<loop_cycles_each_level />{'W': [105, 235200, 235200], 'I': [525, 235200, 235200], 'O': [525, 235200, 235200]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [5, 1, 1], 'O': [5, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [36.6, 0.2], [0.2, 0.2]], 'I': [[8.0, 0.8], [858.2, 113.2], [113.2, 113.2]], 'O': [[8.0, 0.3], [10.2, 5.1], [5.1, 5.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 0.2], [0.2, 0.2]], 'I': [[8.0, 4.2], [4291.0, 113.2], [113.2, 113.2]], 'O': [[8.0, 1.6], [51.2, 10.2], [10.2, 5.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [36.6, 0.2], [0.2, 0]], 'I': [[8.0, 4.2], [4291.0, 113.2], [113.2, 0]], 'O': [[8.0, 0.3], [10.2, 5.1], [5.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [4343.0, 123.6], [113.3, 5.1]], 'I': [[8.0, 4.2], [4343.0, 123.6], [113.3, 5.1]], 'O': [[8.0, 0.3], [4343.0, 123.6], [113.3, 5.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 235200], [105, 105, 2240], [235200, 235200, 1]], 'I': [[1, 1, 235200], [105, 525, 448], [235200, 235200, 1]], 'O': [[1, 1, 235200], [525, 525, 448], [235200, 235200, 1]]}<trans_time_real />{'W': [[0, 1, 235200], [[2, 105, 2240], [8, 105, 2240]], [[75, 235200, 1], [19, 235200, 1]]], 'I': [[0, 1, 235200], [[7, 525, 448], [880, 525, 448]], [[51984, 235200, 1], [12996, 235200, 1]]], 'O': [[0, 1, 235200], [[3, 525, 448], [10, 525, 448]], [[2352, 235200, 1], [588, 235200, 1]]]}<single_stall_cycle />{'W': [[-1], [-103, -98], [-235125, -235181]], 'I': [[-1], [-98, 775], [-183216, -222204]], 'O': [[-1], [-522, -514], [-232848, -234612]]}<single_stall_count />{'W': [235199, 2239, 0], 'I': [235199, 447, 0], 'O': [235200, 448, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [2352, 0]}, 1: {'W': [17912, 0], 'I': [46935, 0], 'O': [4480, 2352]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-235200, -235200], [-232848, -235200]], 1: [[-165873, -235200], [-230720, -232848]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />5</simulation></root>