// Seed: 4273644135
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wor id_5,
    input tri0 id_6,
    output wand id_7
);
  logic id_9 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output wor id_2,
    output supply0 id_3,
    input uwire id_4,
    output tri id_5,
    input supply0 id_6,
    output supply1 id_7,
    input supply1 id_8,
    output supply1 id_9,
    output uwire id_10,
    inout wor id_11,
    output supply1 id_12,
    input tri id_13,
    input wor id_14,
    input tri id_15,
    output tri1 id_16,
    input tri1 id_17,
    input tri id_18,
    input tri0 id_19,
    input wand id_20,
    output tri id_21,
    input tri1 id_22
);
  wire id_24;
  module_0 modCall_1 (
      id_22,
      id_2,
      id_13,
      id_13,
      id_19,
      id_8,
      id_18,
      id_10
  );
  assign modCall_1.id_7 = 0;
endmodule
