INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/lab10_vivado/q2/q2.ip_user_files/bd/design_1/ip/design_1_xlconcat_2_0/sim/design_1_xlconcat_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/lab10_vivado/q2/q2.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/lab10_vivado/q2/q2.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_1/sim/design_1_xlconcat_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/lab10_vivado/q2/q2.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/lab10_vivado/q2/q2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
