[2025-09-17 04:36:02] START suite=qualcomm_srv trace=srv576_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv576_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2576789 heartbeat IPC: 3.881 cumulative IPC: 3.881 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4993271 heartbeat IPC: 4.138 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 10 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4993271 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4993271 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13209009 heartbeat IPC: 1.217 cumulative IPC: 1.217 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 21429086 heartbeat IPC: 1.217 cumulative IPC: 1.217 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 29552076 heartbeat IPC: 1.231 cumulative IPC: 1.222 (Simulation time: 00 hr 04 min 27 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 37675708 heartbeat IPC: 1.231 cumulative IPC: 1.224 (Simulation time: 00 hr 05 min 29 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 45792884 heartbeat IPC: 1.232 cumulative IPC: 1.226 (Simulation time: 00 hr 06 min 35 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 53904492 heartbeat IPC: 1.233 cumulative IPC: 1.227 (Simulation time: 00 hr 07 min 39 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv576_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000009 cycles: 62112714 heartbeat IPC: 1.218 cumulative IPC: 1.226 (Simulation time: 00 hr 08 min 45 sec)
Heartbeat CPU 0 instructions: 100000009 cycles: 70331070 heartbeat IPC: 1.217 cumulative IPC: 1.224 (Simulation time: 00 hr 09 min 50 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 78543608 heartbeat IPC: 1.218 cumulative IPC: 1.224 (Simulation time: 00 hr 10 min 58 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 81736200 cumulative IPC: 1.223 (Simulation time: 00 hr 12 min 06 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 81736200 cumulative IPC: 1.223 (Simulation time: 00 hr 12 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv576_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.223 instructions: 100000003 cycles: 81736200
CPU 0 Branch Prediction Accuracy: 92.72% MPKI: 12.92 Average ROB Occupancy at Mispredict: 31.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0858
BRANCH_INDIRECT: 0.3698
BRANCH_CONDITIONAL: 11.09
BRANCH_DIRECT_CALL: 0.4213
BRANCH_INDIRECT_CALL: 0.5449
BRANCH_RETURN: 0.4064


====Backend Stall Breakdown====
ROB_STALL: 47100
LQ_STALL: 0
SQ_STALL: 63830


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 254.33333
REPLAY_LOAD: 70.333336
NON_REPLAY_LOAD: 13.495027

== Total ==
ADDR_TRANS: 763
REPLAY_LOAD: 211
NON_REPLAY_LOAD: 46126

== Counts ==
ADDR_TRANS: 3
REPLAY_LOAD: 3
NON_REPLAY_LOAD: 3418

cpu0->cpu0_STLB TOTAL        ACCESS:    2112698 HIT:    2112069 MISS:        629 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2112698 HIT:    2112069 MISS:        629 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 149 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9451471 HIT:    8705687 MISS:     745784 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7722226 HIT:    7071399 MISS:     650827 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     581221 HIT:     501515 MISS:      79706 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1146880 HIT:    1132338 MISS:      14542 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1144 HIT:        435 MISS:        709 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.02 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15860841 HIT:    7730099 MISS:    8130742 MSHR_MERGE:    2035535
cpu0->cpu0_L1I LOAD         ACCESS:   15860841 HIT:    7730099 MISS:    8130742 MSHR_MERGE:    2035535
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.47 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30507636 HIT:   26621040 MISS:    3886596 MSHR_MERGE:    1677209
cpu0->cpu0_L1D LOAD         ACCESS:   16636528 HIT:   14524303 MISS:    2112225 MSHR_MERGE:     485205
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13869838 HIT:   12096631 MISS:    1773207 MSHR_MERGE:    1191984
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1270 HIT:        106 MISS:       1164 MSHR_MERGE:         20
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.51 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12993729 HIT:   10725238 MISS:    2268491 MSHR_MERGE:    1139732
cpu0->cpu0_ITLB LOAD         ACCESS:   12993729 HIT:   10725238 MISS:    2268491 MSHR_MERGE:    1139732
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.016 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28988543 HIT:   27668765 MISS:    1319778 MSHR_MERGE:     335838
cpu0->cpu0_DTLB LOAD         ACCESS:   28988543 HIT:   27668765 MISS:    1319778 MSHR_MERGE:     335838
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.092 cycles
cpu0->LLC TOTAL        ACCESS:     868483 HIT:     857825 MISS:      10658 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     650827 HIT:     640490 MISS:      10337 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      79706 HIT:      79667 MISS:         39 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     137241 HIT:     137238 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        709 HIT:        430 MISS:        279 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         70
  ROW_BUFFER_MISS:      10585
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         11
  FULL:          0
Channel 0 REFRESHES ISSUED:       6811

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       542648       517227        74740          735
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           35           51           32
  STLB miss resolved @ L2C                0           43          244          207           25
  STLB miss resolved @ LLC                0           20          191          278           38
  STLB miss resolved @ MEM                0            1          100          121          148

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             195500        46747      1539483       113343           16
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            5           11
  STLB miss resolved @ L2C                0            0            0            3            0
  STLB miss resolved @ LLC                0            4            2           21           11
  STLB miss resolved @ MEM                0            0            0           11           22
[2025-09-17 04:48:08] END   suite=qualcomm_srv trace=srv576_ap (rc=0)
