

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_CopyW1_ky_CopyW1_kx'
================================================================
* Date:           Tue Oct 21 14:52:16 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       92|       92|  0.920 us|  0.920 us|   92|   92|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CopyW1_ky_CopyW1_kx  |       90|       90|        11|          1|          1|    81|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kx = alloca i32 1"   --->   Operation 14 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ky = alloca i32 1"   --->   Operation 15 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln688_3_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %zext_ln688_3"   --->   Operation 17 'read' 'zext_ln688_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln688_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln688"   --->   Operation 18 'read' 'sext_ln688_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_ln697_3_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln697_3"   --->   Operation 19 'read' 'add_ln697_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln688_3_cast = zext i13 %zext_ln688_3_read"   --->   Operation 20 'zext' 'zext_ln688_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln688_cast = sext i62 %sext_ln688_read"   --->   Operation 21 'sext' 'sext_ln688_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w1, void @empty_20, i32 0, i32 0, void @empty_17, i32 0, i32 5184, void @empty_22, void @empty_19, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %ky"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kx"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ky_1 = load i4 %ky" [src/srcnn.cpp:692]   --->   Operation 30 'load' 'ky_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [src/srcnn.cpp:692]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w1"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln692 = zext i4 %ky_1" [src/srcnn.cpp:692]   --->   Operation 33 'zext' 'zext_ln692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %ky_1, i3 0" [src/srcnn.cpp:695]   --->   Operation 34 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.77ns)   --->   "%add_ln695 = add i7 %shl_ln1, i7 %zext_ln692" [src/srcnn.cpp:695]   --->   Operation 35 'add' 'add_ln695' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.77ns)   --->   "%icmp_ln692 = icmp_eq  i7 %indvar_flatten_load, i7 81" [src/srcnn.cpp:692]   --->   Operation 37 'icmp' 'icmp_ln692' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.77ns)   --->   "%add_ln692_1 = add i7 %indvar_flatten_load, i7 1" [src/srcnn.cpp:692]   --->   Operation 38 'add' 'add_ln692_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln692 = br i1 %icmp_ln692, void %for.inc25, void %for.inc28.exitStub" [src/srcnn.cpp:692]   --->   Operation 39 'br' 'br_ln692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kx_load = load i4 %kx" [src/srcnn.cpp:695]   --->   Operation 40 'load' 'kx_load' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%add_ln692 = add i4 %ky_1, i4 1" [src/srcnn.cpp:692]   --->   Operation 41 'add' 'add_ln692' <Predicate = (!icmp_ln692)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln695 = icmp_eq  i4 %kx_load, i4 9" [src/srcnn.cpp:695]   --->   Operation 42 'icmp' 'icmp_ln695' <Predicate = (!icmp_ln692)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.39ns)   --->   "%select_ln692 = select i1 %icmp_ln695, i4 0, i4 %kx_load" [src/srcnn.cpp:692]   --->   Operation 43 'select' 'select_ln692' <Predicate = (!icmp_ln692)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln692_1 = zext i4 %add_ln692" [src/srcnn.cpp:692]   --->   Operation 44 'zext' 'zext_ln692_1' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.39ns)   --->   "%select_ln692_1 = select i1 %icmp_ln695, i4 %add_ln692, i4 %ky_1" [src/srcnn.cpp:692]   --->   Operation 45 'select' 'select_ln692_1' <Predicate = (!icmp_ln692)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln695_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln692, i3 0" [src/srcnn.cpp:695]   --->   Operation 46 'bitconcatenate' 'shl_ln695_mid1' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.77ns)   --->   "%add_ln695_2 = add i7 %shl_ln695_mid1, i7 %zext_ln692_1" [src/srcnn.cpp:695]   --->   Operation 47 'add' 'add_ln695_2' <Predicate = (!icmp_ln692)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln697_2)   --->   "%select_ln692_2 = select i1 %icmp_ln695, i7 %add_ln695_2, i7 %add_ln695" [src/srcnn.cpp:692]   --->   Operation 48 'select' 'select_ln692_2' <Predicate = (!icmp_ln692)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln697_2)   --->   "%zext_ln692_2 = zext i7 %select_ln692_2" [src/srcnn.cpp:692]   --->   Operation 49 'zext' 'zext_ln692_2' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln697_2)   --->   "%kx_cast3 = zext i4 %select_ln692" [src/srcnn.cpp:692]   --->   Operation 50 'zext' 'kx_cast3' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln695 = zext i4 %select_ln692" [src/srcnn.cpp:695]   --->   Operation 51 'zext' 'zext_ln695' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.23ns)   --->   "%mul_ln695 = mul i9 %zext_ln695, i9 22" [src/srcnn.cpp:695]   --->   Operation 52 'mul' 'mul_ln695' <Predicate = (!icmp_ln692)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln695, i32 6, i32 8" [src/srcnn.cpp:695]   --->   Operation 53 'partselect' 'tmp' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 54 [8/8] (0.78ns)   --->   "%urem_ln695 = urem i4 %select_ln692, i4 3" [src/srcnn.cpp:695]   --->   Operation 54 'urem' 'urem_ln695' <Predicate = (!icmp_ln692)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln697 = add i63 %sext_ln688_cast, i63 %zext_ln688_3_cast" [src/srcnn.cpp:697]   --->   Operation 55 'add' 'add_ln697' <Predicate = (!icmp_ln692)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln697_2 = add i8 %zext_ln692_2, i8 %kx_cast3" [src/srcnn.cpp:697]   --->   Operation 56 'add' 'add_ln697_2' <Predicate = (!icmp_ln692)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln697 = zext i8 %add_ln697_2" [src/srcnn.cpp:697]   --->   Operation 57 'zext' 'zext_ln697' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln697_1 = add i63 %zext_ln697, i63 %add_ln697" [src/srcnn.cpp:697]   --->   Operation 58 'add' 'add_ln697_1' <Predicate = (!icmp_ln692)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln697 = sext i63 %add_ln697_1" [src/srcnn.cpp:697]   --->   Operation 59 'sext' 'sext_ln697' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%gmem_w1_addr = getelementptr i32 %gmem_w1, i64 %sext_ln697" [src/srcnn.cpp:697]   --->   Operation 60 'getelementptr' 'gmem_w1_addr' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.79ns)   --->   "%add_ln695_1 = add i4 %select_ln692, i4 1" [src/srcnn.cpp:695]   --->   Operation 61 'add' 'add_ln695_1' <Predicate = (!icmp_ln692)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln695 = store i7 %add_ln692_1, i7 %indvar_flatten" [src/srcnn.cpp:695]   --->   Operation 62 'store' 'store_ln695' <Predicate = (!icmp_ln692)> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln695 = store i4 %select_ln692_1, i4 %ky" [src/srcnn.cpp:695]   --->   Operation 63 'store' 'store_ln695' <Predicate = (!icmp_ln692)> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln695 = store i4 %add_ln695_1, i4 %kx" [src/srcnn.cpp:695]   --->   Operation 64 'store' 'store_ln695' <Predicate = (!icmp_ln692)> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln695 = br void %for.inc" [src/srcnn.cpp:695]   --->   Operation 65 'br' 'br_ln695' <Predicate = (!icmp_ln692)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 66 [7/8] (0.78ns)   --->   "%urem_ln695 = urem i4 %select_ln692, i4 3" [src/srcnn.cpp:695]   --->   Operation 66 'urem' 'urem_ln695' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [8/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:697]   --->   Operation 67 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 68 [6/8] (0.78ns)   --->   "%urem_ln695 = urem i4 %select_ln692, i4 3" [src/srcnn.cpp:695]   --->   Operation 68 'urem' 'urem_ln695' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [7/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:697]   --->   Operation 69 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 70 [5/8] (0.78ns)   --->   "%urem_ln695 = urem i4 %select_ln692, i4 3" [src/srcnn.cpp:695]   --->   Operation 70 'urem' 'urem_ln695' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [6/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:697]   --->   Operation 71 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 72 [4/8] (0.78ns)   --->   "%urem_ln695 = urem i4 %select_ln692, i4 3" [src/srcnn.cpp:695]   --->   Operation 72 'urem' 'urem_ln695' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [5/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:697]   --->   Operation 73 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 74 [3/8] (0.78ns)   --->   "%urem_ln695 = urem i4 %select_ln692, i4 3" [src/srcnn.cpp:695]   --->   Operation 74 'urem' 'urem_ln695' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [4/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:697]   --->   Operation 75 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 76 [2/8] (0.78ns)   --->   "%urem_ln695 = urem i4 %select_ln692, i4 3" [src/srcnn.cpp:695]   --->   Operation 76 'urem' 'urem_ln695' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [3/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:697]   --->   Operation 77 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 78 [1/8] (0.78ns)   --->   "%urem_ln695 = urem i4 %select_ln692, i4 3" [src/srcnn.cpp:695]   --->   Operation 78 'urem' 'urem_ln695' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln695 = trunc i2 %urem_ln695" [src/srcnn.cpp:695]   --->   Operation 79 'trunc' 'trunc_ln695' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [2/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:697]   --->   Operation 80 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 81 [1/1] (0.73ns)   --->   "%switch_ln697 = switch i2 %trunc_ln695, void %arrayidx2422.case.2, i2 0, void %arrayidx2422.case.0, i2 1, void %arrayidx2422.case.1" [src/srcnn.cpp:697]   --->   Operation 81 'switch' 'switch_ln697' <Predicate = true> <Delay = 0.73>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 82 [1/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:697]   --->   Operation 82 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 83 [1/1] (7.30ns)   --->   "%gmem_w1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w1_addr" [src/srcnn.cpp:697]   --->   Operation 83 'read' 'gmem_w1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln697 = bitcast i32 %gmem_w1_addr_read" [src/srcnn.cpp:697]   --->   Operation 84 'bitcast' 'bitcast_ln697' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = (icmp_ln692)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.38>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CopyW1_ky_CopyW1_kx_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 81, i64 81, i64 81"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln697_1 = zext i4 %select_ln692_1" [src/srcnn.cpp:697]   --->   Operation 87 'zext' 'zext_ln697_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.79ns)   --->   "%add_ln697_4 = add i11 %add_ln697_3_read, i11 %zext_ln697_1" [src/srcnn.cpp:697]   --->   Operation 88 'add' 'add_ln697_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln697 = shl i11 %add_ln697_4, i11 2" [src/srcnn.cpp:697]   --->   Operation 89 'shl' 'shl_ln697' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln697 = sub i11 %shl_ln697, i11 %add_ln697_4" [src/srcnn.cpp:697]   --->   Operation 90 'sub' 'sub_ln697' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 91 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln695 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/srcnn.cpp:695]   --->   Operation 92 'specloopname' 'specloopname_ln695' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln697_2 = zext i3 %tmp" [src/srcnn.cpp:697]   --->   Operation 93 'zext' 'zext_ln697_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln697_5 = add i11 %sub_ln697, i11 %zext_ln697_2" [src/srcnn.cpp:697]   --->   Operation 94 'add' 'add_ln697_5' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln697_3 = zext i11 %add_ln697_5" [src/srcnn.cpp:697]   --->   Operation 95 'zext' 'zext_ln697_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln697_3" [src/srcnn.cpp:697]   --->   Operation 96 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln697_3" [src/srcnn.cpp:697]   --->   Operation 97 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln697_3" [src/srcnn.cpp:697]   --->   Operation 98 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.67ns)   --->   "%store_ln697 = store i32 %bitcast_ln697, i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44" [src/srcnn.cpp:697]   --->   Operation 99 'store' 'store_ln697' <Predicate = (trunc_ln695 == 1)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln697 = br void %arrayidx2422.exit" [src/srcnn.cpp:697]   --->   Operation 100 'br' 'br_ln697' <Predicate = (trunc_ln695 == 1)> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.67ns)   --->   "%store_ln697 = store i32 %bitcast_ln697, i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43" [src/srcnn.cpp:697]   --->   Operation 101 'store' 'store_ln697' <Predicate = (trunc_ln695 == 0)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln697 = br void %arrayidx2422.exit" [src/srcnn.cpp:697]   --->   Operation 102 'br' 'br_ln697' <Predicate = (trunc_ln695 == 0)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.67ns)   --->   "%store_ln697 = store i32 %bitcast_ln697, i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45" [src/srcnn.cpp:697]   --->   Operation 103 'store' 'store_ln697' <Predicate = (trunc_ln695 != 0 & trunc_ln695 != 1)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln697 = br void %arrayidx2422.exit" [src/srcnn.cpp:697]   --->   Operation 104 'br' 'br_ln697' <Predicate = (trunc_ln695 != 0 & trunc_ln695 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_w1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ add_ln697_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln688]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln688_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kx                                                      (alloca           ) [ 010000000000]
ky                                                      (alloca           ) [ 010000000000]
indvar_flatten                                          (alloca           ) [ 010000000000]
zext_ln688_3_read                                       (read             ) [ 000000000000]
sext_ln688_read                                         (read             ) [ 000000000000]
add_ln697_3_read                                        (read             ) [ 011111111111]
zext_ln688_3_cast                                       (zext             ) [ 000000000000]
sext_ln688_cast                                         (sext             ) [ 000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 000000000000]
specinterface_ln0                                       (specinterface    ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
ky_1                                                    (load             ) [ 000000000000]
indvar_flatten_load                                     (load             ) [ 000000000000]
specbitsmap_ln0                                         (specbitsmap      ) [ 000000000000]
zext_ln692                                              (zext             ) [ 000000000000]
shl_ln1                                                 (bitconcatenate   ) [ 000000000000]
add_ln695                                               (add              ) [ 000000000000]
specpipeline_ln0                                        (specpipeline     ) [ 000000000000]
icmp_ln692                                              (icmp             ) [ 011111111110]
add_ln692_1                                             (add              ) [ 000000000000]
br_ln692                                                (br               ) [ 000000000000]
kx_load                                                 (load             ) [ 000000000000]
add_ln692                                               (add              ) [ 000000000000]
icmp_ln695                                              (icmp             ) [ 000000000000]
select_ln692                                            (select           ) [ 011111111000]
zext_ln692_1                                            (zext             ) [ 000000000000]
select_ln692_1                                          (select           ) [ 011111111111]
shl_ln695_mid1                                          (bitconcatenate   ) [ 000000000000]
add_ln695_2                                             (add              ) [ 000000000000]
select_ln692_2                                          (select           ) [ 000000000000]
zext_ln692_2                                            (zext             ) [ 000000000000]
kx_cast3                                                (zext             ) [ 000000000000]
zext_ln695                                              (zext             ) [ 000000000000]
mul_ln695                                               (mul              ) [ 000000000000]
tmp                                                     (partselect       ) [ 011111111111]
add_ln697                                               (add              ) [ 000000000000]
add_ln697_2                                             (add              ) [ 000000000000]
zext_ln697                                              (zext             ) [ 000000000000]
add_ln697_1                                             (add              ) [ 000000000000]
sext_ln697                                              (sext             ) [ 000000000000]
gmem_w1_addr                                            (getelementptr    ) [ 011111111110]
add_ln695_1                                             (add              ) [ 000000000000]
store_ln695                                             (store            ) [ 000000000000]
store_ln695                                             (store            ) [ 000000000000]
store_ln695                                             (store            ) [ 000000000000]
br_ln695                                                (br               ) [ 000000000000]
urem_ln695                                              (urem             ) [ 000000000000]
trunc_ln695                                             (trunc            ) [ 010000000111]
switch_ln697                                            (switch           ) [ 000000000000]
gmem_w1_load_1_req                                      (readreq          ) [ 000000000000]
gmem_w1_addr_read                                       (read             ) [ 000000000000]
bitcast_ln697                                           (bitcast          ) [ 010000000001]
specloopname_ln0                                        (specloopname     ) [ 000000000000]
speclooptripcount_ln0                                   (speclooptripcount) [ 000000000000]
zext_ln697_1                                            (zext             ) [ 000000000000]
add_ln697_4                                             (add              ) [ 000000000000]
shl_ln697                                               (shl              ) [ 000000000000]
sub_ln697                                               (sub              ) [ 000000000000]
specpipeline_ln0                                        (specpipeline     ) [ 000000000000]
specloopname_ln695                                      (specloopname     ) [ 000000000000]
zext_ln697_2                                            (zext             ) [ 000000000000]
add_ln697_5                                             (add              ) [ 000000000000]
zext_ln697_3                                            (zext             ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45 (getelementptr    ) [ 000000000000]
store_ln697                                             (store            ) [ 000000000000]
br_ln697                                                (br               ) [ 000000000000]
store_ln697                                             (store            ) [ 000000000000]
br_ln697                                                (br               ) [ 000000000000]
store_ln697                                             (store            ) [ 000000000000]
br_ln697                                                (br               ) [ 000000000000]
ret_ln0                                                 (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_w1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_w1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln697_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln697_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln688">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln688"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln688_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln688_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CopyW1_ky_CopyW1_kx_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="kx_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kx/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="ky_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ky/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln688_3_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="13" slack="0"/>
<pin id="116" dir="0" index="1" bw="13" slack="0"/>
<pin id="117" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln688_3_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln688_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="62" slack="0"/>
<pin id="122" dir="0" index="1" bw="62" slack="0"/>
<pin id="123" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln688_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln697_3_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="0" index="1" bw="11" slack="0"/>
<pin id="129" dir="1" index="2" bw="11" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln697_3_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_readreq_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_w1_load_1_req/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="gmem_w1_addr_read_read_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="9"/>
<pin id="142" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_w1_addr_read/10 "/>
</bind>
</comp>

<comp id="144" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="11" slack="0"/>
<pin id="148" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43/11 "/>
</bind>
</comp>

<comp id="151" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="11" slack="0"/>
<pin id="155" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44/11 "/>
</bind>
</comp>

<comp id="158" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="11" slack="0"/>
<pin id="162" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45/11 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln697_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="1"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln697/11 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln697_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="1"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln697/11 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln697_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="1"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln697/11 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln688_3_cast_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="13" slack="0"/>
<pin id="185" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln688_3_cast/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln688_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="62" slack="0"/>
<pin id="189" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln688_cast/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln0_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="7" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln0_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln0_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="ky_1_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ky_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="indvar_flatten_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln692_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln692/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="shl_ln1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln695_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln692_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln692/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln692_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln692_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="kx_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kx_load/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln692_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln692/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln695_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln695/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="select_ln692_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="4" slack="0"/>
<pin id="261" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln692/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln692_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln692_1/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="select_ln692_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="4" slack="0"/>
<pin id="272" dir="0" index="2" bw="4" slack="0"/>
<pin id="273" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln692_1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="shl_ln695_mid1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln695_mid1/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln695_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_2/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="select_ln692_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="7" slack="0"/>
<pin id="294" dir="0" index="2" bw="7" slack="0"/>
<pin id="295" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln692_2/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln692_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln692_2/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="kx_cast3_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kx_cast3/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln695_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln695/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="mul_ln695_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="6" slack="0"/>
<pin id="314" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln695/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="0" index="1" bw="9" slack="0"/>
<pin id="320" dir="0" index="2" bw="4" slack="0"/>
<pin id="321" dir="0" index="3" bw="5" slack="0"/>
<pin id="322" dir="1" index="4" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="3" slack="0"/>
<pin id="330" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln695/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln697_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="62" slack="0"/>
<pin id="335" dir="0" index="1" bw="13" slack="0"/>
<pin id="336" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln697/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln697_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="0" index="1" bw="4" slack="0"/>
<pin id="342" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln697_2/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln697_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln697/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln697_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="63" slack="0"/>
<pin id="352" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln697_1/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sext_ln697_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="63" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln697/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="gmem_w1_addr_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="63" slack="0"/>
<pin id="362" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_w1_addr/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln695_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_1/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln695_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="0"/>
<pin id="373" dir="0" index="1" bw="7" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln695/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln695_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="0" index="1" bw="4" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln695/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln695_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="0" index="1" bw="4" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln695/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="trunc_ln695_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="2" slack="0"/>
<pin id="388" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln695/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="bitcast_ln697_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln697/10 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln697_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="10"/>
<pin id="396" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln697_1/11 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln697_4_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="11" slack="10"/>
<pin id="399" dir="0" index="1" bw="4" slack="0"/>
<pin id="400" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln697_4/11 "/>
</bind>
</comp>

<comp id="402" class="1004" name="shl_ln697_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="11" slack="0"/>
<pin id="404" dir="0" index="1" bw="3" slack="0"/>
<pin id="405" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln697/11 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sub_ln697_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="0"/>
<pin id="410" dir="0" index="1" bw="11" slack="0"/>
<pin id="411" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln697/11 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln697_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="10"/>
<pin id="416" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln697_2/11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln697_5_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="11" slack="0"/>
<pin id="419" dir="0" index="1" bw="3" slack="0"/>
<pin id="420" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln697_5/11 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln697_3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln697_3/11 "/>
</bind>
</comp>

<comp id="430" class="1005" name="kx_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kx "/>
</bind>
</comp>

<comp id="437" class="1005" name="ky_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="0"/>
<pin id="439" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ky "/>
</bind>
</comp>

<comp id="444" class="1005" name="indvar_flatten_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="7" slack="0"/>
<pin id="446" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="451" class="1005" name="add_ln697_3_read_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="11" slack="10"/>
<pin id="453" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="add_ln697_3_read "/>
</bind>
</comp>

<comp id="456" class="1005" name="icmp_ln692_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="9"/>
<pin id="458" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln692 "/>
</bind>
</comp>

<comp id="460" class="1005" name="select_ln692_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="1"/>
<pin id="462" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln692 "/>
</bind>
</comp>

<comp id="465" class="1005" name="select_ln692_1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="10"/>
<pin id="467" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="select_ln692_1 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="3" slack="10"/>
<pin id="472" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="475" class="1005" name="gmem_w1_addr_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_w1_addr "/>
</bind>
</comp>

<comp id="481" class="1005" name="trunc_ln695_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="2" slack="3"/>
<pin id="483" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln695 "/>
</bind>
</comp>

<comp id="485" class="1005" name="bitcast_ln697_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln697 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="80" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="86" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="100" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="100" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="100" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="151" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="144" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="158" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="114" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="120" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="50" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="215"><net_src comp="206" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="54" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="206" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="56" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="212" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="209" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="62" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="209" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="64" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="249"><net_src comp="206" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="66" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="242" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="68" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="242" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="245" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="251" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="245" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="206" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="282"><net_src comp="54" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="245" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="56" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="277" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="265" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="251" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="285" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="224" pin="2"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="257" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="257" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="70" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="72" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="311" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="74" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="76" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="331"><net_src comp="257" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="78" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="187" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="183" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="299" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="303" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="333" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="0" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="257" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="66" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="236" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="269" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="365" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="327" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="139" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="401"><net_src comp="394" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="96" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="397" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="421"><net_src comp="408" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="433"><net_src comp="102" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="440"><net_src comp="106" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="443"><net_src comp="437" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="447"><net_src comp="110" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="450"><net_src comp="444" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="454"><net_src comp="126" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="459"><net_src comp="230" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="257" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="468"><net_src comp="269" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="473"><net_src comp="317" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="478"><net_src comp="359" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="484"><net_src comp="386" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="390" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="491"><net_src comp="485" pin="1"/><net_sink comp="177" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8 | {11 }
 - Input state : 
	Port: srcnn_Pipeline_CopyW1_ky_CopyW1_kx : gmem_w1 | {2 3 4 5 6 7 8 9 10 }
	Port: srcnn_Pipeline_CopyW1_ky_CopyW1_kx : add_ln697_3 | {1 }
	Port: srcnn_Pipeline_CopyW1_ky_CopyW1_kx : sext_ln688 | {1 }
	Port: srcnn_Pipeline_CopyW1_ky_CopyW1_kx : zext_ln688_3 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		ky_1 : 1
		indvar_flatten_load : 1
		zext_ln692 : 2
		shl_ln1 : 2
		add_ln695 : 3
		icmp_ln692 : 2
		add_ln692_1 : 2
		br_ln692 : 3
		kx_load : 1
		add_ln692 : 2
		icmp_ln695 : 2
		select_ln692 : 3
		zext_ln692_1 : 3
		select_ln692_1 : 3
		shl_ln695_mid1 : 3
		add_ln695_2 : 4
		select_ln692_2 : 5
		zext_ln692_2 : 6
		kx_cast3 : 4
		zext_ln695 : 4
		mul_ln695 : 5
		tmp : 6
		urem_ln695 : 4
		add_ln697 : 1
		add_ln697_2 : 7
		zext_ln697 : 8
		add_ln697_1 : 9
		sext_ln697 : 10
		gmem_w1_addr : 11
		add_ln695_1 : 4
		store_ln695 : 3
		store_ln695 : 4
		store_ln695 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		trunc_ln695 : 1
		switch_ln697 : 2
	State 9
	State 10
	State 11
		add_ln697_4 : 1
		shl_ln697 : 2
		sub_ln697 : 2
		add_ln697_5 : 3
		zext_ln697_3 : 4
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43 : 5
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44 : 5
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45 : 5
		store_ln697 : 6
		store_ln697 : 6
		store_ln697 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln695_fu_224       |    0    |    0    |    14   |
|          |       add_ln692_1_fu_236      |    0    |    0    |    14   |
|          |        add_ln692_fu_245       |    0    |    0    |    12   |
|          |       add_ln695_2_fu_285      |    0    |    0    |    14   |
|    add   |        add_ln697_fu_333       |    0    |    0    |    62   |
|          |       add_ln697_2_fu_339      |    0    |    0    |    14   |
|          |       add_ln697_1_fu_349      |    0    |    0    |    63   |
|          |       add_ln695_1_fu_365      |    0    |    0    |    12   |
|          |       add_ln697_4_fu_397      |    0    |    0    |    18   |
|          |       add_ln697_5_fu_417      |    0    |    0    |    17   |
|----------|-------------------------------|---------|---------|---------|
|   urem   |           grp_fu_327          |    0    |    68   |    31   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln692_fu_230       |    0    |    0    |    14   |
|          |       icmp_ln695_fu_251       |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |        mul_ln695_fu_311       |    0    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln697_fu_408       |    0    |    0    |    17   |
|----------|-------------------------------|---------|---------|---------|
|          |      select_ln692_fu_257      |    0    |    0    |    4    |
|  select  |     select_ln692_1_fu_269     |    0    |    0    |    4    |
|          |     select_ln692_2_fu_291     |    0    |    0    |    7    |
|----------|-------------------------------|---------|---------|---------|
|          | zext_ln688_3_read_read_fu_114 |    0    |    0    |    0    |
|   read   |  sext_ln688_read_read_fu_120  |    0    |    0    |    0    |
|          |  add_ln697_3_read_read_fu_126 |    0    |    0    |    0    |
|          | gmem_w1_addr_read_read_fu_139 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_132      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    zext_ln688_3_cast_fu_183   |    0    |    0    |    0    |
|          |       zext_ln692_fu_212       |    0    |    0    |    0    |
|          |      zext_ln692_1_fu_265      |    0    |    0    |    0    |
|          |      zext_ln692_2_fu_299      |    0    |    0    |    0    |
|   zext   |        kx_cast3_fu_303        |    0    |    0    |    0    |
|          |       zext_ln695_fu_307       |    0    |    0    |    0    |
|          |       zext_ln697_fu_345       |    0    |    0    |    0    |
|          |      zext_ln697_1_fu_394      |    0    |    0    |    0    |
|          |      zext_ln697_2_fu_414      |    0    |    0    |    0    |
|          |      zext_ln697_3_fu_423      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |     sext_ln688_cast_fu_187    |    0    |    0    |    0    |
|          |       sext_ln697_fu_355       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln1_fu_216        |    0    |    0    |    0    |
|          |     shl_ln695_mid1_fu_277     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|           tmp_fu_317          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln695_fu_386      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    shl   |        shl_ln697_fu_402       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    0    |    68   |   352   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|add_ln697_3_read_reg_451|   11   |
|  bitcast_ln697_reg_485 |   32   |
|  gmem_w1_addr_reg_475  |   32   |
|   icmp_ln692_reg_456   |    1   |
| indvar_flatten_reg_444 |    7   |
|       kx_reg_430       |    4   |
|       ky_reg_437       |    4   |
| select_ln692_1_reg_465 |    4   |
|  select_ln692_reg_460  |    4   |
|       tmp_reg_470      |    3   |
|   trunc_ln695_reg_481  |    2   |
+------------------------+--------+
|          Total         |   104  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_327 |  p0  |   2  |   4  |    8   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |    8   ||  0.427  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   68   |   352  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   104  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   172  |   361  |
+-----------+--------+--------+--------+--------+
