# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work work 
# Modifying D:/Software/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:04:23 on Jan 03,2023
# vlog -reportprogress 300 -work work glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:04:23 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:04:23 on Jan 03,2023
# vlog -reportprogress 300 -work work ../design/vlg_design.v 
# -- Compiling module vlg_design
# 
# Top level modules:
# 	vlg_design
# End time: 14:04:23 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:04:23 on Jan 03,2023
# vlog -reportprogress 300 -work work testbench_top.v 
# -- Compiling module testbench_top
# 
# Top level modules:
# 	testbench_top
# End time: 14:04:23 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -L unisims_ver -L unisim -L work -Lf unisims_ver work.glbl work.testbench_top 
# Start time: 14:04:23 on Jan 03,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: testbench_top.v(24): (vopt-2912) Port 'o_sync_data2' not found in module 'vlg_design' (6th connection).
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./compile.do PAUSED at line 17
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work work 
# Modifying D:/Software/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:05:25 on Jan 03,2023
# vlog -reportprogress 300 -work work glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:05:25 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:05:25 on Jan 03,2023
# vlog -reportprogress 300 -work work ../design/vlg_design.v 
# -- Compiling module vlg_design
# 
# Top level modules:
# 	vlg_design
# End time: 14:05:25 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:05:25 on Jan 03,2023
# vlog -reportprogress 300 -work work testbench_top.v 
# -- Compiling module testbench_top
# 
# Top level modules:
# 	testbench_top
# End time: 14:05:25 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -L unisims_ver -L unisim -L work -Lf unisims_ver work.glbl work.testbench_top 
# Start time: 14:04:23 on Jan 03,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.glbl(fast)
# Loading work.testbench_top(fast)
# Loading work.vlg_design(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: A One  Hostname: AISIJI  ProcessID: 3076
#           Attempting to use alternate WLF file "./wlft1svdhy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1svdhy
run -all
# ** Note: $stop    : testbench_top.v(65)
#    Time: 1105 ns  Iteration: 1  Instance: /testbench_top
# Break in Module testbench_top at testbench_top.v line 65
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work work 
# Modifying D:/Software/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:06:52 on Jan 03,2023
# vlog -reportprogress 300 -work work glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:06:52 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:06:52 on Jan 03,2023
# vlog -reportprogress 300 -work work ../design/vlg_design.v 
# -- Compiling module vlg_design
# 
# Top level modules:
# 	vlg_design
# End time: 14:06:52 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:06:52 on Jan 03,2023
# vlog -reportprogress 300 -work work testbench_top.v 
# -- Compiling module testbench_top
# 
# Top level modules:
# 	testbench_top
# End time: 14:06:52 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:07:01 on Jan 03,2023, Elapsed time: 0:02:38
# Errors: 1, Warnings: 2
# vsim -voptargs="+acc" -L unisims_ver -L unisim -L work -Lf unisims_ver work.glbl work.testbench_top 
# Start time: 14:07:01 on Jan 03,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.glbl(fast)
# Loading work.testbench_top(fast)
# Loading work.vlg_design(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: A One  Hostname: AISIJI  ProcessID: 3076
#           Attempting to use alternate WLF file "./wlftrtjj5e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrtjj5e
run -all
# ** Note: $stop    : testbench_top.v(65)
#    Time: 11005 ns  Iteration: 1  Instance: /testbench_top
# Break in Module testbench_top at testbench_top.v line 65
