{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1498587311617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1498587311617 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 5SGXEA7N2F45C2 " "Selected device 5SGXEA7N2F45C2 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1498587313512 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498587313556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498587313556 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_temperature_pll:temperature_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_temperature_pll:temperature_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1498587313999 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_kernel_interface:kernel_interface\|system_acl_iface_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\|altsyncram_kpm1:auto_generated\|ram_block1a0 " "Atom \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_kernel_interface:kernel_interface\|system_acl_iface_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\|altsyncram_kpm1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1498587314160 "|top|system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_kpm1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1498587314160 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1498587321222 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "34.84 0 1 3 " "Fitter is preserving placement for 34.84 percent of the design from 0 Post-Fit partition(s) and 1 imported partition(s) of 3 total partition(s)" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partition(s) and %3!d! imported partition(s) of %4!d! total partition(s)" 0 0 "Fitter" 0 -1 1498587340490 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ BB38 " "Pin ~ALTERA_DATA0~ is reserved at location BB38" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 975248 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1498587353822 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1498587353822 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1498587353898 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_avl_clk\|reset_reg\[0\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_avl_clk\|reset_reg\[0\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_avl_clk\|reset_reg\[0\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372135 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_scc_clk\|reset_reg\[1\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_scc_clk\|reset_reg\[1\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_scc_clk\|reset_reg\[1\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372135 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_avl_clk\|reset_reg\[0\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_avl_clk\|reset_reg\[0\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_avl_clk\|reset_reg\[0\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372135 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_scc_clk\|reset_reg\[0\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_scc_clk\|reset_reg\[0\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_scc_clk\|reset_reg\[0\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372135 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_scc_clk\|reset_reg\[0\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_scc_clk\|reset_reg\[0\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_scc_clk\|reset_reg\[0\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372135 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_ctl_reset_clk\|reset_reg\[0\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_ctl_reset_clk\|reset_reg\[0\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_ctl_reset_clk\|reset_reg\[0\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_afi_clk\|reset_reg\[0\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_afi_clk\|reset_reg\[0\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_afi_clk\|reset_reg\[0\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_seq_clk\|reset_reg\[0\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_seq_clk\|reset_reg\[0\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_seq_clk\|reset_reg\[0\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_avl_clk\|reset_reg\[2\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_avl_clk\|reset_reg\[2\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_avl_clk\|reset_reg\[2\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_afi_clk\|reset_reg\[0\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_afi_clk\|reset_reg\[0\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_afi_clk\|reset_reg\[0\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_seq_clk\|reset_reg\[0\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_seq_clk\|reset_reg\[0\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_seq_clk\|reset_reg\[0\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_avl_clk\|reset_reg\[2\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_avl_clk\|reset_reg\[2\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_avl_clk\|reset_reg\[2\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_scc_clk\|reset_reg\[3\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_scc_clk\|reset_reg\[3\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_scc_clk\|reset_reg\[3\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_ctl_reset_clk\|reset_reg\[0\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_ctl_reset_clk\|reset_reg\[0\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_ctl_reset_clk\|reset_reg\[0\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_avl_clk\|reset_reg\[1\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_avl_clk\|reset_reg\[1\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_avl_clk\|reset_reg\[1\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_avl_clk\|reset_reg\[1\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_avl_clk\|reset_reg\[1\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_avl_clk\|reset_reg\[1\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_hr_clk\|reset_reg\[0\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_hr_clk\|reset_reg\[0\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_hr_clk\|reset_reg\[0\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[0\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[0\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[0\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_hr_clk\|reset_reg\[0\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_hr_clk\|reset_reg\[0\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_hr_clk\|reset_reg\[0\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[0\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[0\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[0\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_afi_clk\|reset_reg\[5\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_afi_clk\|reset_reg\[5\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_afi_clk\|reset_reg\[5\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_hr_clk\|reset_reg\[2\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_hr_clk\|reset_reg\[2\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_hr_clk\|reset_reg\[2\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[2\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[2\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[2\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_afi_clk\|reset_reg\[3\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_afi_clk\|reset_reg\[3\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_afi_clk\|reset_reg\[3\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_afi_clk\|reset_reg\[3\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_afi_clk\|reset_reg\[3\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_afi_clk\|reset_reg\[3\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_seq_clk\|reset_reg\[3\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_seq_clk\|reset_reg\[3\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_seq_clk\|reset_reg\[3\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_hr_clk\|reset_reg\[3\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_hr_clk\|reset_reg\[3\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_hr_clk\|reset_reg\[3\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[3\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[3\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[3\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_hr_clk\|reset_reg\[3\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_hr_clk\|reset_reg\[3\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_hr_clk\|reset_reg\[3\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[3\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[3\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[3\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372136 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_hr_clk\|reset_reg\[1\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_hr_clk\|reset_reg\[1\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_hr_clk\|reset_reg\[1\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372137 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_seq_clk\|reset_reg\[2\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_seq_clk\|reset_reg\[2\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_seq_clk\|reset_reg\[2\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372137 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_afi_clk\|reset_reg\[2\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_afi_clk\|reset_reg\[2\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_afi_clk\|reset_reg\[2\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372137 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_seq_clk\|reset_reg\[2\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_seq_clk\|reset_reg\[2\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_seq_clk\|reset_reg\[2\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372137 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[2\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[2\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[2\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372137 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_ctl_reset_clk\|reset_reg\[5\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_ctl_reset_clk\|reset_reg\[5\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_ctl_reset_clk\|reset_reg\[5\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372137 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_ctl_reset_clk\|reset_reg\[2\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_ctl_reset_clk\|reset_reg\[2\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_ctl_reset_clk\|reset_reg\[2\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372137 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_afi_clk\|reset_reg\[1\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_afi_clk\|reset_reg\[1\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_afi_clk\|reset_reg\[1\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372137 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_seq_clk\|reset_reg\[1\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_seq_clk\|reset_reg\[1\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_seq_clk\|reset_reg\[1\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372137 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_avl_clk\|reset_reg\[3\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_avl_clk\|reset_reg\[3\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_avl_clk\|reset_reg\[3\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372137 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_seq_clk\|reset_reg\[1\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_seq_clk\|reset_reg\[1\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_reset:ureset\|system_acl_iface_ddr3b_p0_reset_sync:ureset_seq_clk\|reset_reg\[1\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372137 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_hr_clk\|reset_reg\[1\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_hr_clk\|reset_reg\[1\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_hr_clk\|reset_reg\[1\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372137 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[1\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[1\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_p2c_read_clk\|reset_reg\[1\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372137 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_IGNORED_CANNOT_CHANGE_ROUTING_FOR_INCREMENTAL_DESIGN" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_afi_clk\|reset_reg\[7\]~feeder " "Can't implement Global Signal option for node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_afi_clk\|reset_reg\[7\]~feeder\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_reset:ureset\|system_acl_iface_ddr3a_p0_reset_sync:ureset_afi_clk\|reset_reg\[7\]~feeder" } } } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 176050 "Can't implement Global Signal option for node \"%1!s!\" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected" 0 0 "Fitter" 0 -1 1498587372137 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1498587373275 ""}
{ "Warning" "WFIOMGR_WARNING_NPERST_IOSTD_ASSIGNMENT" "perstl0_n 2.5 V " "Pin perstl0_n cannot have I/O standard assignment 2.5 V. The pin is a PCIe reset pin connected to the HIP and is therefore powered by VCCPGM. The Fitter is ignoring this assignment." {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { perstl0_n } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "perstl0_n" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8633 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15772 "Pin %1!s! cannot have I/O standard assignment %2!s!. The pin is a PCIe reset pin connected to the HIP and is therefore powered by VCCPGM. The Fitter is ignoring this assignment." 0 0 "Fitter" 0 -1 1498587378956 ""}
{ "Critical Warning" "WHSSI_RECONFIG_MISSING_CONTROLLER_TOP_MSG" "8 " "Fitter was unable to find Transceiver Reconfiguration Controllers associated with the following 8 transceiver PHY IP component blocks" { { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst " "Avalon Memory Map block system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1498587410349 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[1\].stratixv_hssi_avmm_interface_inst " "Avalon Memory Map block system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[1\].stratixv_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1498587410349 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[2\].stratixv_hssi_avmm_interface_inst " "Avalon Memory Map block system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[2\].stratixv_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1498587410349 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst " "Avalon Memory Map block system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1498587410349 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[5\].stratixv_hssi_avmm_interface_inst " "Avalon Memory Map block system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[5\].stratixv_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1498587410349 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst " "Avalon Memory Map block system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1498587410349 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[7\].stratixv_hssi_avmm_interface_inst " "Avalon Memory Map block system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[7\].stratixv_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1498587410349 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[8\].stratixv_hssi_avmm_interface_inst " "Avalon Memory Map block system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[8\].stratixv_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1498587410349 ""}  } {  } 1 184043 "Fitter was unable to find Transceiver Reconfiguration Controllers associated with the following %1!d! transceiver PHY IP component blocks" 0 0 "Fitter" 0 -1 1498587410349 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "17 " "17 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_tx_out0 hip_serial_tx_out0(n) " "differential I/O pin \"hip_serial_tx_out0\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_tx_out0(n)\"." {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_tx_out0 } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_tx_out0" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8642 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 981148 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_tx_out0(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1498587412554 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_tx_out1 hip_serial_tx_out1(n) " "differential I/O pin \"hip_serial_tx_out1\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_tx_out1(n)\"." {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_tx_out1 } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_tx_out1" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8643 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 981150 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_tx_out1(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1498587412554 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_tx_out2 hip_serial_tx_out2(n) " "differential I/O pin \"hip_serial_tx_out2\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_tx_out2(n)\"." {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_tx_out2 } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_tx_out2" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8644 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 981152 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_tx_out2(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1498587412554 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_tx_out3 hip_serial_tx_out3(n) " "differential I/O pin \"hip_serial_tx_out3\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_tx_out3(n)\"." {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_tx_out3 } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_tx_out3" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8645 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 981154 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_tx_out3(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1498587412554 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_tx_out4 hip_serial_tx_out4(n) " "differential I/O pin \"hip_serial_tx_out4\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_tx_out4(n)\"." {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_tx_out4 } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_tx_out4" } { 0 "hip_serial_tx_out4(n)" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8646 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15239 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_tx_out4(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1498587412554 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_tx_out5 hip_serial_tx_out5(n) " "differential I/O pin \"hip_serial_tx_out5\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_tx_out5(n)\"." {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_tx_out5 } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_tx_out5" } { 0 "hip_serial_tx_out5(n)" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8647 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15240 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_tx_out5(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1498587412554 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_tx_out6 hip_serial_tx_out6(n) " "differential I/O pin \"hip_serial_tx_out6\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_tx_out6(n)\"." {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_tx_out6 } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_tx_out6" } { 0 "hip_serial_tx_out6(n)" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8648 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15241 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_tx_out6(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1498587412554 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_tx_out7 hip_serial_tx_out7(n) " "differential I/O pin \"hip_serial_tx_out7\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_tx_out7(n)\"." {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_tx_out7 } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_tx_out7" } { 0 "hip_serial_tx_out7(n)" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8649 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15242 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_tx_out7(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1498587412554 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_rx_in0 hip_serial_rx_in0(n) " "differential I/O pin \"hip_serial_rx_in0\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_rx_in0(n)\"." {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_rx_in0 } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_rx_in0" } { 0 "hip_serial_rx_in0(n)" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8634 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15234 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_rx_in0(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1498587412554 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_rx_in1 hip_serial_rx_in1(n) " "differential I/O pin \"hip_serial_rx_in1\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_rx_in1(n)\"." {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_rx_in1 } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_rx_in1" } { 0 "hip_serial_rx_in1(n)" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8635 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15244 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_rx_in1(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1498587412554 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_rx_in2 hip_serial_rx_in2(n) " "differential I/O pin \"hip_serial_rx_in2\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_rx_in2(n)\"." {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_rx_in2 } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_rx_in2" } { 0 "hip_serial_rx_in2(n)" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8636 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15245 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_rx_in2(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1498587412554 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_rx_in3 hip_serial_rx_in3(n) " "differential I/O pin \"hip_serial_rx_in3\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_rx_in3(n)\"." {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_rx_in3 } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_rx_in3" } { 0 "hip_serial_rx_in3(n)" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8637 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15246 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_rx_in3(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1498587412554 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_rx_in4 hip_serial_rx_in4(n) " "differential I/O pin \"hip_serial_rx_in4\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_rx_in4(n)\"." {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_rx_in4 } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_rx_in4" } { 0 "hip_serial_rx_in4(n)" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8638 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15235 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_rx_in4(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1498587412554 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_rx_in5 hip_serial_rx_in5(n) " "differential I/O pin \"hip_serial_rx_in5\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_rx_in5(n)\"." {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_rx_in5 } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_rx_in5" } { 0 "hip_serial_rx_in5(n)" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8639 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15236 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_rx_in5(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1498587412554 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_rx_in6 hip_serial_rx_in6(n) " "differential I/O pin \"hip_serial_rx_in6\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_rx_in6(n)\"." {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_rx_in6 } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_rx_in6" } { 0 "hip_serial_rx_in6(n)" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8640 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15237 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_rx_in6(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1498587412554 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_rx_in7 hip_serial_rx_in7(n) " "differential I/O pin \"hip_serial_rx_in7\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_rx_in7(n)\"." {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_rx_in7 } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_rx_in7" } { 0 "hip_serial_rx_in7(n)" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8641 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15238 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { hip_serial_rx_in7(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1498587412554 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pcie_refclk pcie_refclk(n) " "differential I/O pin \"pcie_refclk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pcie_refclk(n)\"." {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { pcie_refclk } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pcie_refclk" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8632 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 981160 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { pcie_refclk(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1498587412554 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1498587412554 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1498587439137 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "18 s (12 global, 6 dual-regional) " "Promoted 18 clocks (12 global, 6 dual-regional)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_kernel_interface:kernel_interface\|altera_reset_controller:reset_controller_sw\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 37566 global CLKCTRL_G0 " "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_kernel_interface:kernel_interface\|altera_reset_controller:reset_controller_sw\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 37566 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:system_inst\|system_acl_iface:acl_iface\|altera_reset_controller:reset_controller_pcie\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 1715 global CLKCTRL_G1 " "system:system_inst\|system_acl_iface:acl_iface\|altera_reset_controller:reset_controller_pcie\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 1715 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:system_inst\|system_acl_iface:acl_iface\|altera_reset_controller:reset_controller_ddr3a\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 4563 global CLKCTRL_G7 " "system:system_inst\|system_acl_iface:acl_iface\|altera_reset_controller:reset_controller_ddr3a\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 4563 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:system_inst\|system_acl_iface:acl_iface\|altera_reset_controller:reset_controller_ddr3b\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 5107 global CLKCTRL_G5 " "system:system_inst\|system_acl_iface:acl_iface\|altera_reset_controller:reset_controller_ddr3b\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 5107 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|coreclkout_hip~CLKENA0 7753 global CLKCTRL_G4 " "system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|coreclkout_hip~CLKENA0 with 7753 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_stratixv_pll:stratixv_pll\|divclk\[1\]~CLKENA0 6 global CLKCTRL_G14 " "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_stratixv_pll:stratixv_pll\|divclk\[1\]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_stratixv_pll:stratixv_pll\|divclk\[0\]~CLKENA0 168472 global CLKCTRL_G12 " "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_stratixv_pll:stratixv_pll\|divclk\[0\]~CLKENA0 with 168472 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|afi_clk~CLKENA0 14494 global CLKCTRL_G9 " "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|afi_clk~CLKENA0 with 14494 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll_hr_clk~CLKENA0 425 dual-regional CLKCTRL_R2 and CLKCTRL_R16 " "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll_hr_clk~CLKENA0 with 425 fanout uses dual-regional clock CLKCTRL_R2 and CLKCTRL_R16" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 0 and 1 0 65 210 129 " "Node drives Regional Clock Regions 0 and 1 from (0, 65) to (210, 129)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_FANOUT_REGION" "160 115 184 115 " "Fanout is constrained to region from (160, 115) to (184, 115)" {  } {  } 0 11186 "Fanout is constrained to region from (%1!d!, %2!d!) to (%3!d!, %4!d!)" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_MERGED_CELL" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll_hr_clk~CLKENA0_Duplicate 0 " "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll_hr_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1498587461531 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll_p2c_read_clk~CLKENA0 340 global CLKCTRL_G10 " "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll_p2c_read_clk~CLKENA0 with 340 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll_avl_clk~CLKENA0 797 dual-regional CLKCTRL_R3 and CLKCTRL_R13 " "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll_avl_clk~CLKENA0 with 797 fanout uses dual-regional clock CLKCTRL_R3 and CLKCTRL_R13" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 0 and 1 0 65 210 129 " "Node drives Regional Clock Regions 0 and 1 from (0, 65) to (210, 129)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_FANOUT_REGION" "160 108 184 108 " "Fanout is constrained to region from (160, 108) to (184, 108)" {  } {  } 0 11186 "Fanout is constrained to region from (%1!d!, %2!d!) to (%3!d!, %4!d!)" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_MERGED_CELL" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate 0 " "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1498587461531 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll_config_clk~CLKENA0 449 dual-regional CLKCTRL_R0 and CLKCTRL_R17 " "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll_config_clk~CLKENA0 with 449 fanout uses dual-regional clock CLKCTRL_R0 and CLKCTRL_R17" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 0 and 1 0 65 210 129 " "Node drives Regional Clock Regions 0 and 1 from (0, 65) to (210, 129)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_FANOUT_REGION" "160 113 184 113 " "Fanout is constrained to region from (160, 113) to (184, 113)" {  } {  } 0 11186 "Fanout is constrained to region from (%1!d!, %2!d!) to (%3!d!, %4!d!)" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_MERGED_CELL" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate 0 " "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1498587461531 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|afi_clk~CLKENA0 28222 global CLKCTRL_G13 " "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|afi_clk~CLKENA0 with 28222 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll_hr_clk~CLKENA0 425 dual-regional CLKCTRL_R9 and CLKCTRL_R19 " "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll_hr_clk~CLKENA0 with 425 fanout uses dual-regional clock CLKCTRL_R9 and CLKCTRL_R19" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 0 and 1 0 65 210 129 " "Node drives Regional Clock Regions 0 and 1 from (0, 65) to (210, 129)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_FANOUT_REGION" "0 120 28 120 " "Fanout is constrained to region from (0, 120) to (28, 120)" {  } {  } 0 11186 "Fanout is constrained to region from (%1!d!, %2!d!) to (%3!d!, %4!d!)" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_MERGED_CELL" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll_hr_clk~CLKENA0_Duplicate 0 " "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll_hr_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1498587461531 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll_p2c_read_clk~CLKENA0 340 global CLKCTRL_G15 " "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll_p2c_read_clk~CLKENA0 with 340 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll_avl_clk~CLKENA0 808 dual-regional CLKCTRL_R5 and CLKCTRL_R15 " "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll_avl_clk~CLKENA0 with 808 fanout uses dual-regional clock CLKCTRL_R5 and CLKCTRL_R15" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 0 and 1 0 65 210 129 " "Node drives Regional Clock Regions 0 and 1 from (0, 65) to (210, 129)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_FANOUT_REGION" "0 103 28 103 " "Fanout is constrained to region from (0, 103) to (28, 103)" {  } {  } 0 11186 "Fanout is constrained to region from (%1!d!, %2!d!) to (%3!d!, %4!d!)" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_MERGED_CELL" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate 0 " "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1498587461531 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll_config_clk~CLKENA0 454 dual-regional CLKCTRL_R8 and CLKCTRL_R11 " "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll_config_clk~CLKENA0 with 454 fanout uses dual-regional clock CLKCTRL_R8 and CLKCTRL_R11" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 0 and 1 0 65 210 129 " "Node drives Regional Clock Regions 0 and 1 from (0, 65) to (210, 129)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_FANOUT_REGION" "0 102 28 102 " "Fanout is constrained to region from (0, 102) to (28, 102)" {  } {  } 0 11186 "Fanout is constrained to region from (%1!d!, %2!d!) to (%3!d!, %4!d!)" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_MERGED_CELL" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate 0 " "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1498587461531 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1498587461531 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_temperature_pll:temperature_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 93 global CLKCTRL_G6 " "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_temperature_pll:temperature_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 93 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1498587461531 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1498587461531 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:22 " "Fitter periphery placement operations ending: elapsed time is 00:00:22" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498587461547 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "top " "Entity top" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers *alt_xcvr_resync*sync_r\[0\]\] " "set_false_path -to \[get_registers *alt_xcvr_resync*sync_r\[0\]\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1498587482220 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1498587482220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *alt_xcvr_resync*sync_r\[0\] register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *alt_xcvr_resync*sync_r\[0\] could not be matched with a register" {  } { { "/opt/intelFPGA/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/intelFPGA/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498587487457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/opt/intelFPGA/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/intelFPGA/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587487460 ""}  } { { "/opt/intelFPGA/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/intelFPGA/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587487460 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1498587487757 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 12 kernel_pll_refclk_clk port " "Ignored filter at top.sdc(12): kernel_pll_refclk_clk could not be matched with a port" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498587487758 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock top.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at top.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 50MHz \[get_ports kernel_pll_refclk_clk\] " "create_clock -period 50MHz \[get_ports kernel_pll_refclk_clk\]" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587487758 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587487758 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 17 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at top.sdc(17): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498587487767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock top.sdc 17 Argument <targets> is not an object ID " "Ignored create_clock at top.sdc(17): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name altera_reserved_tck -period 30.00  -waveform \{0.000 15.0\} \{altera_reserved_tck\} " "create_clock -name altera_reserved_tck -period 30.00  -waveform \{0.000 15.0\} \{altera_reserved_tck\}" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587487768 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587487768 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 18 altera_reserved_tdi port " "Ignored filter at top.sdc(18): altera_reserved_tdi could not be matched with a port" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498587487768 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 18 altera_reserved_tck clock " "Ignored filter at top.sdc(18): altera_reserved_tck could not be matched with a clock" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498587487769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 18 Argument <targets> is an empty collection " "Ignored set_input_delay at top.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck 8 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck 8 \[get_ports altera_reserved_tdi\]" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587487769 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587487769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 18 Argument -clock is not an object ID " "Ignored set_input_delay at top.sdc(18): Argument -clock is not an object ID" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587487769 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 19 altera_reserved_tms port " "Ignored filter at top.sdc(19): altera_reserved_tms could not be matched with a port" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498587487769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 19 Argument <targets> is an empty collection " "Ignored set_input_delay at top.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck 8 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck 8 \[get_ports altera_reserved_tms\]" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587487769 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587487769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 19 Argument -clock is not an object ID " "Ignored set_input_delay at top.sdc(19): Argument -clock is not an object ID" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587487769 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 20 altera_reserved_tdo port " "Ignored filter at top.sdc(20): altera_reserved_tdo could not be matched with a port" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498587487770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 20 Argument <targets> is an empty collection " "Ignored set_output_delay at top.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck -clock_fall  -fall -max 10 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck -clock_fall  -fall -max 10 \[get_ports altera_reserved_tdo\]" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587487770 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587487770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 20 Argument -clock is not an object ID " "Ignored set_output_delay at top.sdc(20): Argument -clock is not an object ID" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587487770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 21 Argument <targets> is an empty collection " "Ignored set_output_delay at top.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck -clock_fall  -rise -max 10 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck -clock_fall  -rise -max 10 \[get_ports altera_reserved_tdo\]" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587487770 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587487770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 21 Argument -clock is not an object ID " "Ignored set_output_delay at top.sdc(21): Argument -clock is not an object ID" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587487770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 22 Argument <targets> is an empty collection " "Ignored set_output_delay at top.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck -clock_fall  -fall -min .2 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck -clock_fall  -fall -min .2 \[get_ports altera_reserved_tdo\]" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587487770 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587487770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 22 Argument -clock is not an object ID " "Ignored set_output_delay at top.sdc(22): Argument -clock is not an object ID" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587487771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 23 Argument <targets> is an empty collection " "Ignored set_output_delay at top.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck -clock_fall  -rise -min .2 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck -clock_fall  -rise -min .2 \[get_ports altera_reserved_tdo\]" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587487771 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587487771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 23 Argument -clock is not an object ID " "Ignored set_output_delay at top.sdc(23): Argument -clock is not an object ID" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587487771 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1498587487772 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1498587488988 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 36 *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(36): *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498587489236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 36 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100 " "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587489236 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587489236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 37 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100 " "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587489237 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587489237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 44 argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(44): argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2 " "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587489238 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587489238 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/uniphy_status.sdc " "Reading SDC File: 'system/synthesis/submodules/uniphy_status.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1498587489238 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/mem_org_mode.sdc " "Reading SDC File: 'system/synthesis/submodules/mem_org_mode.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1498587489271 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'system/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1498587489340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_dc_fifo.sdc 20 *\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[*\].u\|din_s1 register " "Ignored filter at altera_avalon_dc_fifo.sdc(20): *\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[*\].u\|din_s1 could not be matched with a register" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498587489362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_dc_fifo.sdc 20 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_dc_fifo.sdc(20): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{*\|in_wr_ptr_gray\[*\]\}\] -to \[get_registers \{*\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[*\].u\|din_s1\}\] 100 " "set_max_delay -from \[get_registers \{*\|in_wr_ptr_gray\[*\]\}\] -to \[get_registers \{*\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[*\].u\|din_s1\}\] 100" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587489363 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587489363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_dc_fifo.sdc 21 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_dc_fifo.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{*\|in_wr_ptr_gray\[*\]\}\] -to \[get_registers \{*\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[*\].u\|din_s1\}\] -100 " "set_min_delay -from \[get_registers \{*\|in_wr_ptr_gray\[*\]\}\] -to \[get_registers \{*\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[*\].u\|din_s1\}\] -100" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587489363 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587489363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_dc_fifo.sdc 23 *\|altera_dcfifo_synchronizer_bundle:read_crosser\|altera_std_synchronizer_nocut:sync\[*\].u\|din_s1 register " "Ignored filter at altera_avalon_dc_fifo.sdc(23): *\|altera_dcfifo_synchronizer_bundle:read_crosser\|altera_std_synchronizer_nocut:sync\[*\].u\|din_s1 could not be matched with a register" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498587489390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_dc_fifo.sdc 23 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_dc_fifo.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{*\|out_rd_ptr_gray\[*\]\}\] -to \[get_registers \{*\|altera_dcfifo_synchronizer_bundle:read_crosser\|altera_std_synchronizer_nocut:sync\[*\].u\|din_s1\}\] 100 " "set_max_delay -from \[get_registers \{*\|out_rd_ptr_gray\[*\]\}\] -to \[get_registers \{*\|altera_dcfifo_synchronizer_bundle:read_crosser\|altera_std_synchronizer_nocut:sync\[*\].u\|din_s1\}\] 100" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587489390 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587489390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_dc_fifo.sdc 24 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_dc_fifo.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{*\|out_rd_ptr_gray\[*\]\}\] -to \[get_registers \{*\|altera_dcfifo_synchronizer_bundle:read_crosser\|altera_std_synchronizer_nocut:sync\[*\].u\|din_s1\}\] -100 " "set_min_delay -from \[get_registers \{*\|out_rd_ptr_gray\[*\]\}\] -to \[get_registers \{*\|altera_dcfifo_synchronizer_bundle:read_crosser\|altera_std_synchronizer_nocut:sync\[*\].u\|din_s1\}\] -100" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587489391 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587489391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_dc_fifo.sdc 30 argument -to with value \[get_registers \{*\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[*\].u\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_dc_fifo.sdc(30): argument -to with value \[get_registers \{*\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[*\].u\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 2 -from \[get_pins -compatibility_mode \{*\|in_wr_ptr_gray\[*\]*\}\] -to \[get_registers \{*\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[*\].u\|din_s1\}\]  " "set_net_delay -max 2 -from \[get_pins -compatibility_mode \{*\|in_wr_ptr_gray\[*\]*\}\] -to \[get_registers \{*\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[*\].u\|din_s1\}\] " {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587492191 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587492191 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_dc_fifo.sdc 31 argument -to with value \[get_registers \{*\|altera_dcfifo_synchronizer_bundle:read_crosser\|altera_std_synchronizer_nocut:sync\[*\].u\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_dc_fifo.sdc(31): argument -to with value \[get_registers \{*\|altera_dcfifo_synchronizer_bundle:read_crosser\|altera_std_synchronizer_nocut:sync\[*\].u\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 2 -from \[get_pins -compatibility_mode \{*\|out_rd_ptr_gray\[*\]*\}\] -to \[get_registers \{*\|altera_dcfifo_synchronizer_bundle:read_crosser\|altera_std_synchronizer_nocut:sync\[*\].u\|din_s1\}\] " "set_net_delay -max 2 -from \[get_pins -compatibility_mode \{*\|out_rd_ptr_gray\[*\]*\}\] -to \[get_registers \{*\|altera_dcfifo_synchronizer_bundle:read_crosser\|altera_std_synchronizer_nocut:sync\[*\].u\|din_s1\}\]" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587494770 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_avalon_dc_fifo.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587494770 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_acl_iface_ddr3b_p0.sdc " "Reading SDC File: 'system/synthesis/submodules/system_acl_iface_ddr3b_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1498587494857 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1498587494864 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_acl_iface_ddr3a_p0.sdc " "Reading SDC File: 'system/synthesis/submodules/system_acl_iface_ddr3a_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1498587516035 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1498587516038 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'system/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1498587536147 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 5 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 5 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 5 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 5 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 10 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 10 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 20 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 20 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 40 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 40 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|refiqclk9\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|refiqclk9\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|refiqclk9\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|refiqclk9\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|refiqclk9\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|refiqclk9\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 4.000 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} " "create_clock -period 4.000 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|counter\[1\].output_counter\|vco1ph\[0\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|counter\[1\].output_counter\|divclk\} \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|counter\[1\].output_counter\|divclk\} " "create_generated_clock -source \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|counter\[1\].output_counter\|vco1ph\[0\]\} -duty_cycle 50.00 -name \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|counter\[1\].output_counter\|divclk\} \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|counter\[1\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|vco1ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|divclk\} \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|vco1ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|divclk\} \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|refclkin\} -divide_by 512 -multiply_by 6555 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|refclkin\} -divide_by 512 -multiply_by 6555 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|temperature_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|temperature_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{system_inst\|acl_iface\|temperature_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{system_inst\|acl_iface\|temperature_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|temperature_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{system_inst\|acl_iface\|temperature_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_inst\|acl_iface\|temperature_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|temperature_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{system_inst\|acl_iface\|temperature_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{system_inst\|acl_iface\|temperature_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{system_inst\|acl_iface\|temperature_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{system_inst\|acl_iface\|temperature_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498587538268 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1498587538268 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3b\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3b\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587538278 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3b\|pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3b\|pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587538278 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3b\|pll0\|pll9~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3b\|pll0\|pll9~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587538278 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3b\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3b\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587538278 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3b\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3b\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587538278 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3b\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3b\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587538278 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3b\|pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3b\|pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587538278 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3b\|pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3b\|pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587538278 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3a\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3a\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587538278 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3a\|pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3a\|pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587538278 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3a\|pll0\|pll9~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3a\|pll0\|pll9~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587538278 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3a\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3a\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587538278 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3a\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3a\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587538278 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3a\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3a\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587538278 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3a\|pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3a\|pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587538278 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3a\|pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3a\|pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587538278 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1498587538278 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *altpcie_rs_serdes\|* register " "Ignored filter at altera_pci_express.sdc(16): *altpcie_rs_serdes\|* could not be matched with a register" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498587538488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is an empty collection " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *sv_xcvr_pipe_native*\] -to \[get_registers *altpcie_rs_serdes\|*\] " "set_false_path -from \[get_registers *sv_xcvr_pipe_native*\] -to \[get_registers *altpcie_rs_serdes\|*\]" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587538488 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587538488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *reconfig_xcvr_clk* port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(17): *reconfig_xcvr_clk* could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498587542103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 17 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(17): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"125 MHz\" -name \{reconfig_xcvr_clk\} \{*reconfig_xcvr_clk*\} " "create_clock -period \"125 MHz\" -name \{reconfig_xcvr_clk\} \{*reconfig_xcvr_clk*\}" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587542104 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587542104 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc " "Reading SDC File: 'system/synthesis/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1498587542104 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pcie_sv_hip_ast_pipen1b.sdc 34 *lmi_dout_r* register " "Ignored filter at altera_pcie_sv_hip_ast_pipen1b.sdc(34): *lmi_dout_r* could not be matched with a register" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498587542718 ""}
{ "Info" "ISTA_SDC_FOUND" "top_post.sdc " "Reading SDC File: 'top_post.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1498587542718 ""}
{ "Warning" "WSTA_DERIVE_PLL_CLOCKS_WAS_CALLED_AGAIN" "" "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." {  } {  } 0 332189 "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." 0 0 "Fitter" 0 -1 1498587542720 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3b\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3b\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587542862 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3b\|pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3b\|pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587542862 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3b\|pll0\|pll9~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3b\|pll0\|pll9~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587542862 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3b\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3b\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587542862 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3b\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3b\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587542862 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3b\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3b\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587542862 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3b\|pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3b\|pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587542862 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3b\|pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3b\|pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587542862 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3a\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3a\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587542863 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3a\|pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3a\|pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587542863 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3a\|pll0\|pll9~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3a\|pll0\|pll9~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587542863 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3a\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3a\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587542863 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3a\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3a\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587542863 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3a\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3a\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587542863 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3a\|pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3a\|pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587542863 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "system_inst\|acl_iface\|ddr3a\|pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: system_inst\|acl_iface\|ddr3a\|pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1498587542863 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1498587542863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_post.sdc 14 kernel_pll_refclk_clk clock " "Ignored filter at top_post.sdc(14): kernel_pll_refclk_clk could not be matched with a clock" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498587542864 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_post.sdc 14 altera_reserved_tck clock " "Ignored filter at top_post.sdc(14): altera_reserved_tck could not be matched with a clock" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498587542864 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups top_post.sdc 14 Argument -group with value   kernel_pll_refclk_clk   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at top_post.sdc(14): Argument -group with value   kernel_pll_refclk_clk   could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous \\\n-group \{ \\\n   config_clk \\\n\} -group \{ \\\n   Mem0_RefClk \\\n\} -group \{ \\\n   Mem1_RefClk \\\n\} -group \{ \\\n   kernel_pll_refclk_clk \\\n\} -group \{ \\\n   pcie_refclk \\\n   \[get_clocks \{system_inst\|acl_iface\|pcie\|*\}\] \\\n\} -group \{ \\\n   \[get_clocks \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|*\}\] \\\n\} -group \{ \\\n   altera_reserved_tck \\\n\} -group \{ \\\n    Mem0_Ck \\\n    Mem0_Ck_n \\\n    Mem0_Dqs\[0\]_IN \\\n    Mem0_Dqs\[0\]_OUT \\\n    Mem0_Dqs\[1\]_IN \\\n    Mem0_Dqs\[1\]_OUT \\\n    Mem0_Dqs\[2\]_IN \\\n    Mem0_Dqs\[2\]_OUT \\\n    Mem0_Dqs\[3\]_IN \\\n    Mem0_Dqs\[3\]_OUT \\\n    Mem0_Dqs\[4\]_IN \\\n    Mem0_Dqs\[4\]_OUT \\\n    Mem0_Dqs\[5\]_IN \\\n    Mem0_Dqs\[5\]_OUT \\\n    Mem0_Dqs\[6\]_IN \\\n    Mem0_Dqs\[6\]_OUT \\\n    Mem0_Dqs\[7\]_IN \\\n    Mem0_Dqs\[7\]_OUT \\\n    Mem0_Dqs_n\[0\]_OUT \\\n    Mem0_Dqs_n\[1\]_OUT \\\n    Mem0_Dqs_n\[2\]_OUT \\\n    Mem0_Dqs_n\[3\]_OUT \\\n    Mem0_Dqs_n\[4\]_OUT \\\n    Mem0_Dqs_n\[5\]_OUT \\\n    Mem0_Dqs_n\[6\]_OUT \\\n    Mem0_Dqs_n\[7\]_OUT \\\n    \[get_clocks \{system_inst\|acl_iface\|ddr3a\|*\}\] \\\n\} -group \{ \\\n    Mem1_Ck \\\n    Mem1_Ck_n \\\n    Mem1_Dqs\[0\]_IN \\\n    Mem1_Dqs\[0\]_OUT \\\n    Mem1_Dqs\[1\]_IN \\\n    Mem1_Dqs\[1\]_OUT \\\n    Mem1_Dqs\[2\]_IN \\\n    Mem1_Dqs\[2\]_OUT \\\n    Mem1_Dqs\[3\]_IN \\\n    Mem1_Dqs\[3\]_OUT \\\n    Mem1_Dqs\[4\]_IN \\\n    Mem1_Dqs\[4\]_OUT \\\n    Mem1_Dqs\[5\]_IN \\\n    Mem1_Dqs\[5\]_OUT \\\n    Mem1_Dqs\[6\]_IN \\\n    Mem1_Dqs\[6\]_OUT \\\n    Mem1_Dqs\[7\]_IN \\\n    Mem1_Dqs\[7\]_OUT \\\n    Mem1_Dqs_n\[0\]_OUT \\\n    Mem1_Dqs_n\[1\]_OUT \\\n    Mem1_Dqs_n\[2\]_OUT \\\n    Mem1_Dqs_n\[3\]_OUT \\\n    Mem1_Dqs_n\[4\]_OUT \\\n    Mem1_Dqs_n\[5\]_OUT \\\n    Mem1_Dqs_n\[6\]_OUT \\\n    Mem1_Dqs_n\[7\]_OUT \\\n    \[get_clocks \{system_inst\|acl_iface\|ddr3b\|*\}\] \\\n\} " "set_clock_groups -asynchronous \\\n-group \{ \\\n   config_clk \\\n\} -group \{ \\\n   Mem0_RefClk \\\n\} -group \{ \\\n   Mem1_RefClk \\\n\} -group \{ \\\n   kernel_pll_refclk_clk \\\n\} -group \{ \\\n   pcie_refclk \\\n   \[get_clocks \{system_inst\|acl_iface\|pcie\|*\}\] \\\n\} -group \{ \\\n   \[get_clocks \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|*\}\] \\\n\} -group \{ \\\n   altera_reserved_tck \\\n\} -group \{ \\\n    Mem0_Ck \\\n    Mem0_Ck_n \\\n    Mem0_Dqs\[0\]_IN \\\n    Mem0_Dqs\[0\]_OUT \\\n    Mem0_Dqs\[1\]_IN \\\n    Mem0_Dqs\[1\]_OUT \\\n    Mem0_Dqs\[2\]_IN \\\n    Mem0_Dqs\[2\]_OUT \\\n    Mem0_Dqs\[3\]_IN \\\n    Mem0_Dqs\[3\]_OUT \\\n    Mem0_Dqs\[4\]_IN \\\n    Mem0_Dqs\[4\]_OUT \\\n    Mem0_Dqs\[5\]_IN \\\n    Mem0_Dqs\[5\]_OUT \\\n    Mem0_Dqs\[6\]_IN \\\n    Mem0_Dqs\[6\]_OUT \\\n    Mem0_Dqs\[7\]_IN \\\n    Mem0_Dqs\[7\]_OUT \\\n    Mem0_Dqs_n\[0\]_OUT \\\n    Mem0_Dqs_n\[1\]_OUT \\\n    Mem0_Dqs_n\[2\]_OUT \\\n    Mem0_Dqs_n\[3\]_OUT \\\n    Mem0_Dqs_n\[4\]_OUT \\\n    Mem0_Dqs_n\[5\]_OUT \\\n    Mem0_Dqs_n\[6\]_OUT \\\n    Mem0_Dqs_n\[7\]_OUT \\\n    \[get_clocks \{system_inst\|acl_iface\|ddr3a\|*\}\] \\\n\} -group \{ \\\n    Mem1_Ck \\\n    Mem1_Ck_n \\\n    Mem1_Dqs\[0\]_IN \\\n    Mem1_Dqs\[0\]_OUT \\\n    Mem1_Dqs\[1\]_IN \\\n    Mem1_Dqs\[1\]_OUT \\\n    Mem1_Dqs\[2\]_IN \\\n    Mem1_Dqs\[2\]_OUT \\\n    Mem1_Dqs\[3\]_IN \\\n    Mem1_Dqs\[3\]_OUT \\\n    Mem1_Dqs\[4\]_IN \\\n    Mem1_Dqs\[4\]_OUT \\\n    Mem1_Dqs\[5\]_IN \\\n    Mem1_Dqs\[5\]_OUT \\\n    Mem1_Dqs\[6\]_IN \\\n    Mem1_Dqs\[6\]_OUT \\\n    Mem1_Dqs\[7\]_IN \\\n    Mem1_Dqs\[7\]_OUT \\\n    Mem1_Dqs_n\[0\]_OUT \\\n    Mem1_Dqs_n\[1\]_OUT \\\n    Mem1_Dqs_n\[2\]_OUT \\\n    Mem1_Dqs_n\[3\]_OUT \\\n    Mem1_Dqs_n\[4\]_OUT \\\n    Mem1_Dqs_n\[5\]_OUT \\\n    Mem1_Dqs_n\[6\]_OUT \\\n    Mem1_Dqs_n\[7\]_OUT \\\n    \[get_clocks \{system_inst\|acl_iface\|ddr3b\|*\}\] \\\n\}" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587542866 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587542866 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups top_post.sdc 14 Argument -group with value   pcie_refclk  \[get_clocks \{system_inst\|acl_iface\|pcie\|*\}\]   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at top_post.sdc(14): Argument -group with value   pcie_refclk  \[get_clocks \{system_inst\|acl_iface\|pcie\|*\}\]   could not match any element of the following types: ( clk )" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587542866 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups top_post.sdc 14 Argument -group with value   \[get_clocks \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|*\}\]   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at top_post.sdc(14): Argument -group with value   \[get_clocks \{system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|*\}\]   could not match any element of the following types: ( clk )" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587542866 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups top_post.sdc 14 Argument -group with value   altera_reserved_tck   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at top_post.sdc(14): Argument -group with value   altera_reserved_tck   could not match any element of the following types: ( clk )" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587542866 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups top_post.sdc 14 Argument -group with value   Mem0_Ck  Mem0_Ck_n  Mem0_Dqs\[0\]_IN  Mem0_Dqs\[0\]_OUT  Mem0_Dqs\[1\]_IN  Mem0_Dqs\[1\]_OUT  Mem0_Dqs\[2\]_IN  Mem0_Dqs\[2\]_OUT  Mem0_Dqs\[3\]_IN  Mem0_Dqs\[3\]_OUT  Mem0_Dqs\[4\]_IN  Mem0_Dqs\[4\]_OUT  Mem0_Dqs\[5\]_IN  Mem0_Dqs\[5\]_OUT  Mem0_Dqs\[6\]_IN  Mem0_Dqs\[6\]_OUT  Mem0_Dqs\[7\]_IN  Mem0_Dqs\[7\]_OUT  Mem0_Dqs_n\[0\]_OUT  Mem0_Dqs_n\[1\]_OUT  Mem0_Dqs_n\[2\]_OUT  Mem0_Dqs_n\[3\]_OUT  Mem0_Dqs_n\[4\]_OUT  Mem0_Dqs_n\[5\]_OUT  Mem0_Dqs_n\[6\]_OUT  Mem0_Dqs_n\[7\]_OUT  \[get_clocks \{system_inst\|acl_iface\|ddr3a\|*\}\]   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at top_post.sdc(14): Argument -group with value   Mem0_Ck  Mem0_Ck_n  Mem0_Dqs\[0\]_IN  Mem0_Dqs\[0\]_OUT  Mem0_Dqs\[1\]_IN  Mem0_Dqs\[1\]_OUT  Mem0_Dqs\[2\]_IN  Mem0_Dqs\[2\]_OUT  Mem0_Dqs\[3\]_IN  Mem0_Dqs\[3\]_OUT  Mem0_Dqs\[4\]_IN  Mem0_Dqs\[4\]_OUT  Mem0_Dqs\[5\]_IN  Mem0_Dqs\[5\]_OUT  Mem0_Dqs\[6\]_IN  Mem0_Dqs\[6\]_OUT  Mem0_Dqs\[7\]_IN  Mem0_Dqs\[7\]_OUT  Mem0_Dqs_n\[0\]_OUT  Mem0_Dqs_n\[1\]_OUT  Mem0_Dqs_n\[2\]_OUT  Mem0_Dqs_n\[3\]_OUT  Mem0_Dqs_n\[4\]_OUT  Mem0_Dqs_n\[5\]_OUT  Mem0_Dqs_n\[6\]_OUT  Mem0_Dqs_n\[7\]_OUT  \[get_clocks \{system_inst\|acl_iface\|ddr3a\|*\}\]   could not match any element of the following types: ( clk )" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587542866 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups top_post.sdc 14 Argument -group with value   Mem1_Ck  Mem1_Ck_n  Mem1_Dqs\[0\]_IN  Mem1_Dqs\[0\]_OUT  Mem1_Dqs\[1\]_IN  Mem1_Dqs\[1\]_OUT  Mem1_Dqs\[2\]_IN  Mem1_Dqs\[2\]_OUT  Mem1_Dqs\[3\]_IN  Mem1_Dqs\[3\]_OUT  Mem1_Dqs\[4\]_IN  Mem1_Dqs\[4\]_OUT  Mem1_Dqs\[5\]_IN  Mem1_Dqs\[5\]_OUT  Mem1_Dqs\[6\]_IN  Mem1_Dqs\[6\]_OUT  Mem1_Dqs\[7\]_IN  Mem1_Dqs\[7\]_OUT  Mem1_Dqs_n\[0\]_OUT  Mem1_Dqs_n\[1\]_OUT  Mem1_Dqs_n\[2\]_OUT  Mem1_Dqs_n\[3\]_OUT  Mem1_Dqs_n\[4\]_OUT  Mem1_Dqs_n\[5\]_OUT  Mem1_Dqs_n\[6\]_OUT  Mem1_Dqs_n\[7\]_OUT  \[get_clocks \{system_inst\|acl_iface\|ddr3b\|*\}\]   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at top_post.sdc(14): Argument -group with value   Mem1_Ck  Mem1_Ck_n  Mem1_Dqs\[0\]_IN  Mem1_Dqs\[0\]_OUT  Mem1_Dqs\[1\]_IN  Mem1_Dqs\[1\]_OUT  Mem1_Dqs\[2\]_IN  Mem1_Dqs\[2\]_OUT  Mem1_Dqs\[3\]_IN  Mem1_Dqs\[3\]_OUT  Mem1_Dqs\[4\]_IN  Mem1_Dqs\[4\]_OUT  Mem1_Dqs\[5\]_IN  Mem1_Dqs\[5\]_OUT  Mem1_Dqs\[6\]_IN  Mem1_Dqs\[6\]_OUT  Mem1_Dqs\[7\]_IN  Mem1_Dqs\[7\]_OUT  Mem1_Dqs_n\[0\]_OUT  Mem1_Dqs_n\[1\]_OUT  Mem1_Dqs_n\[2\]_OUT  Mem1_Dqs_n\[3\]_OUT  Mem1_Dqs_n\[4\]_OUT  Mem1_Dqs_n\[5\]_OUT  Mem1_Dqs_n\[6\]_OUT  Mem1_Dqs_n\[7\]_OUT  \[get_clocks \{system_inst\|acl_iface\|ddr3b\|*\}\]   could not match any element of the following types: ( clk )" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587542866 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_post.sdc 115 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter2x* clock or keeper or register or port or pin or cell or partition " "Ignored filter at top_post.sdc(115): system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter2x* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498587543044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_post.sdc 115 Argument <from> is not an object ID " "Ignored set_false_path at top_post.sdc(115): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter2x* " "set_false_path -from system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter2x*" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587543045 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587543045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_post.sdc 116 Argument <to> is not an object ID " "Ignored set_false_path at top_post.sdc(116): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter2x* " "set_false_path -to system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter2x*" {  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498587543046 ""}  } { { "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top_post.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498587543046 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "The master clock for this clock assignment could not be derived.  Clock: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma " "No clocks found on or feeding the specified source node: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1498587544413 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1498587544413 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld Clock derived from ignored clock: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "Ignoring clock spec: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld Reason: Clock derived from ignored clock: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1498587544413 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout " "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout " "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout " "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout " "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout " "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout " "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout " "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout " "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout " "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout " "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout " "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout " "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout " "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout " "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout " "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout " "From: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|dqsenableout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|refclkin  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_stratixv_pll:stratixv_pll\|altera_stratixv_pll_base:fpll_0\|fpll~FBCLKID " "From: system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|refclkin  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_stratixv_pll:stratixv_pll\|altera_stratixv_pll_base:fpll_0\|fpll~FBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucas_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucas_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucas_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucas_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucas_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucas_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucas_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucas_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucke_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucke_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucke_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucke_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucs_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucs_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucs_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucs_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uodt_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uodt_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uodt_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uodt_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uras_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uras_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uras_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uras_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uras_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uras_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uras_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uras_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ureset_n_pad\|fr_ddio_out\|ddio_group\[0\].sig\[0\].ddio_o  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ureset_n_pad\|fr_ddio_out\|ddio_group\[0\].sig\[0\].ddio_o  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uwe_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uwe_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uwe_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uwe_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uwe_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uwe_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uwe_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uwe_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3a\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3a\|pll0\|pll1~FRACTIONAL_PLL\|refclkin  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll1~FRACTIONAL_PLLFBCLKID " "From: system_inst\|acl_iface\|ddr3a\|pll0\|pll1~FRACTIONAL_PLL\|refclkin  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll1~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucas_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucas_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucas_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucas_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucas_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucas_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucas_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucas_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucke_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucke_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucke_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucke_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucs_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucs_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucs_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucs_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uodt_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uodt_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uodt_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uodt_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uras_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uras_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uras_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uras_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uras_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uras_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uras_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uras_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ureset_n_pad\|fr_ddio_out\|ddio_group\[0\].sig\[0\].ddio_o  from: muxsel  to: dataout " "Cell: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ureset_n_pad\|fr_ddio_out\|ddio_group\[0\].sig\[0\].ddio_o  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uwe_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uwe_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uwe_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uwe_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uwe_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uwe_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uwe_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uwe_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1 " "From: system_inst\|acl_iface\|ddr3b\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|ddr3b\|pll0\|pll1~FRACTIONAL_PLL\|refclkin  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll1~FRACTIONAL_PLLFBCLKID " "From: system_inst\|acl_iface\|ddr3b\|pll0\|pll1~FRACTIONAL_PLL\|refclkin  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll1~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118 " "From: system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: system:system_inst\|system_acl_iface:acl_iface\|altpcie_sv_hip_avmm_hwtcl:pcie\|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|acl_iface\|temperature_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_temperature_pll:temperature_pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: system_inst\|acl_iface\|temperature_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_temperature_pll:temperature_pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498587546552 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1498587546552 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1498587557295 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1498587557295 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_c2p_write_clk (Rise) system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) -0.155 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_c2p_write_clk (Rise) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) has uncertainty -0.155 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_c2p_write_clk (Rise) system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) -0.140 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_c2p_write_clk (Rise) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) has uncertainty -0.140 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_c2p_write_clk (Fall) system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) -0.155 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_c2p_write_clk (Fall) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) has uncertainty -0.155 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_c2p_write_clk (Fall) system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) -0.140 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_c2p_write_clk (Fall) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) has uncertainty -0.140 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_c2p_write_clk (Rise) system_inst\|acl_iface\|ddr3b\|pll0\|pll_write_clk (Rise) -0.155 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_c2p_write_clk (Rise) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_write_clk (Rise) has uncertainty -0.155 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_c2p_write_clk (Rise) system_inst\|acl_iface\|ddr3b\|pll0\|pll_write_clk (Rise) -0.140 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_c2p_write_clk (Rise) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_write_clk (Rise) has uncertainty -0.140 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_c2p_write_clk (Fall) system_inst\|acl_iface\|ddr3b\|pll0\|pll_write_clk (Rise) -0.155 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_c2p_write_clk (Fall) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_write_clk (Rise) has uncertainty -0.155 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_c2p_write_clk (Fall) system_inst\|acl_iface\|ddr3b\|pll0\|pll_write_clk (Rise) -0.140 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_c2p_write_clk (Fall) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_write_clk (Rise) has uncertainty -0.140 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[0\]_IN (Rise) system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Setup clock transfer from Mem1_Dqs\[0\]_IN (Rise) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Mem1_Dqs\[0\]_IN (Rise) system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Hold clock transfer from Mem1_Dqs\[0\]_IN (Rise) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[1\]_IN (Rise) system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Setup clock transfer from Mem1_Dqs\[1\]_IN (Rise) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Mem1_Dqs\[1\]_IN (Rise) system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Hold clock transfer from Mem1_Dqs\[1\]_IN (Rise) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[2\]_IN (Rise) system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Setup clock transfer from Mem1_Dqs\[2\]_IN (Rise) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Mem1_Dqs\[2\]_IN (Rise) system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Hold clock transfer from Mem1_Dqs\[2\]_IN (Rise) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[3\]_IN (Rise) system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Setup clock transfer from Mem1_Dqs\[3\]_IN (Rise) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Mem1_Dqs\[3\]_IN (Rise) system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Hold clock transfer from Mem1_Dqs\[3\]_IN (Rise) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[4\]_IN (Rise) system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Setup clock transfer from Mem1_Dqs\[4\]_IN (Rise) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Mem1_Dqs\[4\]_IN (Rise) system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Hold clock transfer from Mem1_Dqs\[4\]_IN (Rise) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[5\]_IN (Rise) system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Setup clock transfer from Mem1_Dqs\[5\]_IN (Rise) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Mem1_Dqs\[5\]_IN (Rise) system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Hold clock transfer from Mem1_Dqs\[5\]_IN (Rise) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[6\]_IN (Rise) system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Setup clock transfer from Mem1_Dqs\[6\]_IN (Rise) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Mem1_Dqs\[6\]_IN (Rise) system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Hold clock transfer from Mem1_Dqs\[6\]_IN (Rise) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[7\]_IN (Rise) system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Setup clock transfer from Mem1_Dqs\[7\]_IN (Rise) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Mem1_Dqs\[7\]_IN (Rise) system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Hold clock transfer from Mem1_Dqs\[7\]_IN (Rise) to system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_write_clk (Rise) Mem1_Ck (Rise) 0.025 0.060 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_write_clk (Rise) to Mem1_Ck (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_write_clk (Rise) Mem1_Ck (Rise) 0.025 0.030 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_write_clk (Rise) to Mem1_Ck (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[0\]_IN (Rise) Mem1_Dqs\[0\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[0\]_IN (Rise) to Mem1_Dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[0\]_IN (Rise) Mem1_Dqs\[0\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[0\]_IN (Rise) to Mem1_Dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[0\]_IN (Fall) Mem1_Dqs\[0\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[0\]_IN (Fall) to Mem1_Dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[1\]_IN (Rise) Mem1_Dqs\[1\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[1\]_IN (Rise) to Mem1_Dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[1\]_IN (Rise) Mem1_Dqs\[1\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[1\]_IN (Rise) to Mem1_Dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[1\]_IN (Fall) Mem1_Dqs\[1\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[1\]_IN (Fall) to Mem1_Dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[2\]_IN (Rise) Mem1_Dqs\[2\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[2\]_IN (Rise) to Mem1_Dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[2\]_IN (Rise) Mem1_Dqs\[2\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[2\]_IN (Rise) to Mem1_Dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[2\]_IN (Fall) Mem1_Dqs\[2\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[2\]_IN (Fall) to Mem1_Dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[3\]_IN (Rise) Mem1_Dqs\[3\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[3\]_IN (Rise) to Mem1_Dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[3\]_IN (Rise) Mem1_Dqs\[3\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[3\]_IN (Rise) to Mem1_Dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[3\]_IN (Fall) Mem1_Dqs\[3\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[3\]_IN (Fall) to Mem1_Dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[4\]_IN (Rise) Mem1_Dqs\[4\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[4\]_IN (Rise) to Mem1_Dqs\[4\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[4\]_IN (Rise) Mem1_Dqs\[4\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[4\]_IN (Rise) to Mem1_Dqs\[4\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[4\]_IN (Fall) Mem1_Dqs\[4\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[4\]_IN (Fall) to Mem1_Dqs\[4\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[5\]_IN (Rise) Mem1_Dqs\[5\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[5\]_IN (Rise) to Mem1_Dqs\[5\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[5\]_IN (Rise) Mem1_Dqs\[5\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[5\]_IN (Rise) to Mem1_Dqs\[5\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[5\]_IN (Fall) Mem1_Dqs\[5\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[5\]_IN (Fall) to Mem1_Dqs\[5\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[6\]_IN (Rise) Mem1_Dqs\[6\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[6\]_IN (Rise) to Mem1_Dqs\[6\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[6\]_IN (Rise) Mem1_Dqs\[6\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[6\]_IN (Rise) to Mem1_Dqs\[6\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[6\]_IN (Fall) Mem1_Dqs\[6\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[6\]_IN (Fall) to Mem1_Dqs\[6\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[7\]_IN (Rise) Mem1_Dqs\[7\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[7\]_IN (Rise) to Mem1_Dqs\[7\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[7\]_IN (Rise) Mem1_Dqs\[7\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[7\]_IN (Rise) to Mem1_Dqs\[7\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[7\]_IN (Fall) Mem1_Dqs\[7\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem1_Dqs\[7\]_IN (Fall) to Mem1_Dqs\[7\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) Mem1_Dqs\[0\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) to Mem1_Dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) Mem1_Dqs\[0\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) to Mem1_Dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs\[0\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs\[0\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs\[0\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs\[0\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[0\]_OUT (Fall) Mem1_Dqs\[0\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from Mem1_Dqs\[0\]_OUT (Fall) to Mem1_Dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) Mem1_Dqs\[1\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) to Mem1_Dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) Mem1_Dqs\[1\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) to Mem1_Dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs\[1\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs\[1\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs\[1\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs\[1\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[1\]_OUT (Fall) Mem1_Dqs\[1\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from Mem1_Dqs\[1\]_OUT (Fall) to Mem1_Dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) Mem1_Dqs\[2\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) to Mem1_Dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) Mem1_Dqs\[2\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) to Mem1_Dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs\[2\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs\[2\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs\[2\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs\[2\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[2\]_OUT (Fall) Mem1_Dqs\[2\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from Mem1_Dqs\[2\]_OUT (Fall) to Mem1_Dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) Mem1_Dqs\[3\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) to Mem1_Dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) Mem1_Dqs\[3\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) to Mem1_Dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs\[3\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs\[3\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs\[3\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs\[3\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[3\]_OUT (Fall) Mem1_Dqs\[3\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from Mem1_Dqs\[3\]_OUT (Fall) to Mem1_Dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) Mem1_Dqs\[4\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) to Mem1_Dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) Mem1_Dqs\[4\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) to Mem1_Dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs\[4\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs\[4\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs\[4\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs\[4\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[4\]_OUT (Fall) Mem1_Dqs\[4\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from Mem1_Dqs\[4\]_OUT (Fall) to Mem1_Dqs\[4\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) Mem1_Dqs\[5\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) to Mem1_Dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) Mem1_Dqs\[5\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) to Mem1_Dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs\[5\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs\[5\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs\[5\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs\[5\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[5\]_OUT (Fall) Mem1_Dqs\[5\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from Mem1_Dqs\[5\]_OUT (Fall) to Mem1_Dqs\[5\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) Mem1_Dqs\[6\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) to Mem1_Dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) Mem1_Dqs\[6\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) to Mem1_Dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs\[6\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs\[6\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs\[6\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs\[6\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[6\]_OUT (Fall) Mem1_Dqs\[6\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from Mem1_Dqs\[6\]_OUT (Fall) to Mem1_Dqs\[6\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) Mem1_Dqs\[7\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) to Mem1_Dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) Mem1_Dqs\[7\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk (Rise) to Mem1_Dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs\[7\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs\[7\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs\[7\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs\[7\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem1_Dqs\[7\]_OUT (Fall) Mem1_Dqs\[7\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from Mem1_Dqs\[7\]_OUT (Fall) to Mem1_Dqs\[7\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs_n\[0\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs_n\[0\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs_n\[0\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs_n\[0\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs_n\[1\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs_n\[1\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs_n\[1\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs_n\[1\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs_n\[2\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs_n\[2\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs_n\[2\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs_n\[2\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs_n\[3\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs_n\[3\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs_n\[3\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs_n\[3\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs_n\[4\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs_n\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs_n\[4\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs_n\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs_n\[4\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs_n\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs_n\[4\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs_n\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs_n\[5\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs_n\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs_n\[5\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs_n\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs_n\[5\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs_n\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs_n\[5\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs_n\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs_n\[6\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs_n\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs_n\[6\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs_n\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs_n\[6\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs_n\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs_n\[6\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs_n\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs_n\[7\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs_n\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) Mem1_Dqs_n\[7\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Rise) to Mem1_Dqs_n\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs_n\[7\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs_n\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) Mem1_Dqs_n\[7\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk (Fall) to Mem1_Dqs_n\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_c2p_write_clk (Rise) system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) -0.155 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_c2p_write_clk (Rise) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) has uncertainty -0.155 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_c2p_write_clk (Rise) system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) -0.140 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_c2p_write_clk (Rise) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) has uncertainty -0.140 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_c2p_write_clk (Fall) system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) -0.155 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_c2p_write_clk (Fall) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) has uncertainty -0.155 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_c2p_write_clk (Fall) system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) -0.140 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_c2p_write_clk (Fall) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) has uncertainty -0.140 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_c2p_write_clk (Rise) system_inst\|acl_iface\|ddr3a\|pll0\|pll_write_clk (Rise) -0.155 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_c2p_write_clk (Rise) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_write_clk (Rise) has uncertainty -0.155 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_c2p_write_clk (Rise) system_inst\|acl_iface\|ddr3a\|pll0\|pll_write_clk (Rise) -0.140 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_c2p_write_clk (Rise) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_write_clk (Rise) has uncertainty -0.140 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_c2p_write_clk (Fall) system_inst\|acl_iface\|ddr3a\|pll0\|pll_write_clk (Rise) -0.155 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_c2p_write_clk (Fall) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_write_clk (Rise) has uncertainty -0.155 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_c2p_write_clk (Fall) system_inst\|acl_iface\|ddr3a\|pll0\|pll_write_clk (Rise) -0.140 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_c2p_write_clk (Fall) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_write_clk (Rise) has uncertainty -0.140 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[0\]_IN (Rise) system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Setup clock transfer from Mem0_Dqs\[0\]_IN (Rise) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Mem0_Dqs\[0\]_IN (Rise) system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Hold clock transfer from Mem0_Dqs\[0\]_IN (Rise) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[1\]_IN (Rise) system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Setup clock transfer from Mem0_Dqs\[1\]_IN (Rise) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Mem0_Dqs\[1\]_IN (Rise) system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Hold clock transfer from Mem0_Dqs\[1\]_IN (Rise) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[2\]_IN (Rise) system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Setup clock transfer from Mem0_Dqs\[2\]_IN (Rise) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Mem0_Dqs\[2\]_IN (Rise) system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Hold clock transfer from Mem0_Dqs\[2\]_IN (Rise) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[3\]_IN (Rise) system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Setup clock transfer from Mem0_Dqs\[3\]_IN (Rise) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Mem0_Dqs\[3\]_IN (Rise) system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Hold clock transfer from Mem0_Dqs\[3\]_IN (Rise) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[4\]_IN (Rise) system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Setup clock transfer from Mem0_Dqs\[4\]_IN (Rise) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Mem0_Dqs\[4\]_IN (Rise) system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Hold clock transfer from Mem0_Dqs\[4\]_IN (Rise) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[5\]_IN (Rise) system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Setup clock transfer from Mem0_Dqs\[5\]_IN (Rise) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Mem0_Dqs\[5\]_IN (Rise) system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Hold clock transfer from Mem0_Dqs\[5\]_IN (Rise) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[6\]_IN (Rise) system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Setup clock transfer from Mem0_Dqs\[6\]_IN (Rise) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Mem0_Dqs\[6\]_IN (Rise) system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Hold clock transfer from Mem0_Dqs\[6\]_IN (Rise) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[7\]_IN (Rise) system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Setup clock transfer from Mem0_Dqs\[7\]_IN (Rise) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Mem0_Dqs\[7\]_IN (Rise) system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) 0.000 0.080 " "Hold clock transfer from Mem0_Dqs\[7\]_IN (Rise) to system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_write_clk (Rise) Mem0_Ck (Rise) 0.025 0.060 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_write_clk (Rise) to Mem0_Ck (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_write_clk (Rise) Mem0_Ck (Rise) 0.025 0.030 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_write_clk (Rise) to Mem0_Ck (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[0\]_IN (Rise) Mem0_Dqs\[0\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[0\]_IN (Rise) to Mem0_Dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[0\]_IN (Rise) Mem0_Dqs\[0\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[0\]_IN (Rise) to Mem0_Dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[0\]_IN (Fall) Mem0_Dqs\[0\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[0\]_IN (Fall) to Mem0_Dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[1\]_IN (Rise) Mem0_Dqs\[1\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[1\]_IN (Rise) to Mem0_Dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[1\]_IN (Rise) Mem0_Dqs\[1\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[1\]_IN (Rise) to Mem0_Dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[1\]_IN (Fall) Mem0_Dqs\[1\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[1\]_IN (Fall) to Mem0_Dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[2\]_IN (Rise) Mem0_Dqs\[2\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[2\]_IN (Rise) to Mem0_Dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[2\]_IN (Rise) Mem0_Dqs\[2\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[2\]_IN (Rise) to Mem0_Dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[2\]_IN (Fall) Mem0_Dqs\[2\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[2\]_IN (Fall) to Mem0_Dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[3\]_IN (Rise) Mem0_Dqs\[3\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[3\]_IN (Rise) to Mem0_Dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[3\]_IN (Rise) Mem0_Dqs\[3\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[3\]_IN (Rise) to Mem0_Dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[3\]_IN (Fall) Mem0_Dqs\[3\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[3\]_IN (Fall) to Mem0_Dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[4\]_IN (Rise) Mem0_Dqs\[4\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[4\]_IN (Rise) to Mem0_Dqs\[4\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[4\]_IN (Rise) Mem0_Dqs\[4\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[4\]_IN (Rise) to Mem0_Dqs\[4\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[4\]_IN (Fall) Mem0_Dqs\[4\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[4\]_IN (Fall) to Mem0_Dqs\[4\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[5\]_IN (Rise) Mem0_Dqs\[5\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[5\]_IN (Rise) to Mem0_Dqs\[5\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[5\]_IN (Rise) Mem0_Dqs\[5\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[5\]_IN (Rise) to Mem0_Dqs\[5\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[5\]_IN (Fall) Mem0_Dqs\[5\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[5\]_IN (Fall) to Mem0_Dqs\[5\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[6\]_IN (Rise) Mem0_Dqs\[6\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[6\]_IN (Rise) to Mem0_Dqs\[6\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[6\]_IN (Rise) Mem0_Dqs\[6\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[6\]_IN (Rise) to Mem0_Dqs\[6\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[6\]_IN (Fall) Mem0_Dqs\[6\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[6\]_IN (Fall) to Mem0_Dqs\[6\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[7\]_IN (Rise) Mem0_Dqs\[7\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[7\]_IN (Rise) to Mem0_Dqs\[7\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[7\]_IN (Rise) Mem0_Dqs\[7\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[7\]_IN (Rise) to Mem0_Dqs\[7\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[7\]_IN (Fall) Mem0_Dqs\[7\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from Mem0_Dqs\[7\]_IN (Fall) to Mem0_Dqs\[7\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) Mem0_Dqs\[0\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) to Mem0_Dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) Mem0_Dqs\[0\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) to Mem0_Dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs\[0\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs\[0\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs\[0\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs\[0\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[0\]_OUT (Fall) Mem0_Dqs\[0\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from Mem0_Dqs\[0\]_OUT (Fall) to Mem0_Dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) Mem0_Dqs\[1\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) to Mem0_Dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) Mem0_Dqs\[1\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) to Mem0_Dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs\[1\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs\[1\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs\[1\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs\[1\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[1\]_OUT (Fall) Mem0_Dqs\[1\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from Mem0_Dqs\[1\]_OUT (Fall) to Mem0_Dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) Mem0_Dqs\[2\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) to Mem0_Dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) Mem0_Dqs\[2\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) to Mem0_Dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs\[2\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs\[2\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs\[2\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs\[2\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[2\]_OUT (Fall) Mem0_Dqs\[2\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from Mem0_Dqs\[2\]_OUT (Fall) to Mem0_Dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) Mem0_Dqs\[3\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) to Mem0_Dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) Mem0_Dqs\[3\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) to Mem0_Dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs\[3\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs\[3\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs\[3\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs\[3\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[3\]_OUT (Fall) Mem0_Dqs\[3\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from Mem0_Dqs\[3\]_OUT (Fall) to Mem0_Dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) Mem0_Dqs\[4\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) to Mem0_Dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) Mem0_Dqs\[4\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) to Mem0_Dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs\[4\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs\[4\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs\[4\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs\[4\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[4\]_OUT (Fall) Mem0_Dqs\[4\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from Mem0_Dqs\[4\]_OUT (Fall) to Mem0_Dqs\[4\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) Mem0_Dqs\[5\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) to Mem0_Dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) Mem0_Dqs\[5\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) to Mem0_Dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs\[5\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs\[5\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs\[5\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs\[5\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[5\]_OUT (Fall) Mem0_Dqs\[5\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from Mem0_Dqs\[5\]_OUT (Fall) to Mem0_Dqs\[5\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) Mem0_Dqs\[6\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) to Mem0_Dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) Mem0_Dqs\[6\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) to Mem0_Dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs\[6\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs\[6\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs\[6\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs\[6\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[6\]_OUT (Fall) Mem0_Dqs\[6\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from Mem0_Dqs\[6\]_OUT (Fall) to Mem0_Dqs\[6\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) Mem0_Dqs\[7\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) to Mem0_Dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) Mem0_Dqs\[7\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk (Rise) to Mem0_Dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs\[7\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs\[7\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs\[7\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs\[7\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Mem0_Dqs\[7\]_OUT (Fall) Mem0_Dqs\[7\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from Mem0_Dqs\[7\]_OUT (Fall) to Mem0_Dqs\[7\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs_n\[0\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs_n\[0\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs_n\[0\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs_n\[0\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs_n\[1\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs_n\[1\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs_n\[1\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs_n\[1\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs_n\[2\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs_n\[2\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs_n\[2\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs_n\[2\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs_n\[3\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs_n\[3\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs_n\[3\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs_n\[3\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs_n\[4\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs_n\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs_n\[4\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs_n\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs_n\[4\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs_n\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs_n\[4\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs_n\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs_n\[5\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs_n\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs_n\[5\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs_n\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs_n\[5\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs_n\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs_n\[5\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs_n\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs_n\[6\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs_n\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs_n\[6\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs_n\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs_n\[6\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs_n\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs_n\[6\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs_n\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs_n\[7\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs_n\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) Mem0_Dqs_n\[7\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Rise) to Mem0_Dqs_n\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs_n\[7\]_OUT (Rise) 0.000 0.070 " "Setup clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs_n\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) Mem0_Dqs_n\[7\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk (Fall) to Mem0_Dqs_n\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1498587557628 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1498587557628 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1498587557653 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 207 clocks " "Found 207 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   config_clk " "  20.000   config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250      Mem0_Ck " "   1.250      Mem0_Ck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250    Mem0_Ck_n " "   1.250    Mem0_Ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs\[0\]_IN " "   1.250 Mem0_Dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs\[0\]_OUT " "   1.250 Mem0_Dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs\[1\]_IN " "   1.250 Mem0_Dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs\[1\]_OUT " "   1.250 Mem0_Dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs\[2\]_IN " "   1.250 Mem0_Dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs\[2\]_OUT " "   1.250 Mem0_Dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs\[3\]_IN " "   1.250 Mem0_Dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs\[3\]_OUT " "   1.250 Mem0_Dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs\[4\]_IN " "   1.250 Mem0_Dqs\[4\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs\[4\]_OUT " "   1.250 Mem0_Dqs\[4\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs\[5\]_IN " "   1.250 Mem0_Dqs\[5\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs\[5\]_OUT " "   1.250 Mem0_Dqs\[5\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs\[6\]_IN " "   1.250 Mem0_Dqs\[6\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs\[6\]_OUT " "   1.250 Mem0_Dqs\[6\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs\[7\]_IN " "   1.250 Mem0_Dqs\[7\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs\[7\]_OUT " "   1.250 Mem0_Dqs\[7\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs_n\[0\]_OUT " "   1.250 Mem0_Dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs_n\[1\]_OUT " "   1.250 Mem0_Dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs_n\[2\]_OUT " "   1.250 Mem0_Dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs_n\[3\]_OUT " "   1.250 Mem0_Dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs_n\[4\]_OUT " "   1.250 Mem0_Dqs_n\[4\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs_n\[5\]_OUT " "   1.250 Mem0_Dqs_n\[5\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs_n\[6\]_OUT " "   1.250 Mem0_Dqs_n\[6\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem0_Dqs_n\[7\]_OUT " "   1.250 Mem0_Dqs_n\[7\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  Mem0_RefClk " "  20.000  Mem0_RefClk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250      Mem1_Ck " "   1.250      Mem1_Ck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250    Mem1_Ck_n " "   1.250    Mem1_Ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs\[0\]_IN " "   1.250 Mem1_Dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs\[0\]_OUT " "   1.250 Mem1_Dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs\[1\]_IN " "   1.250 Mem1_Dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs\[1\]_OUT " "   1.250 Mem1_Dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs\[2\]_IN " "   1.250 Mem1_Dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs\[2\]_OUT " "   1.250 Mem1_Dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs\[3\]_IN " "   1.250 Mem1_Dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs\[3\]_OUT " "   1.250 Mem1_Dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs\[4\]_IN " "   1.250 Mem1_Dqs\[4\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs\[4\]_OUT " "   1.250 Mem1_Dqs\[4\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs\[5\]_IN " "   1.250 Mem1_Dqs\[5\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs\[5\]_OUT " "   1.250 Mem1_Dqs\[5\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs\[6\]_IN " "   1.250 Mem1_Dqs\[6\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs\[6\]_OUT " "   1.250 Mem1_Dqs\[6\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs\[7\]_IN " "   1.250 Mem1_Dqs\[7\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs\[7\]_OUT " "   1.250 Mem1_Dqs\[7\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs_n\[0\]_OUT " "   1.250 Mem1_Dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs_n\[1\]_OUT " "   1.250 Mem1_Dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs_n\[2\]_OUT " "   1.250 Mem1_Dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs_n\[3\]_OUT " "   1.250 Mem1_Dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs_n\[4\]_OUT " "   1.250 Mem1_Dqs_n\[4\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs_n\[5\]_OUT " "   1.250 Mem1_Dqs_n\[5\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs_n\[6\]_OUT " "   1.250 Mem1_Dqs_n\[6\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 Mem1_Dqs_n\[7\]_OUT " "   1.250 Mem1_Dqs_n\[7\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  Mem1_RefClk " "  20.000  Mem1_RefClk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  pcie_refclk " "  10.000  pcie_refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.124 system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|divclk " "   3.124 system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.562 system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|counter\[1\].output_counter\|divclk " "   1.562 system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.562 system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|vcoph\[0\] " "   1.562 system_inst\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk " "   5.000 system_inst\|acl_iface\|ddr3a\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 system_inst\|acl_iface\|ddr3a\|pll0\|pll_avl_clk " "  10.000 system_inst\|acl_iface\|ddr3a\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 system_inst\|acl_iface\|ddr3a\|pll0\|pll_c2p_write_clk " "   2.500 system_inst\|acl_iface\|ddr3a\|pll0\|pll_c2p_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 system_inst\|acl_iface\|ddr3a\|pll0\|pll_config_clk " "  40.000 system_inst\|acl_iface\|ddr3a\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk " "   1.250 system_inst\|acl_iface\|ddr3a\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 system_inst\|acl_iface\|ddr3a\|pll0\|pll_hr_clk " "   2.500 system_inst\|acl_iface\|ddr3a\|pll0\|pll_hr_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk " "   2.500 system_inst\|acl_iface\|ddr3a\|pll0\|pll_p2c_read_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 system_inst\|acl_iface\|ddr3a\|pll0\|pll_write_clk " "   1.250 system_inst\|acl_iface\|ddr3a\|pll0\|pll_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 system_inst\|acl_iface\|ddr3a\|system_acl_iface_ddr3a_p0_sampling_clock " "   2.500 system_inst\|acl_iface\|ddr3a\|system_acl_iface_ddr3a_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk " "   5.000 system_inst\|acl_iface\|ddr3b\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 system_inst\|acl_iface\|ddr3b\|pll0\|pll_avl_clk " "  10.000 system_inst\|acl_iface\|ddr3b\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 system_inst\|acl_iface\|ddr3b\|pll0\|pll_c2p_write_clk " "   2.500 system_inst\|acl_iface\|ddr3b\|pll0\|pll_c2p_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 system_inst\|acl_iface\|ddr3b\|pll0\|pll_config_clk " "  40.000 system_inst\|acl_iface\|ddr3b\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk " "   1.250 system_inst\|acl_iface\|ddr3b\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 system_inst\|acl_iface\|ddr3b\|pll0\|pll_hr_clk " "   2.500 system_inst\|acl_iface\|ddr3b\|pll0\|pll_hr_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk " "   2.500 system_inst\|acl_iface\|ddr3b\|pll0\|pll_p2c_read_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 system_inst\|acl_iface\|ddr3b\|pll0\|pll_write_clk " "   1.250 system_inst\|acl_iface\|ddr3b\|pll0\|pll_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 system_inst\|acl_iface\|ddr3b\|system_acl_iface_ddr3b_p0_sampling_clock " "   2.500 system_inst\|acl_iface\|ddr3b\|system_acl_iface_ddr3b_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes " "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes " "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes " "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes " "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes " "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes " "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes " "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\] " "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\] " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\] " "  16.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "   0.400 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv " "   4.000 system_inst\|acl_iface\|pcie\|altera_s5_a2p\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 system_inst\|acl_iface\|temperature_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.125 system_inst\|acl_iface\|temperature_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 system_inst\|acl_iface\|temperature_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  12.500 system_inst\|acl_iface\|temperature_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498587557661 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1498587557661 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1498587593885 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1498587593916 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1498587594050 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498587594750 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498587596210 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1498587597676 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1498587597684 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1498587598403 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1498587682963 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "384 Block RAM " "Packed 384 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1498587683699 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "5768 DSP block " "Packed 5768 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1498587683699 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "2240 " "Created 2240 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1498587683699 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1498587683699 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "kernel_pll_refclk_clk " "Node \"kernel_pll_refclk_clk\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "kernel_pll_refclk_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498587710367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll1~PLL_RECONFIGO_SHIFTEN16 " "Node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll1~PLL_RECONFIGO_SHIFTEN16\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll1~PLL_RECONFIGO_SHIFTEN16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498587710367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll1~PLL_RECONFIGO_SHIFTEN17 " "Node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll1~PLL_RECONFIGO_SHIFTEN17\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_pll0:pll0\|pll1~PLL_RECONFIGO_SHIFTEN17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498587710367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll1~PLL_RECONFIGO_SHIFTEN16 " "Node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll1~PLL_RECONFIGO_SHIFTEN16\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll1~PLL_RECONFIGO_SHIFTEN16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498587710367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll1~PLL_RECONFIGO_SHIFTEN17 " "Node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll1~PLL_RECONFIGO_SHIFTEN17\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_pll0:pll0\|pll1~PLL_RECONFIGO_SHIFTEN17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498587710367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_temperature_pll:temperature_pll\|altera_pll:altera_pll_i\|general\[0\].gpll~PLL_RECONFIGO_SHIFTEN5 " "Node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_temperature_pll:temperature_pll\|altera_pll:altera_pll_i\|general\[0\].gpll~PLL_RECONFIGO_SHIFTEN5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_temperature_pll:temperature_pll\|altera_pll:altera_pll_i\|general\[0\].gpll~PLL_RECONFIGO_SHIFTEN5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498587710367 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1498587710367 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:06:21 " "Fitter preparation operations ending: elapsed time is 00:06:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498587710368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1498587729463 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1498587965786 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "5110 " "Fitter has implemented the following 5110 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1498588289293 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1498588289293 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "5110 " "Fitter has implemented the following 5110 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1498588289293 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1498588289293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:09:14 " "Fitter placement preparation operations ending: elapsed time is 00:09:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498588289293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1498588592853 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1498589131018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:09:07 " "Fitter placement operations ending: elapsed time is 00:09:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498589131018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1498589223213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "35.53 " "Router is attempting to preserve 35.53 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1498589266683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+04 ns 1.6% " "1e+04 ns of routing delay (approximately 1.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1498589570595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X128_Y106 X139_Y117 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X128_Y106 to location X139_Y117" {  } { { "loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X128_Y106 to location X139_Y117"} { { 12 { 0 ""} 128 106 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1498589638572 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1498589638572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:13:38 " "Fitter routing operations ending: elapsed time is 00:13:38" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498590072801 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1232.13 " "Total time spent on timing analysis during the Fitter is 1232.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1498590340300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498590341050 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498590359242 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498590360126 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498590378281 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:02:51 " "Fitter post-fit operations ending: elapsed time is 00:02:51" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498590511699 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1498590524875 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dqs_n\[7\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem1_Dqs_n\[7\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dqs_n[7] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs_n\[7\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8620 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dqs_n\[6\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem1_Dqs_n\[6\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dqs_n[6] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs_n\[6\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8619 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dqs_n\[5\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem1_Dqs_n\[5\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dqs_n[5] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs_n\[5\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8618 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dqs_n\[4\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem1_Dqs_n\[4\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dqs_n[4] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs_n\[4\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8617 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem1_Dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dqs_n[3] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs_n\[3\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8616 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem1_Dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dqs_n[2] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs_n\[2\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8615 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem1_Dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dqs_n[1] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs_n\[1\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8614 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem1_Dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dqs_n[0] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs_n\[0\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8613 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dqs\[7\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem1_Dqs\[7\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dqs[7] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs\[7\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8612 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dqs\[6\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem1_Dqs\[6\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dqs[6] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs\[6\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8611 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dqs\[5\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem1_Dqs\[5\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dqs[5] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs\[5\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8610 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dqs\[4\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem1_Dqs\[4\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dqs[4] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs\[4\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8609 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem1_Dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dqs[3] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs\[3\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8608 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem1_Dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dqs[2] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs\[2\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8607 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem1_Dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dqs[1] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs\[1\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8606 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem1_Dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dqs[0] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs\[0\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8605 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[63\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[63\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[63] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[63\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8604 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[62\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[62\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[62] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[62\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8603 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[61\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[61\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[61] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[61\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8602 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[60\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[60\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[60] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[60\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8601 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[59\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[59\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[59] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[59\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8600 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[58\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[58\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[58] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[58\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8599 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[57\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[57\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[57] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[57\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8598 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[56\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[56\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[56] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[56\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8597 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[55\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[55\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[55] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[55\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8596 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[54\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[54\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[54] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[54\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8595 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[53\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[53\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[53] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[53\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8594 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[52\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[52\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[52] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[52\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8593 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[51\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[51\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[51] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[51\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8592 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[50\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[50\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[50] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[50\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8591 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[49\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[49\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[49] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[49\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8590 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[48\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[48\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[48] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[48\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8589 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[47\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[47\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[47] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[47\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8588 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[46\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[46\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[46] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[46\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8587 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[45\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[45\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[45] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[45\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8586 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[44\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[44\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[44] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[44\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8585 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[43\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[43\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[43] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[43\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8584 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[42\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[42\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[42] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[42\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8583 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[41\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[41\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[41] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[41\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8582 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[40\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[40\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[40] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[40\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8581 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[39\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[39\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[39] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[39\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8580 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[38\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[38\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[38] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[38\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8579 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[37\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[37\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[37] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[37\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8578 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[36\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[36\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[36] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[36\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8577 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[35\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[35\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[35] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[35\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8576 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[34\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[34\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[34] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[34\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8575 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[33\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[33\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[33] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[33\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8574 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[32\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[32\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[32] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[32\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8573 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[31\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[31] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[31\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8572 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[30\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[30] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[30\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8571 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[29\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[29] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[29\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8570 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[28\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[28] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[28\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8569 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[27\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[27] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[27\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8568 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[26\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[26] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[26\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8567 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[25\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[25] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[25\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8566 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[24\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[24] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[24\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8565 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[23\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[23] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[23\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8564 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[22\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[22] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[22\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8563 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[21\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[21] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[21\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8562 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[20\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[20] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[20\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8561 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[19\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[19] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[19\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8560 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[18\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[18] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[18\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8559 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[17\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[17] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[17\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8558 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[16\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[16] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[16\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8557 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[45\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[45\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[45] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[45\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8479 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[44\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[44\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[44] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[44\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8478 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[43\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[43\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[43] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[43\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8477 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[42\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[42\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[42] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[42\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8476 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[41\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[41\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[41] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[41\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8475 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[40\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[40\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[40] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[40\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8474 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[39\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[39\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[39] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[39\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8473 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[38\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[38\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[38] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[38\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8472 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[37\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[37\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[37] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[37\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8471 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[36\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[36\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[36] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[36\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8470 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[35\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[35\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[35] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[35\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8469 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[34\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[34\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[34] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[34\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8468 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[33\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[33\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[33] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[33\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8467 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[32\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[32\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[32] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[32\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8466 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[31\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[31] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[31\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8465 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[30\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[30] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[30\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8464 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[29\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[29] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[29\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8463 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[28\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[28] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[28\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8462 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[27\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[27] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[27\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8461 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[26\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[26] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[26\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8460 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[25\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[25] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[25\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8459 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[24\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[24] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[24\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8458 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[23\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[23] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[23\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8457 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[22\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[22] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[22\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8456 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[9\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[9] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[9\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8443 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[8\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[8] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[8\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8442 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[7\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[7] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[7\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8441 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[6\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[6] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[6\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8440 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[5\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[5] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[5\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8439 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[4\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[4] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[4\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8438 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[3\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[3] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[3\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8437 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[2\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[2] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[2\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8436 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[1\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[1] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[1\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8435 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[0\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[0] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[0\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8434 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[10\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[10] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[10\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8444 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[11\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[11] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[11\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8445 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[12\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[12] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[12\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8446 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[13\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[13] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[13\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8447 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[14\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[14] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[14\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8448 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[15\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[15] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[15\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8449 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[16\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[16] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[16\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8450 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[17\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[17] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[17\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8451 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[18\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[18] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[18\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8452 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[19\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[19] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[19\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8453 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[20\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[20] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[20\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8454 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[21\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[21] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[21\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8455 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[46\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[46\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[46] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[46\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8480 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[47\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[47\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[47] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[47\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8481 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[48\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[48\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[48] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[48\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8482 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[49\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[49\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[49] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[49\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8483 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[50\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[50\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[50] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[50\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8484 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[51\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[51\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[51] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[51\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8485 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[52\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[52\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[52] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[52\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8486 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[53\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[53\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[53] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[53\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8487 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[54\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[54\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[54] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[54\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8488 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[55\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[55\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[55] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[55\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8489 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[56\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[56\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[56] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[56\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8490 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[57\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[57\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[57] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[57\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8491 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[58\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[58\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[58] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[58\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8492 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[59\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[59\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[59] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[59\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8493 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[60\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[60\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[60] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[60\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8494 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[61\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[61\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[61] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[61\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8495 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[62\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[62\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[62] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[62\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8496 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dq\[63\] SSTL-15 Class I " "Type bi-directional pin Mem0_Dq\[63\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dq[63] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[63\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8497 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem0_Dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dqs[0] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs\[0\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8498 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem0_Dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dqs[1] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs\[1\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8499 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem0_Dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dqs[2] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs\[2\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8500 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem0_Dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dqs[3] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs\[3\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8501 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dqs\[4\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem0_Dqs\[4\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dqs[4] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs\[4\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8502 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dqs\[5\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem0_Dqs\[5\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dqs[5] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs\[5\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8503 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dqs\[6\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem0_Dqs\[6\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dqs[6] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs\[6\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8504 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dqs\[7\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem0_Dqs\[7\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dqs[7] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs\[7\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8505 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem0_Dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dqs_n[0] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs_n\[0\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8506 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem0_Dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dqs_n[1] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs_n\[1\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8507 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem0_Dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dqs_n[2] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs_n\[2\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8508 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem0_Dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dqs_n[3] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs_n\[3\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8509 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dqs_n\[4\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem0_Dqs_n\[4\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dqs_n[4] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs_n\[4\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8510 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dqs_n\[5\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem0_Dqs_n\[5\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dqs_n[5] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs_n\[5\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8511 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dqs_n\[6\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem0_Dqs_n\[6\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dqs_n[6] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs_n\[6\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8512 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem0_Dqs_n\[7\] Differential 1.5-V SSTL Class I " "Type bi-directional pin Mem0_Dqs_n\[7\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem0_Dqs_n[7] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs_n\[7\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8513 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[0\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[0] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[0\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8541 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[1\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[1] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[1\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8542 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[2\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[2] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[2\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8543 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[3\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[3] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[3\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8544 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[4\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[4] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[4\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8545 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[5\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[5] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[5\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8546 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[6\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[6] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[6\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8547 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[7\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[7] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[7\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8548 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[8\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[8] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[8\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8549 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[9\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[9] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[9\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8550 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[10\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[10] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[10\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8551 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[11\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[11] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[11\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8552 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[12\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[12] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[12\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8553 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[13\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[13] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[13\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8554 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[14\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[14] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[14\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8555 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional Mem1_Dq\[15\] SSTL-15 Class I " "Type bi-directional pin Mem1_Dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { Mem1_Dq[15] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[15\]" } } } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/" { { 0 { 0 ""} 0 8556 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1498590529699 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1498590529699 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.fit.smsg " "Generated suppressed messages file /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1498590562186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 113 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "12523 " "Peak virtual memory: 12523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498590633330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 15:10:33 2017 " "Processing ended: Tue Jun 27 15:10:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498590633330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:55:34 " "Elapsed time: 00:55:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498590633330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "02:32:01 " "Total CPU time (on all processors): 02:32:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498590633330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1498590633330 ""}
