<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="lab4_design_dlmb_bram_if_cntlr_5_synth_1" LaunchPart="xc7a200tsbg484-1" LaunchTime="1586752353">
  <File Type="VDS-TIMING-PB" Name="lab4_design_dlmb_bram_if_cntlr_5_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="lab4_design_dlmb_bram_if_cntlr_5_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="lab4_design_dlmb_bram_if_cntlr_5.dcp"/>
  <File Type="RDS-UTIL-PB" Name="lab4_design_dlmb_bram_if_cntlr_5_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="lab4_design_dlmb_bram_if_cntlr_5_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="lab4_design_dlmb_bram_if_cntlr_5_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="lab4_design_dlmb_bram_if_cntlr_5.vds"/>
  <File Type="REPORTS-TCL" Name="lab4_design_dlmb_bram_if_cntlr_5_reports.tcl"/>
  <File Type="PA-TCL" Name="lab4_design_dlmb_bram_if_cntlr_5.tcl"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/lab4_design_dlmb_bram_if_cntlr_5">
    <File Path="$PSRCDIR/sources_1/bd/lab4_design/ip/lab4_design_dlmb_bram_if_cntlr_5/lab4_design_dlmb_bram_if_cntlr_5.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../lab/lab_04/code/lab_04_microblaze/lab_04_microblaze.srcs/sources_1/bd/lab4_design/ip/lab4_design_dlmb_bram_if_cntlr_5/lab4_design_dlmb_bram_if_cntlr_5.xci"/>
        <Attr Name="ImportTime" Val="1585976302"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="ProcessingOrder" Val="EARLY"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="lab4_design_dlmb_bram_if_cntlr_5"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/lab4_design_dlmb_bram_if_cntlr_5">
    <File Path="$PSRCDIR/sources_1/bd/lab4_design/ip/lab4_design_dlmb_bram_if_cntlr_5/lab4_design_dlmb_bram_if_cntlr_5.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../lab/lab_04/code/lab_04_microblaze/lab_04_microblaze.srcs/sources_1/bd/lab4_design/ip/lab4_design_dlmb_bram_if_cntlr_5/lab4_design_dlmb_bram_if_cntlr_5.xci"/>
        <Attr Name="ImportTime" Val="1585976302"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="ProcessingOrder" Val="EARLY"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="lab4_design_dlmb_bram_if_cntlr_5"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
