{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433336372089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433336372090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  3 09:59:31 2015 " "Processing started: Wed Jun  3 09:59:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433336372090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433336372090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433336372090 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip " "Tcl Script File ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip " "set_global_assignment -name QIP_FILE ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1433336372180 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1433336372180 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1433336372419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AP9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file AP9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AP9 " "Found entity 1: AP9" {  } { { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336385119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385509 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336385509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TEXT_DRAWER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TEXT_DRAWER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEXT_DRAWER-main " "Found design unit 1: TEXT_DRAWER-main" {  } { { "TEXT_DRAWER.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/TEXT_DRAWER.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385510 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEXT_DRAWER " "Found entity 1: TEXT_DRAWER" {  } { { "TEXT_DRAWER.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/TEXT_DRAWER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336385510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_MOD.bdf 1 1 " "Found 1 design units, including 1 entities, in source file VGA_MOD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MOD " "Found entity 1: VGA_MOD" {  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336385511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-main " "Found design unit 1: VGA_SYNC-main" {  } { { "vga_sync.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385512 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336385512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KB_ASCII.vhd 2 1 " "Found 2 design units, including 1 entities, in source file KB_ASCII.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KB_ASCII-main " "Found design unit 1: KB_ASCII-main" {  } { { "KB_ASCII.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/KB_ASCII.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385513 ""} { "Info" "ISGN_ENTITY_NAME" "1 KB_ASCII " "Found entity 1: KB_ASCII" {  } { { "KB_ASCII.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/KB_ASCII.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336385513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_2_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_2_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_2_7seg-main " "Found design unit 1: hex_2_7seg-main" {  } { { "hex_2_7seg.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/hex_2_7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385514 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_2_7seg " "Found entity 1: hex_2_7seg" {  } { { "hex_2_7seg.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/hex_2_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336385514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_MOD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LCD_MOD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_MOD-main " "Found design unit 1: LCD_MOD-main" {  } { { "LCD_MOD.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/LCD_MOD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385515 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_MOD " "Found entity 1: LCD_MOD" {  } { { "LCD_MOD.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/LCD_MOD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336385515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASCII_CONV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ASCII_CONV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASCII_CONV-main " "Found design unit 1: ASCII_CONV-main" {  } { { "ASCII_CONV.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/ASCII_CONV.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385516 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASCII_CONV " "Found entity 1: ASCII_CONV" {  } { { "ASCII_CONV.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/ASCII_CONV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336385516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385517 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336385517 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "AP9_cpu.vhd " "Can't analyze file -- file AP9_cpu.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1433336385518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "POS_CONV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file POS_CONV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 POS_CONV-main " "Found design unit 1: POS_CONV-main" {  } { { "POS_CONV.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385518 ""} { "Info" "ISGN_ENTITY_NAME" "1 POS_CONV " "Found entity 1: POS_CONV" {  } { { "POS_CONV.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336385518 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/testeBreak.vhd " "Can't analyze file -- file ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/testeBreak.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1433336385520 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testeBreak.vhd " "Can't analyze file -- file testeBreak.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1433336385520 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testeBreak2.vhd " "Can't analyze file -- file testeBreak2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1433336385520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testeabc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testeabc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testeabc-ab " "Found design unit 1: testeabc-ab" {  } { { "testeabc.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/testeabc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385521 ""} { "Info" "ISGN_ENTITY_NAME" "1 testeabc " "Found entity 1: testeabc" {  } { { "testeabc.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/testeabc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336385521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AP9 " "Elaborating entity \"AP9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1433336385604 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "LEDR\[16..0\] " "Not all bits in bus \"LEDR\[16..0\]\" are used" {  } { { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 216 24 200 232 "LEDR\[0\]" "" } { 448 544 720 464 "LEDR\[1\]" "" } { 72 424 600 88 "LEDR\[2\]" "" } { 72 -192 -16 88 "LEDR\[16\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1433336385606 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 432 -424 -256 448 "SW\[3\]" "" } { 464 -424 -256 480 "SW\[4\]" "" } { 528 -424 -256 544 "SW\[6\]" "" } { 368 -424 -256 384 "SW\[1\]" "" } { 400 -424 -256 416 "SW\[2\]" "" } { 336 -424 -256 352 "SW\[0\]" "" } { 496 -424 -256 512 "SW\[5\]" "" } { 560 -424 -256 576 "SW\[7\]" "" } { 96 -432 -264 112 "SW\[16\]" "" } { -16 -456 -288 0 "SW\[17\]" "" } { 968 -216 -48 984 "SW\[14\]" "" } { 928 -216 -48 944 "SW\[13\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1433336385606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_MOD VGA_MOD:inst " "Elaborating entity \"VGA_MOD\" for hierarchy \"VGA_MOD:inst\"" {  } { { "AP9.bdf" "inst" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { -136 1240 1448 24 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385607 ""}
{ "Warning" "WSGN_SEARCH_FILE" "VIDEO_FILTER.bdf 1 1 " "Using design file VIDEO_FILTER.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_FILTER " "Found entity 1: VIDEO_FILTER" {  } { { "VIDEO_FILTER.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VIDEO_FILTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385611 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336385611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_FILTER VGA_MOD:inst\|VIDEO_FILTER:inst8 " "Elaborating entity \"VIDEO_FILTER\" for hierarchy \"VGA_MOD:inst\|VIDEO_FILTER:inst8\"" {  } { { "VGA_MOD.bdf" "inst8" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 144 1592 1688 304 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385612 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.vhd 2 1 " "Using design file lpm_dff0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff0-SYN " "Found design unit 1: lpm_dff0-SYN" {  } { { "lpm_dff0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385615 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Found entity 1: lpm_dff0" {  } { { "lpm_dff0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385615 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336385615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1 " "Elaborating entity \"lpm_dff0\" for hierarchy \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\"" {  } { { "VIDEO_FILTER.bdf" "inst1" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VIDEO_FILTER.bdf" { { 240 480 624 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.vhd" "lpm_ff_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336385627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385628 ""}  } { { "lpm_dff0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336385628 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff2.vhd 2 1 " "Using design file lpm_dff2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff2-SYN " "Found design unit 1: lpm_dff2-SYN" {  } { { "lpm_dff2.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385633 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff2 " "Found entity 1: lpm_dff2" {  } { { "lpm_dff2.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385633 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336385633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff2 VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4 " "Elaborating entity \"lpm_dff2\" for hierarchy \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\"" {  } { { "VIDEO_FILTER.bdf" "inst4" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VIDEO_FILTER.bdf" { { 480 480 624 560 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.vhd" "lpm_ff_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336385635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385635 ""}  } { { "lpm_dff2.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336385635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_MOD:inst\|VGA_SYNC:inst " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_MOD:inst\|VGA_SYNC:inst\"" {  } { { "VGA_MOD.bdf" "inst" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 16 1400 1560 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385639 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hcnt vga_sync.vhd(73) " "VHDL Process Statement warning at vga_sync.vhd(73): signal \"Hcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sync.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433336385640 "|AP9|VGA_MOD:inst|VGA_SYNC:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vcnt vga_sync.vhd(73) " "VHDL Process Statement warning at vga_sync.vhd(73): signal \"Vcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sync.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433336385640 "|AP9|VGA_MOD:inst|VGA_SYNC:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "color_bridge.vhd 2 1 " "Using design file color_bridge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COLOR_BRIDGE-main " "Found design unit 1: COLOR_BRIDGE-main" {  } { { "color_bridge.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/color_bridge.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385642 ""} { "Info" "ISGN_ENTITY_NAME" "1 COLOR_BRIDGE " "Found entity 1: COLOR_BRIDGE" {  } { { "color_bridge.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/color_bridge.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385642 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336385642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COLOR_BRIDGE VGA_MOD:inst\|COLOR_BRIDGE:inst1 " "Elaborating entity \"COLOR_BRIDGE\" for hierarchy \"VGA_MOD:inst\|COLOR_BRIDGE:inst1\"" {  } { { "VGA_MOD.bdf" "inst1" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 176 1408 1560 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX VGA_MOD:inst\|BUSMUX:inst13 " "Elaborating entity \"BUSMUX\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst13\"" {  } { { "VGA_MOD.bdf" "inst13" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|BUSMUX:inst13 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst13\"" {  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336385648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|BUSMUX:inst13 " "Instantiated megafunction \"VGA_MOD:inst\|BUSMUX:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385649 ""}  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336385649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385662 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000 VGA_MOD:inst\|BUSMUX:inst13 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000\", which is child of megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst13\"" {  } { { "busmux.tdf" "" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_arc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336385704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385704 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq0.vhd 2 1 " "Using design file lpm_ram_dq0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-SYN " "Found design unit 1: lpm_ram_dq0-SYN" {  } { { "lpm_ram_dq0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385709 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385709 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336385709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 VGA_MOD:inst\|lpm_ram_dq0:inst3 " "Elaborating entity \"lpm_ram_dq0\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\"" {  } { { "VGA_MOD.bdf" "inst3" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 168 1088 1248 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "altsyncram_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336385744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file video_mem1.mif " "Parameter \"init_file\" = \"video_mem1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385746 ""}  } { { "lpm_ram_dq0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336385746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8rc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8rc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8rc1 " "Found entity 1: altsyncram_8rc1" {  } { { "db/altsyncram_8rc1.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_8rc1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336385793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8rc1 VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated " "Elaborating entity \"altsyncram_8rc1\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336385838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_8rc1.tdf" "decode3" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_8rc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336385879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_8rc1.tdf" "rden_decode" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_8rc1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7nb " "Found entity 1: mux_7nb" {  } { { "db/mux_7nb.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_7nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336385921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7nb VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|mux_7nb:mux2 " "Elaborating entity \"mux_7nb\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|mux_7nb:mux2\"" {  } { { "db/altsyncram_8rc1.tdf" "mux2" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_8rc1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385922 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DEMUX.bdf 1 1 " "Using design file DEMUX.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX " "Found entity 1: DEMUX" {  } { { "DEMUX.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/DEMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385928 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336385928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX VGA_MOD:inst\|DEMUX:inst18 " "Elaborating entity \"DEMUX\" for hierarchy \"VGA_MOD:inst\|DEMUX:inst18\"" {  } { { "VGA_MOD.bdf" "inst18" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 232 936 1048 328 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385928 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fifo0.vhd 2 1 " "Using design file fifo0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo0-SYN " "Found design unit 1: fifo0-SYN" {  } { { "fifo0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385931 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Found entity 1: fifo0" {  } { { "fifo0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336385931 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336385931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo0 VGA_MOD:inst\|fifo0:inst7 " "Elaborating entity \"fifo0\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\"" {  } { { "VGA_MOD.bdf" "inst7" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 272 456 616 408 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\"" {  } { { "fifo0.vhd" "scfifo_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\"" {  } { { "fifo0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336385969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component " "Instantiated megafunction \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336385970 ""}  } { { "fifo0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336385970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_it21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_it21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_it21 " "Found entity 1: scfifo_it21" {  } { { "db/scfifo_it21.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/scfifo_it21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336386010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_it21 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated " "Elaborating entity \"scfifo_it21\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_p331.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_p331.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_p331 " "Found entity 1: a_dpfifo_p331" {  } { { "db/a_dpfifo_p331.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336386016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_p331 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo " "Elaborating entity \"a_dpfifo_p331\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\"" {  } { { "db/scfifo_it21.tdf" "dpfifo" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/scfifo_it21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_58e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_58e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_58e1 " "Found entity 1: altsyncram_58e1" {  } { { "db/altsyncram_58e1.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_58e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336386063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_58e1 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|altsyncram_58e1:FIFOram " "Elaborating entity \"altsyncram_58e1\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|altsyncram_58e1:FIFOram\"" {  } { { "db/a_dpfifo_p331.tdf" "FIFOram" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0u8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0u8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0u8 " "Found entity 1: cmpr_0u8" {  } { { "db/cmpr_0u8.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/cmpr_0u8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336386105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0u8 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cmpr_0u8:almost_full_comparer " "Elaborating entity \"cmpr_0u8\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cmpr_0u8:almost_full_comparer\"" {  } { { "db/a_dpfifo_p331.tdf" "almost_full_comparer" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0u8 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cmpr_0u8:three_comparison " "Elaborating entity \"cmpr_0u8\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cmpr_0u8:three_comparison\"" {  } { { "db/a_dpfifo_p331.tdf" "three_comparison" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dpb " "Found entity 1: cntr_dpb" {  } { { "db/cntr_dpb.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/cntr_dpb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336386148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dpb VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_dpb:rd_ptr_msb " "Elaborating entity \"cntr_dpb\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_dpb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_p331.tdf" "rd_ptr_msb" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qp7 " "Found entity 1: cntr_qp7" {  } { { "db/cntr_qp7.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/cntr_qp7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336386190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qp7 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_qp7:usedw_counter " "Elaborating entity \"cntr_qp7\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_qp7:usedw_counter\"" {  } { { "db/a_dpfifo_p331.tdf" "usedw_counter" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epb " "Found entity 1: cntr_epb" {  } { { "db/cntr_epb.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/cntr_epb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336386233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_epb VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_epb:wr_ptr " "Elaborating entity \"cntr_epb\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_epb:wr_ptr\"" {  } { { "db/a_dpfifo_p331.tdf" "wr_ptr" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX VGA_MOD:inst\|BUSMUX:inst15 " "Elaborating entity \"BUSMUX\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst15\"" {  } { { "VGA_MOD.bdf" "inst15" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|BUSMUX:inst15 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst15\"" {  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336386237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|BUSMUX:inst15 " "Instantiated megafunction \"VGA_MOD:inst\|BUSMUX:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386237 ""}  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336386237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386238 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000 VGA_MOD:inst\|BUSMUX:inst15 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000\", which is child of megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst15\"" {  } { { "busmux.tdf" "" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336386278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386279 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq1.vhd 2 1 " "Using design file lpm_ram_dq1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq1-SYN " "Found design unit 1: lpm_ram_dq1-SYN" {  } { { "lpm_ram_dq1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386283 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq1 " "Found entity 1: lpm_ram_dq1" {  } { { "lpm_ram_dq1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386283 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336386283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq1 VGA_MOD:inst\|lpm_ram_dq1:inst2 " "Elaborating entity \"lpm_ram_dq1\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\"" {  } { { "VGA_MOD.bdf" "inst2" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 280 1088 1248 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq1.vhd" "altsyncram_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336386288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file video_mem2.mif " "Parameter \"init_file\" = \"video_mem2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386289 ""}  } { { "lpm_ram_dq1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336386289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4rc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4rc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4rc1 " "Found entity 1: altsyncram_4rc1" {  } { { "db/altsyncram_4rc1.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_4rc1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336386334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4rc1 VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated " "Elaborating entity \"altsyncram_4rc1\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336386374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_4rc1.tdf" "decode3" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_4rc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336386414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_4rc1.tdf" "rden_decode" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_4rc1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmb " "Found entity 1: mux_vmb" {  } { { "db/mux_vmb.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_vmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336386454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vmb VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|mux_vmb:mux2 " "Elaborating entity \"mux_vmb\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|mux_vmb:mux2\"" {  } { { "db/altsyncram_4rc1.tdf" "mux2" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_4rc1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX VGA_MOD:inst\|BUSMUX:inst14 " "Elaborating entity \"BUSMUX\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst14\"" {  } { { "VGA_MOD.bdf" "inst14" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|BUSMUX:inst14 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst14\"" {  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336386458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|BUSMUX:inst14 " "Instantiated megafunction \"VGA_MOD:inst\|BUSMUX:inst14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386458 ""}  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336386458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386459 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000 VGA_MOD:inst\|BUSMUX:inst14 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000\", which is child of megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst14\"" {  } { { "busmux.tdf" "" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336386498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386499 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff1.vhd 2 1 " "Using design file lpm_dff1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff1-SYN " "Found design unit 1: lpm_dff1-SYN" {  } { { "lpm_dff1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386503 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff1 " "Found entity 1: lpm_dff1" {  } { { "lpm_dff1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386503 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336386503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff1 lpm_dff1:inst1 " "Elaborating entity \"lpm_dff1\" for hierarchy \"lpm_dff1:inst1\"" {  } { { "AP9.bdf" "inst1" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { -176 -64 80 -112 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff1:inst1\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff1:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.vhd" "lpm_ff_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff1:inst1\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"lpm_dff1:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336386507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff1:inst1\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"lpm_dff1:inst1\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype TFF " "Parameter \"lpm_fftype\" = \"TFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386508 ""}  } { { "lpm_dff1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336386508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEXT_DRAWER TEXT_DRAWER:inst2 " "Elaborating entity \"TEXT_DRAWER\" for hierarchy \"TEXT_DRAWER:inst2\"" {  } { { "AP9.bdf" "inst2" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { -192 520 752 -16 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386509 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.vhd 2 1 " "Using design file cpu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-main " "Found design unit 1: cpu-main" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386515 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386515 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336386515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst16 " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst16\"" {  } { { "AP9.bdf" "inst16" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 168 456 688 392 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386520 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FR cpu.vhd(747) " "VHDL Process Statement warning at cpu.vhd(747): signal \"FR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 747 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433336386545 "|AP9|cpu:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FR cpu.vhd(756) " "VHDL Process Statement warning at cpu.vhd(756): signal \"FR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 756 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433336386545 "|AP9|cpu:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FR cpu.vhd(757) " "VHDL Process Statement warning at cpu.vhd(757): signal \"FR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 757 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433336386546 "|AP9|cpu:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result cpu.vhd(834) " "VHDL Process Statement warning at cpu.vhd(834): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 834 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433336386549 "|AP9|cpu:inst16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result cpu.vhd(736) " "VHDL Process Statement warning at cpu.vhd(736): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1433336386551 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] cpu.vhd(736) " "Inferred latch for \"result\[0\]\" at cpu.vhd(736)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433336386600 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] cpu.vhd(736) " "Inferred latch for \"result\[1\]\" at cpu.vhd(736)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433336386600 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] cpu.vhd(736) " "Inferred latch for \"result\[2\]\" at cpu.vhd(736)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433336386600 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] cpu.vhd(736) " "Inferred latch for \"result\[3\]\" at cpu.vhd(736)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433336386600 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] cpu.vhd(736) " "Inferred latch for \"result\[4\]\" at cpu.vhd(736)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433336386600 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] cpu.vhd(736) " "Inferred latch for \"result\[5\]\" at cpu.vhd(736)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433336386600 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] cpu.vhd(736) " "Inferred latch for \"result\[6\]\" at cpu.vhd(736)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433336386601 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] cpu.vhd(736) " "Inferred latch for \"result\[7\]\" at cpu.vhd(736)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433336386601 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] cpu.vhd(736) " "Inferred latch for \"result\[8\]\" at cpu.vhd(736)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433336386601 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] cpu.vhd(736) " "Inferred latch for \"result\[9\]\" at cpu.vhd(736)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433336386601 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] cpu.vhd(736) " "Inferred latch for \"result\[10\]\" at cpu.vhd(736)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433336386601 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] cpu.vhd(736) " "Inferred latch for \"result\[11\]\" at cpu.vhd(736)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433336386601 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] cpu.vhd(736) " "Inferred latch for \"result\[12\]\" at cpu.vhd(736)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433336386601 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] cpu.vhd(736) " "Inferred latch for \"result\[13\]\" at cpu.vhd(736)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433336386601 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] cpu.vhd(736) " "Inferred latch for \"result\[14\]\" at cpu.vhd(736)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433336386601 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] cpu.vhd(736) " "Inferred latch for \"result\[15\]\" at cpu.vhd(736)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433336386601 "|AP9|cpu:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testeabc testeabc:inst18 " "Elaborating entity \"testeabc\" for hierarchy \"testeabc:inst18\"" {  } { { "AP9.bdf" "inst18" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 168 -344 -160 296 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386760 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SeletorClock.v 1 1 " "Using design file SeletorClock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SeletorClock " "Found entity 1: SeletorClock" {  } { { "SeletorClock.v" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/SeletorClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386765 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336386765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SeletorClock SeletorClock:inst20 " "Elaborating entity \"SeletorClock\" for hierarchy \"SeletorClock:inst20\"" {  } { { "AP9.bdf" "inst20" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 280 0 216 632 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386766 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.vhd 2 1 " "Using design file clk_div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386770 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386770 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336386770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst25 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst25\"" {  } { { "AP9.bdf" "inst25" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { -400 168 384 -176 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386771 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.vhd 2 1 " "Using design file debounce.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-a " "Found design unit 1: debounce-a" {  } { { "debounce.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/debounce.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386775 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386775 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336386775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst23 " "Elaborating entity \"debounce\" for hierarchy \"debounce:inst23\"" {  } { { "AP9.bdf" "inst23" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { -40 -168 48 56 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386775 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec_keyboard.vhd 2 1 " "Using design file dec_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_keyboard-a " "Found design unit 1: dec_keyboard-a" {  } { { "dec_keyboard.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/dec_keyboard.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386779 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_keyboard " "Found entity 1: dec_keyboard" {  } { { "dec_keyboard.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/dec_keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386779 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336386779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_keyboard dec_keyboard:inst11 " "Elaborating entity \"dec_keyboard\" for hierarchy \"dec_keyboard:inst11\"" {  } { { "AP9.bdf" "inst11" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 672 152 408 768 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386780 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keyboard.vhd 2 1 " "Using design file keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "keyboard.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/keyboard.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386784 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386784 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336386784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:inst14 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:inst14\"" {  } { { "AP9.bdf" "inst14" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 632 -240 16 760 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst6 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst6\"" {  } { { "AP9.bdf" "inst6" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 232 896 1064 360 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst6\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst6\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336386797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpuram.mif " "Parameter \"init_file\" = \"cpuram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386798 ""}  } { { "RAM.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336386798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_thc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_thc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_thc1 " "Found entity 1: altsyncram_thc1" {  } { { "db/altsyncram_thc1.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_thc1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336386857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_thc1 RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_thc1:auto_generated " "Elaborating entity \"altsyncram_thc1\" for hierarchy \"RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_thc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336386898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_thc1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_thc1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_thc1.tdf" "decode3" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_thc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336386939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_thc1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_thc1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_thc1.tdf" "rden_decode" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_thc1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_lob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336386983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336386983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lob RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_thc1:auto_generated\|mux_lob:mux2 " "Elaborating entity \"mux_lob\" for hierarchy \"RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_thc1:auto_generated\|mux_lob:mux2\"" {  } { { "db/altsyncram_thc1.tdf" "mux2" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_thc1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASCII_CONV ASCII_CONV:inst4 " "Elaborating entity \"ASCII_CONV\" for hierarchy \"ASCII_CONV:inst4\"" {  } { { "AP9.bdf" "inst4" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 488 920 1072 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst3 " "Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst3\"" {  } { { "AP9.bdf" "inst3" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 16 832 1000 96 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336386996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom0:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom0:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "altsyncram_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336387000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lpm_rom0:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336387000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"lpm_rom0:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336387001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336387001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file charmap.mif " "Parameter \"init_file\" = \"charmap.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336387001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336387001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336387001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336387001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336387001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336387001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336387001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336387001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336387001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336387001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336387001 ""}  } { { "lpm_rom0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336387001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nd71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nd71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nd71 " "Found entity 1: altsyncram_nd71" {  } { { "db/altsyncram_nd71.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_nd71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336387046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336387046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nd71 lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_nd71:auto_generated " "Elaborating entity \"altsyncram_nd71\" for hierarchy \"lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_nd71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336387046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POS_CONV POS_CONV:inst13 " "Elaborating entity \"POS_CONV\" for hierarchy \"POS_CONV:inst13\"" {  } { { "AP9.bdf" "inst13" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 400 920 1072 464 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336387049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_MOD LCD_MOD:inst12 " "Elaborating entity \"LCD_MOD\" for hierarchy \"LCD_MOD:inst12\"" {  } { { "AP9.bdf" "inst12" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 48 1224 1448 176 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336387050 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "inst9~0 " "Found clock multiplexer inst9~0" {  } { { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 0 280 344 48 "inst9" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1433336388759 "|AP9|inst9~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1433336388759 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cpu:inst16\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cpu:inst16\|Mod0\"" {  } { { "cpu.vhd" "Mod0" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 793 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336392133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cpu:inst16\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cpu:inst16\|Div0\"" {  } { { "cpu.vhd" "Div0" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 785 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336392133 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:inst16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:inst16\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "/home/roberto/altera/15.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336392133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "POS_CONV:inst13\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"POS_CONV:inst13\|Mod0\"" {  } { { "POS_CONV.vhd" "Mod0" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336392133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "POS_CONV:inst13\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"POS_CONV:inst13\|Div0\"" {  } { { "POS_CONV.vhd" "Div0" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336392133 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1433336392133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst16\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"cpu:inst16\|lpm_divide:Mod0\"" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 793 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336392156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst16\|lpm_divide:Mod0 " "Instantiated megafunction \"cpu:inst16\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392157 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 793 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336392157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/lpm_divide_ocm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336392197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336392197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336392201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336392201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336392224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336392224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336392270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336392270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336392315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336392315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst16\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"cpu:inst16\|lpm_divide:Div0\"" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 785 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336392321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst16\|lpm_divide:Div0 " "Instantiated megafunction \"cpu:inst16\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392321 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 785 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336392321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/lpm_divide_lkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336392362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336392362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst16\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu:inst16\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/roberto/altera/15.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336392381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst16\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu:inst16\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392382 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/roberto/altera/15.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336392382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336392424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336392424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "POS_CONV:inst13\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"POS_CONV:inst13\|lpm_divide:Mod0\"" {  } { { "POS_CONV.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336392430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "POS_CONV:inst13\|lpm_divide:Mod0 " "Instantiated megafunction \"POS_CONV:inst13\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392430 ""}  } { { "POS_CONV.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336392430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ecm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ecm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ecm " "Found entity 1: lpm_divide_ecm" {  } { { "db/lpm_divide_ecm.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/lpm_divide_ecm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336392470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336392470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/sign_div_unsign_3nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336392475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336392475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q9f " "Found entity 1: alt_u_div_q9f" {  } { { "db/alt_u_div_q9f.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/alt_u_div_q9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336392487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336392487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "POS_CONV:inst13\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"POS_CONV:inst13\|lpm_divide:Div0\"" {  } { { "POS_CONV.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336392497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "POS_CONV:inst13\|lpm_divide:Div0 " "Instantiated megafunction \"POS_CONV:inst13\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336392497 ""}  } { { "POS_CONV.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336392497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336392539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336392539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336392543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336392543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336392554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336392554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[14\] " "Latch cpu:inst16\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433336393576 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433336393576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[13\] " "Latch cpu:inst16\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433336393577 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433336393577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[10\] " "Latch cpu:inst16\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433336393577 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433336393577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[0\] " "Latch cpu:inst16\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433336393577 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433336393577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[1\] " "Latch cpu:inst16\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433336393577 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433336393577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[2\] " "Latch cpu:inst16\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433336393578 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433336393578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[3\] " "Latch cpu:inst16\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433336393578 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433336393578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[4\] " "Latch cpu:inst16\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433336393578 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433336393578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[5\] " "Latch cpu:inst16\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433336393578 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433336393578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[6\] " "Latch cpu:inst16\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433336393579 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433336393579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[7\] " "Latch cpu:inst16\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433336393579 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433336393579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[8\] " "Latch cpu:inst16\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433336393579 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433336393579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[9\] " "Latch cpu:inst16\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433336393579 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433336393579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[11\] " "Latch cpu:inst16\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433336393580 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433336393580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[12\] " "Latch cpu:inst16\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433336393580 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433336393580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[15\] " "Latch cpu:inst16\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433336393580 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433336393580 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LCD_MOD.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/LCD_MOD.vhd" 36 -1 0 } } { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 232 -1 0 } } { "TEXT_DRAWER.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/TEXT_DRAWER.vhd" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1433336393598 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1433336393598 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { -112 1448 1624 -96 "VGA_BLANK_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433336403213 "|AP9|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 104 1448 1624 120 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433336403213 "|AP9|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 232 1448 1624 248 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433336403213 "|AP9|LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1433336403213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1433336408311 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336408311 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4083 " "Implemented 4083 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1433336408649 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1433336408649 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3879 " "Implemented 3879 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1433336408649 ""} { "Info" "ICUT_CUT_TM_RAMS" "133 " "Implemented 133 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1433336408649 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1433336408649 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1433336408649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1124 " "Peak virtual memory: 1124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433336408682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  3 10:00:08 2015 " "Processing ended: Wed Jun  3 10:00:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433336408682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433336408682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433336408682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433336408682 ""}
