Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jan 23 17:09:38 2025
| Host         : LAPTOP-SBGOCP7B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pynqz2_dpu_wrapper_timing_summary_routed.rpt -pb pynqz2_dpu_wrapper_timing_summary_routed.pb -rpx pynqz2_dpu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pynqz2_dpu_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.033       -0.042                      2               129205        0.045        0.000                      0               129205        1.167        0.000                       0                 66640  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
clk_fpga_0                             {0.000 5.000}        10.000          100.000         
pynqz2_dpu_i/clk_wiz_0/inst/clk_in1    {0.000 5.000}        10.000          100.000         
  clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {0.000 3.333}        6.667           150.000         
  clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {0.000 1.667}        3.333           300.000         
  clkfbout_pynqz2_dpu_clk_wiz_0_0      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                   2.113        0.000                      0                 1962        0.121        0.000                      0                 1962        4.020        0.000                       0                   940  
pynqz2_dpu_i/clk_wiz_0/inst/clk_in1                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out_150M_pynqz2_dpu_clk_wiz_0_0        0.080        0.000                      0                79096        0.051        0.000                      0                79096        2.083        0.000                       0                 40815  
  clk_out_300M_pynqz2_dpu_clk_wiz_0_0       -0.033       -0.042                      2                42385        0.051        0.000                      0                42385        1.167        0.000                       0                 24881  
  clkfbout_pynqz2_dpu_clk_wiz_0_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_300M_pynqz2_dpu_clk_wiz_0_0  clk_out_150M_pynqz2_dpu_clk_wiz_0_0        0.140        0.000                      0                 3936        0.051        0.000                      0                 3936  
clk_out_150M_pynqz2_dpu_clk_wiz_0_0  clk_out_300M_pynqz2_dpu_clk_wiz_0_0        0.424        0.000                      0                 1827        0.045        0.000                      0                 1827  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 1.136ns (15.208%)  route 6.334ns (84.792%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.695     2.989    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y93         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/Q
                         net (fo=41, routed)          2.823     6.290    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[9]
    SLICE_X34Y110        LUT3 (Prop_lut3_I2_O)        0.327     6.617 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3/O
                         net (fo=20, routed)          1.381     7.998    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3_n_0
    SLICE_X35Y107        LUT6 (Prop_lut6_I2_O)        0.331     8.329 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_02150fbe[27]_i_1/O
                         net (fo=28, routed)          2.130    10.459    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[27]_0[0]
    SLICE_X28Y89         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.523    12.702    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X28Y89         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[0]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X28Y89         FDRE (Setup_fdre_C_CE)      -0.205    12.572    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[0]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 1.136ns (15.208%)  route 6.334ns (84.792%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.695     2.989    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y93         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/Q
                         net (fo=41, routed)          2.823     6.290    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[9]
    SLICE_X34Y110        LUT3 (Prop_lut3_I2_O)        0.327     6.617 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3/O
                         net (fo=20, routed)          1.381     7.998    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3_n_0
    SLICE_X35Y107        LUT6 (Prop_lut6_I2_O)        0.331     8.329 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_02150fbe[27]_i_1/O
                         net (fo=28, routed)          2.130    10.459    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[27]_0[0]
    SLICE_X28Y89         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.523    12.702    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X28Y89         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[16]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X28Y89         FDRE (Setup_fdre_C_CE)      -0.205    12.572    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[16]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 1.136ns (15.208%)  route 6.334ns (84.792%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.695     2.989    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y93         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/Q
                         net (fo=41, routed)          2.823     6.290    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[9]
    SLICE_X34Y110        LUT3 (Prop_lut3_I2_O)        0.327     6.617 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3/O
                         net (fo=20, routed)          1.381     7.998    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3_n_0
    SLICE_X35Y107        LUT6 (Prop_lut6_I2_O)        0.331     8.329 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_02150fbe[27]_i_1/O
                         net (fo=28, routed)          2.130    10.459    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[27]_0[0]
    SLICE_X28Y89         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.523    12.702    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X28Y89         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[1]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X28Y89         FDRE (Setup_fdre_C_CE)      -0.205    12.572    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[1]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 1.136ns (15.208%)  route 6.334ns (84.792%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.695     2.989    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y93         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/Q
                         net (fo=41, routed)          2.823     6.290    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[9]
    SLICE_X34Y110        LUT3 (Prop_lut3_I2_O)        0.327     6.617 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3/O
                         net (fo=20, routed)          1.381     7.998    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3_n_0
    SLICE_X35Y107        LUT6 (Prop_lut6_I2_O)        0.331     8.329 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_02150fbe[27]_i_1/O
                         net (fo=28, routed)          2.130    10.459    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[27]_0[0]
    SLICE_X28Y89         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.523    12.702    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X28Y89         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[3]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X28Y89         FDRE (Setup_fdre_C_CE)      -0.205    12.572    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[3]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 1.136ns (15.369%)  route 6.256ns (84.631%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.695     2.989    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y93         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/Q
                         net (fo=41, routed)          2.823     6.290    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[9]
    SLICE_X34Y110        LUT3 (Prop_lut3_I2_O)        0.327     6.617 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3/O
                         net (fo=20, routed)          1.512     8.129    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I2_O)        0.331     8.460 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3dcba396[31]_i_1/O
                         net (fo=32, routed)          1.921    10.381    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[31]_0[0]
    SLICE_X37Y95         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.479    12.658    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X37Y95         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[0]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205    12.528    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[0]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -10.381    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 1.136ns (15.369%)  route 6.256ns (84.631%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.695     2.989    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y93         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/Q
                         net (fo=41, routed)          2.823     6.290    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[9]
    SLICE_X34Y110        LUT3 (Prop_lut3_I2_O)        0.327     6.617 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3/O
                         net (fo=20, routed)          1.512     8.129    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I2_O)        0.331     8.460 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3dcba396[31]_i_1/O
                         net (fo=32, routed)          1.921    10.381    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[31]_0[0]
    SLICE_X37Y95         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.479    12.658    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X37Y95         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[16]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205    12.528    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[16]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -10.381    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 1.136ns (15.369%)  route 6.256ns (84.631%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.695     2.989    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y93         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/Q
                         net (fo=41, routed)          2.823     6.290    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[9]
    SLICE_X34Y110        LUT3 (Prop_lut3_I2_O)        0.327     6.617 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3/O
                         net (fo=20, routed)          1.512     8.129    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I2_O)        0.331     8.460 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3dcba396[31]_i_1/O
                         net (fo=32, routed)          1.921    10.381    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[31]_0[0]
    SLICE_X37Y95         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.479    12.658    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X37Y95         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[17]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205    12.528    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[17]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -10.381    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 1.136ns (15.369%)  route 6.256ns (84.631%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.695     2.989    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y93         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/Q
                         net (fo=41, routed)          2.823     6.290    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[9]
    SLICE_X34Y110        LUT3 (Prop_lut3_I2_O)        0.327     6.617 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3/O
                         net (fo=20, routed)          1.512     8.129    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I2_O)        0.331     8.460 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3dcba396[31]_i_1/O
                         net (fo=32, routed)          1.921    10.381    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[31]_0[0]
    SLICE_X37Y95         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.479    12.658    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X37Y95         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[1]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205    12.528    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[1]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -10.381    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 1.136ns (15.369%)  route 6.256ns (84.631%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.695     2.989    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y93         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/Q
                         net (fo=41, routed)          2.823     6.290    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[9]
    SLICE_X34Y110        LUT3 (Prop_lut3_I2_O)        0.327     6.617 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3/O
                         net (fo=20, routed)          1.512     8.129    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I2_O)        0.331     8.460 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3dcba396[31]_i_1/O
                         net (fo=32, routed)          1.921    10.381    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[31]_0[0]
    SLICE_X37Y95         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.479    12.658    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X37Y95         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[3]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205    12.528    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[3]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -10.381    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_fb716423_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.431ns  (logic 1.136ns (15.287%)  route 6.295ns (84.713%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.695     2.989    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y93         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/Q
                         net (fo=41, routed)          2.823     6.290    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[9]
    SLICE_X34Y110        LUT3 (Prop_lut3_I2_O)        0.327     6.617 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3/O
                         net (fo=20, routed)          1.417     8.034    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3_n_0
    SLICE_X33Y117        LUT6 (Prop_lut6_I2_O)        0.331     8.365 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_fb716423[31]_i_1/O
                         net (fo=32, routed)          2.055    10.420    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_fb716423_reg[31]_0[0]
    SLICE_X27Y95         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_fb716423_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.521    12.700    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y95         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_fb716423_reg[11]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X27Y95         FDRE (Setup_fdre_C_CE)      -0.205    12.605    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_fb716423_reg[11]
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  2.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_2d02b1a6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_cdc7cfd1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.653     0.989    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y110        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_2d02b1a6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y110        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_2d02b1a6_reg/Q
                         net (fo=1, routed)           0.056     1.186    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_2d02b1a6
    SLICE_X27Y110        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_cdc7cfd1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.927     1.293    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y110        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_cdc7cfd1_reg/C
                         clock pessimism             -0.304     0.989    
    SLICE_X27Y110        FDRE (Hold_fdre_C_D)         0.076     1.065    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_cdc7cfd1_reg
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_0bdd2060_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_f91cca3b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.653     0.989    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y110        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_0bdd2060_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y110        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_0bdd2060_reg/Q
                         net (fo=1, routed)           0.056     1.186    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_0bdd2060
    SLICE_X27Y110        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_f91cca3b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.927     1.293    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y110        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_f91cca3b_reg/C
                         clock pessimism             -0.304     0.989    
    SLICE_X27Y110        FDRE (Hold_fdre_C_D)         0.075     1.064    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_f91cca3b_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.659     0.995    pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.059     1.195    pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X28Y148        FDRE                                         r  pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.931     1.297    pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.995    
    SLICE_X28Y148        FDRE (Hold_fdre_C_D)         0.076     1.071    pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_182904ee_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_5650b994_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.653     0.989    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y110        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_182904ee_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y110        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_182904ee_reg/Q
                         net (fo=1, routed)           0.056     1.186    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_182904ee
    SLICE_X27Y110        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_5650b994_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.927     1.293    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y110        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_5650b994_reg/C
                         clock pessimism             -0.304     0.989    
    SLICE_X27Y110        FDRE (Hold_fdre_C_D)         0.071     1.060    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_5650b994_reg
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_cb174f19_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (40.000%)  route 0.212ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.658     0.994    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X31Y103        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_cb174f19_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_cb174f19_reg[11]/Q
                         net (fo=1, routed)           0.212     1.347    pynqz2_dpu_i/processing_system7_0/inst/M_AXI_GP0_RID[11]
    PS7_X0Y0             PS7                                          r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.885     1.251    pynqz2_dpu_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RID[11])
                                                      0.000     1.216    pynqz2_dpu_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.659     0.995    pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.201    pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X28Y148        FDRE                                         r  pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.931     1.297    pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.995    
    SLICE_X28Y148        FDRE (Hold_fdre_C_D)         0.075     1.070    pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_77d68e40_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.026%)  route 0.422ns (74.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.573     0.909    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X27Y93         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[5]/Q
                         net (fo=22, routed)          0.422     1.472    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/D[5]
    SLICE_X31Y102        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_77d68e40_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.931     1.297    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X31Y102        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_77d68e40_reg[5]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y102        FDRE (Hold_fdre_C_D)         0.070     1.332    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_77d68e40_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.654     0.990    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[3]/Q
                         net (fo=1, routed)           0.108     1.239    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_81bbbaaf[3]
    SLICE_X26Y110        LUT4 (Prop_lut4_I2_O)        0.045     1.284 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c[3]_i_1/O
                         net (fo=1, routed)           0.000     1.284    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c[3]_i_1_n_0
    SLICE_X26Y110        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.927     1.293    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y110        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[3]/C
                         clock pessimism             -0.288     1.005    
    SLICE_X26Y110        FDRE (Hold_fdre_C_D)         0.121     1.126    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.788%)  route 0.126ns (47.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.573     0.909    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X27Y93         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[5]/Q
                         net (fo=22, routed)          0.126     1.176    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/D[5]
    SLICE_X29Y92         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.843     1.209    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X29Y92         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[5]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X29Y92         FDRE (Hold_fdre_C_D)         0.072     1.017    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.634%)  route 0.127ns (47.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.659     0.995    pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.127     1.263    pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    SLICE_X27Y148        FDRE                                         r  pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.930     1.296    pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.268     1.028    
    SLICE_X27Y148        FDRE (Hold_fdre_C_D)         0.075     1.103    pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X29Y104   pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y103   pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y103   pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y104   pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y104   pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y103   pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y104   pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y104   pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X27Y97    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_13b2b796_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y148   pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y148   pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y110   pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[21]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y110   pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[3]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y109   pynqz2_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[21]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y109   pynqz2_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[27]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y109   pynqz2_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X31Y78    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/g_58e7f8e2.s_b700350d_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X31Y78    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/g_58e7f8e2.s_b700350d_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X31Y78    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/g_58e7f8e2.s_b700350d_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y148   pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y148   pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y103   pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y103   pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y104   pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[3]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y104   pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[4]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y103   pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[5]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y104   pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[6]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y104   pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[7]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y96    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_13b2b796_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
  To Clock:  pynqz2_dpu_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pynqz2_dpu_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  To Clock:  clk_out_150M_pynqz2_dpu_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].s_9592e805_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].s_385c12d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 2.384ns (36.629%)  route 4.125ns (63.371%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 8.192 - 6.667 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.699     1.699    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/m_axi_dpu_aclk
    SLICE_X30Y54         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].s_9592e805_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.518     2.217 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].s_9592e805_reg[2]/Q
                         net (fo=18, routed)          1.184     3.401    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].s_9592e805_reg_n_0_[2]
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.525 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].s_9592e805[5]_i_9/O
                         net (fo=10, routed)          0.443     3.967    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].s_9592e805[5]_i_9_n_0
    SLICE_X33Y52         LUT5 (Prop_lut5_I4_O)        0.119     4.086 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].s_9592e805[4]_i_6/O
                         net (fo=4, routed)           0.690     4.776    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].s_9592e805[4]_i_6_n_0
    SLICE_X32Y54         LUT4 (Prop_lut4_I2_O)        0.332     5.108 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].s_385c12d0_i_72/O
                         net (fo=1, routed)           0.000     5.108    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].s_385c12d0_i_72_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.488 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].s_385c12d0_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.488    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/u_c264af15/g_be0756b3[0].s_385c12d0_i_15[0]
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.717 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/u_c264af15/g_be0756b3[0].s_385c12d0_reg_i_32/CO[2]
                         net (fo=1, routed)           0.451     6.169    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].s_385c12d0_i_7_0[0]
    SLICE_X32Y53         LUT6 (Prop_lut6_I4_O)        0.310     6.479 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].s_385c12d0_i_15/O
                         net (fo=1, routed)           0.431     6.910    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_565c7de2/g_be0756b3[0].s_385c12d0_i_3_1
    SLICE_X32Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.034 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_565c7de2/g_be0756b3[0].s_385c12d0_i_7/O
                         net (fo=1, routed)           0.523     7.557    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_565c7de2/g_be0756b3[0].s_385c12d0_i_7_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.681 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_565c7de2/g_be0756b3[0].s_385c12d0_i_3/O
                         net (fo=1, routed)           0.403     8.084    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_565c7de2/g_be0756b3[0].s_385c12d0_i_3_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.208 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_565c7de2/g_be0756b3[0].s_385c12d0_i_1/O
                         net (fo=1, routed)           0.000     8.208    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_565c7de2_n_3
    SLICE_X29Y51         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].s_385c12d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.526     8.192    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/m_axi_dpu_aclk
    SLICE_X29Y51         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].s_385c12d0_reg/C
                         clock pessimism              0.139     8.332    
                         clock uncertainty           -0.073     8.259    
    SLICE_X29Y51         FDRE (Setup_fdre_C_D)        0.029     8.288    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].s_385c12d0_reg
  -------------------------------------------------------------------
                         required time                          8.288    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/s_7c8a4438_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/g_c5b9910f[4].s_0507ebee_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.580ns (9.146%)  route 5.762ns (90.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 8.244 - 6.667 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.719     1.719    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/m_axi_dpu_aclk
    SLICE_X69Y28         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/s_7c8a4438_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y28         FDRE (Prop_fdre_C_Q)         0.456     2.175 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/s_7c8a4438_reg[0]_rep/Q
                         net (fo=144, routed)         5.762     7.937    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/s_7c8a4438_reg[0]_rep_0
    SLICE_X9Y11          LUT5 (Prop_lut5_I4_O)        0.124     8.061 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/g_c5b9910f[4].s_0507ebee[102]_i_1/O
                         net (fo=1, routed)           0.000     8.061    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/g_c5b9910f[4].s_0507ebee_reg[118]_0[6]
    SLICE_X9Y11          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/g_c5b9910f[4].s_0507ebee_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.577     8.244    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/m_axi_dpu_aclk
    SLICE_X9Y11          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/g_c5b9910f[4].s_0507ebee_reg[102]/C
                         clock pessimism              0.004     8.248    
                         clock uncertainty           -0.073     8.175    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.031     8.206    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/g_c5b9910f[4].s_0507ebee_reg[102]
  -------------------------------------------------------------------
                         required time                          8.206    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_35d7d1fc[1].u_896d2935/g_50d2534e[0].s_71b70688_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[1].u_mux_data/g_80f72853[0].s_27497744_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 0.580ns (9.263%)  route 5.682ns (90.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 8.246 - 6.667 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.830     1.830    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_35d7d1fc[1].u_896d2935/m_axi_dpu_aclk
    SLICE_X39Y121        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_35d7d1fc[1].u_896d2935/g_50d2534e[0].s_71b70688_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.456     2.286 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_35d7d1fc[1].u_896d2935/g_50d2534e[0].s_71b70688_reg[0][28]/Q
                         net (fo=13, routed)          5.682     7.968    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[1].u_mux_data/g_80f72853[90].s_27497744_reg[95]_0[28]
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.124     8.092 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[1].u_mux_data/g_80f72853[0].s_27497744[28]_i_1/O
                         net (fo=1, routed)           0.000     8.092    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[1].u_mux_data/g_80f72853[0].s_27497744[28]_i_1_n_0
    SLICE_X8Y41          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[1].u_mux_data/g_80f72853[0].s_27497744_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.579     8.246    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[1].u_mux_data/m_axi_dpu_aclk
    SLICE_X8Y41          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[1].u_mux_data/g_80f72853[0].s_27497744_reg[28]/C
                         clock pessimism             -0.010     8.236    
                         clock uncertainty           -0.073     8.163    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)        0.077     8.240    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[1].u_mux_data/g_80f72853[0].s_27497744_reg[28]
  -------------------------------------------------------------------
                         required time                          8.240    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_e57cde19[1].s_640760d6_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[1].u_2a919f82/s_92cda069_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 0.518ns (9.119%)  route 5.162ns (90.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 8.200 - 6.667 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.704     1.704    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/m_axi_dpu_aclk
    SLICE_X82Y77         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_e57cde19[1].s_640760d6_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.518     2.222 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_e57cde19[1].s_640760d6_reg[7]/Q
                         net (fo=6, routed)           5.162     7.384    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[1].u_2a919f82/s_991fae65[7]
    RAMB36_X2Y2          RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[1].u_2a919f82/s_92cda069_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.533     8.200    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[1].u_2a919f82/m_axi_dpu_aclk
    RAMB36_X2Y2          RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[1].u_2a919f82/s_92cda069_reg_0/CLKARDCLK
                         clock pessimism             -0.010     8.190    
                         clock uncertainty           -0.073     8.117    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     7.551    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[1].u_2a919f82/s_92cda069_reg_0
  -------------------------------------------------------------------
                         required time                          7.551    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[8].g_7bb4613e.s_8b359289_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[10].u_023226ce/s_92cda069_reg_5/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 0.518ns (8.775%)  route 5.385ns (91.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 8.480 - 6.667 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.748     1.748    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/m_axi_dpu_aclk
    SLICE_X26Y41         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[8].g_7bb4613e.s_8b359289_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.518     2.266 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[8].g_7bb4613e.s_8b359289_reg[88]/Q
                         net (fo=24, routed)          5.385     7.651    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[10].u_023226ce/s_ffc31309[0]
    RAMB18_X4Y56         RAMB18E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[10].u_023226ce/s_92cda069_reg_5/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.813     8.480    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[10].u_023226ce/m_axi_dpu_aclk
    RAMB18_X4Y56         RAMB18E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[10].u_023226ce/s_92cda069_reg_5/CLKBWRCLK
                         clock pessimism             -0.010     8.470    
                         clock uncertainty           -0.073     8.397    
    RAMB18_X4Y56         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     7.831    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[10].u_023226ce/s_92cda069_reg_5
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/s_1628753e_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/g_457ed8d0.s_cdb1024b_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 0.419ns (7.205%)  route 5.396ns (92.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 8.388 - 6.667 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.708     1.708    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/m_axi_dpu_aclk
    SLICE_X64Y84         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/s_1628753e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.419     2.127 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/s_1628753e_reg/Q
                         net (fo=253, routed)         5.396     7.523    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_1628753e
    SLICE_X88Y100        FDSE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/g_457ed8d0.s_cdb1024b_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.721     8.388    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/m_axi_dpu_aclk
    SLICE_X88Y100        FDSE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/g_457ed8d0.s_cdb1024b_reg/C
                         clock pessimism              0.004     8.392    
                         clock uncertainty           -0.073     8.319    
    SLICE_X88Y100        FDSE (Setup_fdse_C_S)       -0.604     7.715    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/g_457ed8d0.s_cdb1024b_reg
  -------------------------------------------------------------------
                         required time                          7.715    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/s_1628753e_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_3ff0fa18_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 0.419ns (7.205%)  route 5.396ns (92.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 8.388 - 6.667 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.708     1.708    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/m_axi_dpu_aclk
    SLICE_X64Y84         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/s_1628753e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.419     2.127 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/s_1628753e_reg/Q
                         net (fo=253, routed)         5.396     7.523    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_1628753e
    SLICE_X88Y100        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_3ff0fa18_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.721     8.388    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/m_axi_dpu_aclk
    SLICE_X88Y100        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_3ff0fa18_reg[0]/C
                         clock pessimism              0.004     8.392    
                         clock uncertainty           -0.073     8.319    
    SLICE_X88Y100        FDRE (Setup_fdre_C_R)       -0.604     7.715    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_3ff0fa18_reg[0]
  -------------------------------------------------------------------
                         required time                          7.715    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/s_1628753e_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_81099c31_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 0.419ns (7.205%)  route 5.396ns (92.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 8.388 - 6.667 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.708     1.708    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/m_axi_dpu_aclk
    SLICE_X64Y84         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/s_1628753e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.419     2.127 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/s_1628753e_reg/Q
                         net (fo=253, routed)         5.396     7.523    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_1628753e
    SLICE_X88Y100        FDSE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_81099c31_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.721     8.388    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/m_axi_dpu_aclk
    SLICE_X88Y100        FDSE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_81099c31_reg/C
                         clock pessimism              0.004     8.392    
                         clock uncertainty           -0.073     8.319    
    SLICE_X88Y100        FDSE (Setup_fdse_C_S)       -0.604     7.715    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_81099c31_reg
  -------------------------------------------------------------------
                         required time                          7.715    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/s_1628753e_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_c289dbb3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 0.419ns (7.205%)  route 5.396ns (92.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 8.388 - 6.667 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.708     1.708    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/m_axi_dpu_aclk
    SLICE_X64Y84         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/s_1628753e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.419     2.127 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/s_1628753e_reg/Q
                         net (fo=253, routed)         5.396     7.523    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_1628753e
    SLICE_X88Y100        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_c289dbb3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.721     8.388    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/m_axi_dpu_aclk
    SLICE_X88Y100        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_c289dbb3_reg[0]/C
                         clock pessimism              0.004     8.392    
                         clock uncertainty           -0.073     8.319    
    SLICE_X88Y100        FDRE (Setup_fdre_C_R)       -0.604     7.715    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_c289dbb3_reg[0]
  -------------------------------------------------------------------
                         required time                          7.715    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/s_1628753e_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_e8b6e6e5_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 0.419ns (7.205%)  route 5.396ns (92.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 8.388 - 6.667 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.708     1.708    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/m_axi_dpu_aclk
    SLICE_X64Y84         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/s_1628753e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.419     2.127 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/s_1628753e_reg/Q
                         net (fo=253, routed)         5.396     7.523    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_1628753e
    SLICE_X88Y100        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_e8b6e6e5_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.721     8.388    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/m_axi_dpu_aclk
    SLICE_X88Y100        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_e8b6e6e5_reg[0]/C
                         clock pessimism              0.004     8.392    
                         clock uncertainty           -0.073     8.319    
    SLICE_X88Y100        FDRE (Setup_fdre_C_R)       -0.604     7.715    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_1bcf02f8/s_e8b6e6e5_reg[0]
  -------------------------------------------------------------------
                         required time                          7.715    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  0.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_4d784d88/s_42e8e6c8_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_402ff78a/s_098780e4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.455%)  route 0.279ns (68.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.584     0.584    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_4d784d88/m_axi_dpu_aclk
    SLICE_X87Y98         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_4d784d88/s_42e8e6c8_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.128     0.712 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_4d784d88/s_42e8e6c8_reg[75]/Q
                         net (fo=1, routed)           0.279     0.991    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_402ff78a/s_5605bd08_reg[43]_0[63]
    SLICE_X81Y102        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_402ff78a/s_098780e4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.939     0.939    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_402ff78a/m_axi_dpu_aclk
    SLICE_X81Y102        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_402ff78a/s_098780e4_reg[1]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X81Y102        FDRE (Hold_fdre_C_D)         0.006     0.940    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_402ff78a/s_098780e4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[1].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[2].u_3f8488f4/g_9874caef.g_8de8756b.s_bc11f753_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.250ns (56.344%)  route 0.194ns (43.656%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.631     0.631    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[1].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X49Y132        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[1].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_fdre_C_Q)         0.141     0.772 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[1].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[2]/Q
                         net (fo=3, routed)           0.194     0.966    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[1].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]_0[2]
    SLICE_X50Y132        LUT4 (Prop_lut4_I0_O)        0.045     1.011 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[1].u_3f8488f4/g_9874caef.g_8de8756b.s_bc11f753[3]_i_5__15/O
                         net (fo=1, routed)           0.000     1.011    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_827
    SLICE_X50Y132        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.075 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[2].u_3f8488f4/g_9874caef.g_8de8756b.u_bb3c5b39/g_9874caef.g_8de8756b.s_bc11f753_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.075    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[2].u_3f8488f4/g_9874caef.g_8de8756b.s_bc11f753_reg[15]_0[3]
    SLICE_X50Y132        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[2].u_3f8488f4/g_9874caef.g_8de8756b.s_bc11f753_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.898     0.898    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[2].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X50Y132        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[2].u_3f8488f4/g_9874caef.g_8de8756b.s_bc11f753_reg[3]/C
                         clock pessimism             -0.009     0.889    
    SLICE_X50Y132        FDRE (Hold_fdre_C_D)         0.134     1.023    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[2].u_3f8488f4/g_9874caef.g_8de8756b.s_bc11f753_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[1].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[2].u_3f8488f4/g_9874caef.g_8de8756b.s_bc11f753_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.250ns (56.344%)  route 0.194ns (43.656%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.632     0.632    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[1].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X49Y133        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[1].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.141     0.773 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[1].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[6]/Q
                         net (fo=3, routed)           0.194     0.967    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[2].u_3f8488f4/g_9874caef.g_8de8756b.u_bb3c5b39/g_9874caef.g_8de8756b.s_bc11f753_reg[19]_1[6]
    SLICE_X50Y133        LUT4 (Prop_lut4_I0_O)        0.045     1.012 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[2].u_3f8488f4/g_9874caef.g_8de8756b.u_bb3c5b39/g_9874caef.g_8de8756b.s_bc11f753[7]_i_6/O
                         net (fo=1, routed)           0.000     1.012    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_831
    SLICE_X50Y133        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.076 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[2].u_3f8488f4/g_9874caef.g_8de8756b.u_bb3c5b39/g_9874caef.g_8de8756b.s_bc11f753_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.076    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[2].u_3f8488f4/g_9874caef.g_8de8756b.s_bc11f753_reg[15]_0[7]
    SLICE_X50Y133        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[2].u_3f8488f4/g_9874caef.g_8de8756b.s_bc11f753_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.899     0.899    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[2].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X50Y133        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[2].u_3f8488f4/g_9874caef.g_8de8756b.s_bc11f753_reg[7]/C
                         clock pessimism             -0.009     0.890    
    SLICE_X50Y133        FDRE (Hold_fdre_C_D)         0.134     1.024    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[2].u_3f8488f4/g_9874caef.g_8de8756b.s_bc11f753_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[0].u_7d540bc6/u_7ca692bc/g_d1dd9bbb.s_74431b26_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[3].u_d4d6c03f/g_9e5ab1fb.u_a7dfcfe5/g_2c1b3bfa.s_97980d83_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.572%)  route 0.204ns (61.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.590     0.590    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[0].u_7d540bc6/u_7ca692bc/m_axi_dpu_aclk
    SLICE_X80Y49         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[0].u_7d540bc6/u_7ca692bc/g_d1dd9bbb.s_74431b26_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.128     0.718 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[0].u_7d540bc6/u_7ca692bc/g_d1dd9bbb.s_74431b26_reg[5]/Q
                         net (fo=1, routed)           0.204     0.921    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[3].u_d4d6c03f/g_9e5ab1fb.u_a7dfcfe5/s_9d82b9cd[5]
    SLICE_X81Y50         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[3].u_d4d6c03f/g_9e5ab1fb.u_a7dfcfe5/g_2c1b3bfa.s_97980d83_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.853     0.853    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[3].u_d4d6c03f/g_9e5ab1fb.u_a7dfcfe5/m_axi_dpu_aclk
    SLICE_X81Y50         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[3].u_d4d6c03f/g_9e5ab1fb.u_a7dfcfe5/g_2c1b3bfa.s_97980d83_reg[5]/C
                         clock pessimism              0.000     0.853    
    SLICE_X81Y50         FDRE (Hold_fdre_C_D)         0.017     0.870    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[3].u_d4d6c03f/g_9e5ab1fb.u_a7dfcfe5/g_2c1b3bfa.s_97980d83_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c05f959b/s_4da27288_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c05f959b/s_4da27288_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.392ns (77.197%)  route 0.116ns (22.803%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.574     0.574    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c05f959b/m_axi_dpu_aclk
    SLICE_X27Y99         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c05f959b/s_4da27288_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c05f959b/s_4da27288_reg[4]/Q
                         net (fo=2, routed)           0.115     0.830    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c05f959b/s_2a9c2eb2[0][4]
    SLICE_X27Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.027 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c05f959b/s_4da27288_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.027    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c05f959b/s_4da27288_reg[4]_i_1_n_0
    SLICE_X27Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.081 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c05f959b/s_4da27288_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.081    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c05f959b/s_4da27288_reg[8]_i_1_n_7
    SLICE_X27Y100        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c05f959b/s_4da27288_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.930     0.930    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c05f959b/m_axi_dpu_aclk
    SLICE_X27Y100        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c05f959b/s_4da27288_reg[8]/C
                         clock pessimism             -0.005     0.925    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.105     1.030    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c05f959b/s_4da27288_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_b7f50537/g_7f7da5da.u_52ef9738/u_c2b52391/s_f9de5723_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[1].u_896d2935/g_290768fc.u_d24cacb9/g_2c1b3bfa.s_97980d83_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.479%)  route 0.241ns (59.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.578     0.578    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_b7f50537/g_7f7da5da.u_52ef9738/u_c2b52391/m_axi_dpu_aclk
    SLICE_X58Y51         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_b7f50537/g_7f7da5da.u_52ef9738/u_c2b52391/s_f9de5723_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.164     0.742 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_b7f50537/g_7f7da5da.u_52ef9738/u_c2b52391/s_f9de5723_reg[71]/Q
                         net (fo=1, routed)           0.241     0.983    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[1].u_896d2935/g_290768fc.u_d24cacb9/g_2c1b3bfa.s_97980d83_reg[110]_0[71]
    SLICE_X60Y46         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[1].u_896d2935/g_290768fc.u_d24cacb9/g_2c1b3bfa.s_97980d83_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.853     0.853    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[1].u_896d2935/g_290768fc.u_d24cacb9/m_axi_dpu_aclk
    SLICE_X60Y46         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[1].u_896d2935/g_290768fc.u_d24cacb9/g_2c1b3bfa.s_97980d83_reg[71]/C
                         clock pessimism              0.000     0.853    
    SLICE_X60Y46         FDRE (Hold_fdre_C_D)         0.078     0.931    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[1].u_896d2935/g_290768fc.u_d24cacb9/g_2c1b3bfa.s_97980d83_reg[71]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_b7f50537/g_7f7da5da.u_52ef9738/u_c2b52391/s_f9de5723_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[1].u_896d2935/g_290768fc.u_d24cacb9/g_2c1b3bfa.s_97980d83_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.630%)  route 0.240ns (59.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.580     0.580    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_b7f50537/g_7f7da5da.u_52ef9738/u_c2b52391/m_axi_dpu_aclk
    SLICE_X62Y51         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_b7f50537/g_7f7da5da.u_52ef9738/u_c2b52391/s_f9de5723_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.164     0.744 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_b7f50537/g_7f7da5da.u_52ef9738/u_c2b52391/s_f9de5723_reg[67]/Q
                         net (fo=1, routed)           0.240     0.983    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[1].u_896d2935/g_290768fc.u_d24cacb9/g_2c1b3bfa.s_97980d83_reg[110]_0[67]
    SLICE_X63Y46         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[1].u_896d2935/g_290768fc.u_d24cacb9/g_2c1b3bfa.s_97980d83_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.853     0.853    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[1].u_896d2935/g_290768fc.u_d24cacb9/m_axi_dpu_aclk
    SLICE_X63Y46         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[1].u_896d2935/g_290768fc.u_d24cacb9/g_2c1b3bfa.s_97980d83_reg[67]/C
                         clock pessimism              0.000     0.853    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.078     0.931    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[1].u_896d2935/g_290768fc.u_d24cacb9/g_2c1b3bfa.s_97980d83_reg[67]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[1].g_346a4f3a.s_acd93cdb_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].g_346a4f3a.s_acd93cdb_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.221%)  route 0.238ns (62.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.556     0.556    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/m_axi_dpu_aclk
    SLICE_X47Y93         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[1].g_346a4f3a.s_acd93cdb_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[1].g_346a4f3a.s_acd93cdb_reg[20]/Q
                         net (fo=2, routed)           0.238     0.935    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[1].g_346a4f3a.s_acd93cdb[20]
    SLICE_X51Y95         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].g_346a4f3a.s_acd93cdb_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.820     0.820    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/m_axi_dpu_aclk
    SLICE_X51Y95         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].g_346a4f3a.s_acd93cdb_reg[20]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.066     0.881    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].g_346a4f3a.s_acd93cdb_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_e57cde19[3].u_mux_data/g_80f72853[0].s_27497744_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[3].u_2a919f82/s_92cda069_reg_2/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.132%)  route 0.123ns (42.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.606     0.606    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_e57cde19[3].u_mux_data/m_axi_dpu_aclk
    SLICE_X102Y19        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_e57cde19[3].u_mux_data/g_80f72853[0].s_27497744_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y19        FDRE (Prop_fdre_C_Q)         0.164     0.770 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_e57cde19[3].u_mux_data/g_80f72853[0].s_27497744_reg[47]/Q
                         net (fo=1, routed)           0.123     0.893    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[3].u_2a919f82/s_eef275c5[47]
    RAMB36_X5Y3          RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[3].u_2a919f82/s_92cda069_reg_2/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.917     0.917    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[3].u_2a919f82/m_axi_dpu_aclk
    RAMB36_X5Y3          RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[3].u_2a919f82/s_92cda069_reg_2/CLKARDCLK
                         clock pessimism             -0.233     0.684    
    RAMB36_X5Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     0.839    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[3].u_2a919f82/s_92cda069_reg_2
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[1].u_7d540bc6/u_900d28db/s_4907922a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[1].s_a1afeb3d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.542%)  route 0.235ns (62.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.558     0.558    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[1].u_7d540bc6/u_900d28db/m_axi_dpu_aclk
    SLICE_X51Y44         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[1].u_7d540bc6/u_900d28db/s_4907922a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[1].u_7d540bc6/u_900d28db/s_4907922a_reg/Q
                         net (fo=2, routed)           0.235     0.933    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[1].s_93592f0b
    SLICE_X44Y44         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[1].s_a1afeb3d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.829     0.829    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/m_axi_dpu_aclk
    SLICE_X44Y44         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[1].s_a1afeb3d_reg/C
                         clock pessimism             -0.005     0.824    
    SLICE_X44Y44         FDRE (Hold_fdre_C_D)         0.055     0.879    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[1].s_a1afeb3d_reg
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_150M_pynqz2_dpu_clk_wiz_0_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X1Y13      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_a8973e47/s_1a3af9fa_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         6.667       3.224      DSP48_X2Y41      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[1].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         6.667       3.224      DSP48_X2Y28      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[1].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         6.667       3.224      DSP48_X0Y15      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         6.667       3.224      DSP48_X2Y33      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[3].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         6.667       3.224      DSP48_X2Y58      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[2].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         6.667       3.224      DSP48_X3Y27      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[2].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         6.667       3.224      DSP48_X2Y52      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[0].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         6.667       3.224      DSP48_X4Y19      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[0].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         6.667       3.224      DSP48_X2Y59      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[3].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X34Y68     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_54_59/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X34Y68     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_54_59/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X34Y68     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_54_59/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X34Y68     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_54_59/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X34Y68     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_54_59/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X34Y68     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_54_59/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X34Y68     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_54_59/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X34Y68     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_54_59/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y67     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_78_83/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y67     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_78_83/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y66     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y66     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y66     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y66     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y66     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y66     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y66     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y66     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y62     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_66_71/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y62     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_66_71/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  To Clock:  clk_out_300M_pynqz2_dpu_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.033ns,  Total Violation       -0.042ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.033ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_e786f6ff_reg[0]_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/D[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@3.333ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.456ns (27.859%)  route 1.181ns (72.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 5.002 - 3.333 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.696     1.696    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X27Y52         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_e786f6ff_reg[0]_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.456     2.152 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_e786f6ff_reg[0]_psdsp/Q
                         net (fo=1, routed)           1.181     3.333    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6779d86c[0].s_e786f6ff_reg[0]_psdsp_n_alias
    DSP48_X1Y18          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/D[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     3.333 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     5.103    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     1.230 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     3.242    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.333 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.669     5.002    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X1Y18          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.010     4.992    
                         clock uncertainty           -0.066     4.926    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_D[16])
                                                     -1.626     3.300    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                          3.300    
                         arrival time                          -3.333    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (VIOLATED) :        -0.009ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_e786f6ff_reg[1]_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/D[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@3.333ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.456ns (28.289%)  route 1.156ns (71.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 5.003 - 3.333 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.698     1.698    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X29Y57         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_e786f6ff_reg[1]_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_e786f6ff_reg[1]_psdsp/Q
                         net (fo=1, routed)           1.156     3.310    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6779d86c[0].s_e786f6ff_reg[1]_psdsp_n_alias
    DSP48_X1Y19          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/D[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     3.333 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     5.103    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     1.230 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     3.242    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.333 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.670     5.003    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X1Y19          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.010     4.993    
                         clock uncertainty           -0.066     4.927    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_D[17])
                                                     -1.626     3.301    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                          3.301    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_ad0850dd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@3.333ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.434ns (14.656%)  route 2.527ns (85.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 5.004 - 3.333 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.887     1.887    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X3Y15          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y15          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     2.321 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/P[17]
                         net (fo=2, routed)           2.527     4.848    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/s_6524d426[1]_156[7]
    SLICE_X107Y78        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_ad0850dd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     3.333 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     5.103    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     1.230 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     3.242    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.333 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.671     5.004    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/dpu_2x_clk
    SLICE_X107Y78        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_ad0850dd_reg[7]/C
                         clock pessimism             -0.010     4.994    
                         clock uncertainty           -0.066     4.928    
    SLICE_X107Y78        FDRE (Setup_fdre_C_D)       -0.043     4.885    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_ad0850dd_reg[7]
  -------------------------------------------------------------------
                         required time                          4.885    
                         arrival time                          -4.848    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_e786f6ff_reg[1]_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/D[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@3.333ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.456ns (29.912%)  route 1.068ns (70.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 5.002 - 3.333 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.696     1.696    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X27Y52         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_e786f6ff_reg[1]_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.456     2.152 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_e786f6ff_reg[1]_psdsp/Q
                         net (fo=1, routed)           1.068     3.220    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6779d86c[0].s_e786f6ff_reg[1]_psdsp_n_alias
    DSP48_X1Y18          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/D[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     3.333 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     5.103    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     1.230 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     3.242    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.333 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.669     5.002    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X1Y18          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.010     4.992    
                         clock uncertainty           -0.066     4.926    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_D[17])
                                                     -1.626     3.300    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                          3.300    
                         arrival time                          -3.220    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/D[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@3.333ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.456ns (17.414%)  route 2.163ns (82.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 4.904 - 3.333 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.702     1.702    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X60Y69         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.456     2.158 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[5]/Q
                         net (fo=2, routed)           2.163     4.321    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/p_8_out[13]
    DSP48_X2Y39          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     3.333 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     5.103    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     1.230 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     3.242    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.333 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.570     4.904    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X2Y39          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism              0.004     4.908    
                         clock uncertainty           -0.066     4.841    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_D[5])
                                                     -0.413     4.428    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                          4.428    
                         arrival time                          -4.321    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_8c943739_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_56b585a2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@3.333ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.478ns (17.757%)  route 2.214ns (82.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 4.915 - 3.333 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.651     1.651    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X32Y58         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_8c943739_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.478     2.129 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_8c943739_reg/Q
                         net (fo=8, routed)           2.214     4.343    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_8c943739
    SLICE_X17Y47         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_56b585a2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     3.333 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     5.103    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     1.230 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     3.242    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.333 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.581     4.915    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X17Y47         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_56b585a2_reg[1]/C
                         clock pessimism             -0.010     4.905    
                         clock uncertainty           -0.066     4.839    
    SLICE_X17Y47         FDRE (Setup_fdre_C_CE)      -0.379     4.460    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_56b585a2_reg[1]
  -------------------------------------------------------------------
                         required time                          4.460    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_8c943739_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_56b585a2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@3.333ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.478ns (17.757%)  route 2.214ns (82.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 4.915 - 3.333 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.651     1.651    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X32Y58         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_8c943739_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.478     2.129 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_8c943739_reg/Q
                         net (fo=8, routed)           2.214     4.343    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_8c943739
    SLICE_X17Y47         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_56b585a2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     3.333 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     5.103    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     1.230 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     3.242    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.333 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.581     4.915    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X17Y47         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_56b585a2_reg[2]/C
                         clock pessimism             -0.010     4.905    
                         clock uncertainty           -0.066     4.839    
    SLICE_X17Y47         FDRE (Setup_fdre_C_CE)      -0.379     4.460    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_56b585a2_reg[2]
  -------------------------------------------------------------------
                         required time                          4.460    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_8c943739_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_56b585a2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@3.333ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.478ns (17.757%)  route 2.214ns (82.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 4.915 - 3.333 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.651     1.651    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X32Y58         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_8c943739_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.478     2.129 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_8c943739_reg/Q
                         net (fo=8, routed)           2.214     4.343    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_8c943739
    SLICE_X17Y47         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_56b585a2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     3.333 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     5.103    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     1.230 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     3.242    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.333 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.581     4.915    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X17Y47         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_56b585a2_reg[3]/C
                         clock pessimism             -0.010     4.905    
                         clock uncertainty           -0.066     4.839    
    SLICE_X17Y47         FDRE (Setup_fdre_C_CE)      -0.379     4.460    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_56b585a2_reg[3]
  -------------------------------------------------------------------
                         required time                          4.460    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_8c943739_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_56b585a2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@3.333ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.478ns (17.757%)  route 2.214ns (82.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 4.915 - 3.333 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.651     1.651    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X32Y58         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_8c943739_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.478     2.129 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_8c943739_reg/Q
                         net (fo=8, routed)           2.214     4.343    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_8c943739
    SLICE_X17Y47         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_56b585a2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     3.333 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     5.103    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     1.230 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     3.242    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.333 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.581     4.915    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X17Y47         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_56b585a2_reg[7]/C
                         clock pessimism             -0.010     4.905    
                         clock uncertainty           -0.066     4.839    
    SLICE_X17Y47         FDRE (Setup_fdre_C_CE)      -0.379     4.460    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[3].s_56b585a2_reg[7]
  -------------------------------------------------------------------
                         required time                          4.460    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_e786f6ff_reg[4]_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/D[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@3.333ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.518ns (33.566%)  route 1.025ns (66.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 4.916 - 3.333 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.668     1.668    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X38Y7          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_e786f6ff_reg[4]_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDRE (Prop_fdre_C_Q)         0.518     2.186 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_e786f6ff_reg[4]_psdsp/Q
                         net (fo=1, routed)           1.025     3.211    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6779d86c[1].s_e786f6ff_reg[4]_psdsp_n_alias
    DSP48_X2Y4           DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/D[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     3.333 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     5.103    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     1.230 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     3.242    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.333 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.583     4.916    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X2Y4           DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism              0.105     5.021    
                         clock uncertainty           -0.066     4.955    
    DSP48_X2Y4           DSP48E1 (Setup_dsp48e1_CLK_D[20])
                                                     -1.626     3.329    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                          3.329    
                         arrival time                          -3.211    
  -------------------------------------------------------------------
                         slack                                  0.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.246%)  route 0.157ns (52.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.691     0.691    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X105Y101       FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101       FDRE (Prop_fdre_C_Q)         0.141     0.832 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]/Q
                         net (fo=2, routed)           0.157     0.990    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28[0]
    SLICE_X104Y99        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.880     0.880    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X104Y99        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]_psdsp/C
                         clock pessimism             -0.005     0.875    
    SLICE_X104Y99        FDRE (Hold_fdre_C_D)         0.064     0.939    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]_psdsp
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.991%)  route 0.115ns (45.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.609     0.609    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/dpu_2x_clk
    SLICE_X103Y52        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y52        FDRE (Prop_fdre_C_Q)         0.141     0.750 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/Q
                         net (fo=3, routed)           0.115     0.865    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1_1
    DSP48_X4Y20          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.969     0.969    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X4Y20          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.254     0.714    
    DSP48_X4Y20          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     0.814    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].u_0a74c988/g_6fde1118.srl_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.147%)  route 0.229ns (61.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.637     0.637    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].u_0a74c988/dpu_2x_clk
    SLICE_X44Y107        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].u_0a74c988/g_6fde1118.srl_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].u_0a74c988/g_6fde1118.srl_reg[11]/Q
                         net (fo=2, routed)           0.229     1.007    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].u_0a74c988_n_20
    SLICE_X50Y107        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.905     0.905    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X50Y107        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[11]/C
                         clock pessimism             -0.009     0.896    
    SLICE_X50Y107        FDRE (Hold_fdre_C_D)         0.059     0.955    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.126ns (43.057%)  route 0.167ns (56.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.703     0.703    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X4Y18          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.126     0.829 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/P[16]
                         net (fo=1, routed)           0.167     0.996    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/D[6]
    SLICE_X102Y50        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.879     0.879    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/dpu_2x_clk
    SLICE_X102Y50        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[6]/C
                         clock pessimism              0.000     0.879    
    SLICE_X102Y50        FDRE (Hold_fdre_C_D)         0.064     0.943    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[5]_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.874%)  route 0.263ns (65.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.577     0.577    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X31Y52         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[5]/Q
                         net (fo=2, routed)           0.263     0.981    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/D[5]
    SLICE_X28Y46         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[5]_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.858     0.858    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X28Y46         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[5]_psdsp/C
                         clock pessimism              0.000     0.858    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.070     0.928    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[5]_psdsp
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[1].s_e24c53e9_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].s_e24c53e9_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.139%)  route 0.217ns (62.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.554     0.554    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X51Y35         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[1].s_e24c53e9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[1].s_e24c53e9_reg/Q
                         net (fo=9, routed)           0.217     0.898    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[1].s_e24c53e9
    SLICE_X49Y41         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].s_e24c53e9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.828     0.828    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X49Y41         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].s_e24c53e9_reg/C
                         clock pessimism             -0.005     0.823    
    SLICE_X49Y41         FDRE (Hold_fdre_C_D)         0.022     0.845    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].s_e24c53e9_reg
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.790%)  route 0.116ns (45.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.586     0.586    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X11Y22         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/Q
                         net (fo=3, routed)           0.116     0.843    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1_1
    DSP48_X0Y8           DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.943     0.943    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X0Y8           DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.253     0.689    
    DSP48_X0Y8           DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     0.789    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.714%)  route 0.203ns (55.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.609     0.609    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X102Y99        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDRE (Prop_fdre_C_Q)         0.164     0.773 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/Q
                         net (fo=32, routed)          0.203     0.975    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].u_0a74c988/E[0]
    SLICE_X105Y104       FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.965     0.965    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].u_0a74c988/dpu_2x_clk
    SLICE_X105Y104       FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[16]/C
                         clock pessimism             -0.005     0.960    
    SLICE_X105Y104       FDRE (Hold_fdre_C_CE)       -0.039     0.921    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.714%)  route 0.203ns (55.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.609     0.609    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X102Y99        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDRE (Prop_fdre_C_Q)         0.164     0.773 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/Q
                         net (fo=32, routed)          0.203     0.975    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].u_0a74c988/E[0]
    SLICE_X105Y104       FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.965     0.965    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].u_0a74c988/dpu_2x_clk
    SLICE_X105Y104       FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[17]/C
                         clock pessimism             -0.005     0.960    
    SLICE_X105Y104       FDRE (Hold_fdre_C_CE)       -0.039     0.921    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.714%)  route 0.203ns (55.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.609     0.609    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X102Y99        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDRE (Prop_fdre_C_Q)         0.164     0.773 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/Q
                         net (fo=32, routed)          0.203     0.975    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].u_0a74c988/E[0]
    SLICE_X105Y104       FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.965     0.965    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].u_0a74c988/dpu_2x_clk
    SLICE_X105Y104       FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[18]/C
                         clock pessimism             -0.005     0.960    
    SLICE_X105Y104       FDRE (Hold_fdre_C_CE)       -0.039     0.921    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_300M_pynqz2_dpu_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y18   pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X2Y24      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X2Y55      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X4Y4       pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X3Y32      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X2Y51      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X2Y46      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X1Y5       pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X4Y23      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X4Y50      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X50Y40     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X50Y40     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X50Y40     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X50Y40     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X50Y40     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X50Y40     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X67Y60     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X66Y100    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X66Y100    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X67Y144    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_27e0d716_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X48Y41     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X48Y41     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X66Y100    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X66Y100    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X55Y127    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_27e0d716_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X54Y133    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X54Y133    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X54Y133    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X57Y145    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X57Y145    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pynqz2_dpu_clk_wiz_0_0
  To Clock:  clkfbout_pynqz2_dpu_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pynqz2_dpu_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   pynqz2_dpu_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  To Clock:  clk_out_150M_pynqz2_dpu_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 1.730ns (29.576%)  route 4.119ns (70.424%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.367 - 6.667 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 5.376 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       2.043     2.043    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X112Y121       FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.518     2.561 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/Q
                         net (fo=3, routed)           3.324     5.885    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15][18]
    SLICE_X107Y42        LUT3 (Prop_lut3_I2_O)        0.124     6.009 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753[7]_i_5/O
                         net (fo=1, routed)           0.795     6.804    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_3891
    SLICE_X106Y43        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.330 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[7]_i_1_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]_i_1_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17][0]
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.892 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.892    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_1[17]
    SLICE_X106Y46        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.700     8.367    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X106Y46        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]/C
                         clock pessimism             -0.204     8.163    
                         clock uncertainty           -0.193     7.970    
    SLICE_X106Y46        FDRE (Setup_fdre_C_D)        0.062     8.032    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 1.619ns (28.214%)  route 4.119ns (71.786%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.367 - 6.667 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 5.376 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       2.043     2.043    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X112Y121       FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.518     2.561 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/Q
                         net (fo=3, routed)           3.324     5.885    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15][18]
    SLICE_X107Y42        LUT3 (Prop_lut3_I2_O)        0.124     6.009 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753[7]_i_5/O
                         net (fo=1, routed)           0.795     6.804    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_3891
    SLICE_X106Y43        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.330 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[7]_i_1_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]_i_1_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17][0]
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.781 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.781    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_1[16]
    SLICE_X106Y46        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.700     8.367    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X106Y46        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[16]/C
                         clock pessimism             -0.204     8.163    
                         clock uncertainty           -0.193     7.970    
    SLICE_X106Y46        FDRE (Setup_fdre_C_D)        0.062     8.032    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[16]
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 1.616ns (28.176%)  route 4.119ns (71.824%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.367 - 6.667 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 5.376 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       2.043     2.043    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X112Y121       FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.518     2.561 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/Q
                         net (fo=3, routed)           3.324     5.885    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15][18]
    SLICE_X107Y42        LUT3 (Prop_lut3_I2_O)        0.124     6.009 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753[7]_i_5/O
                         net (fo=1, routed)           0.795     6.804    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_3891
    SLICE_X106Y43        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.330 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[7]_i_1_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]_i_1_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.778 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.778    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_1[13]
    SLICE_X106Y45        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.700     8.367    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X106Y45        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[13]/C
                         clock pessimism             -0.204     8.163    
                         clock uncertainty           -0.193     7.970    
    SLICE_X106Y45        FDRE (Setup_fdre_C_D)        0.062     8.032    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[13]
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 1.595ns (27.912%)  route 4.119ns (72.088%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.367 - 6.667 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 5.376 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       2.043     2.043    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X112Y121       FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.518     2.561 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/Q
                         net (fo=3, routed)           3.324     5.885    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15][18]
    SLICE_X107Y42        LUT3 (Prop_lut3_I2_O)        0.124     6.009 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753[7]_i_5/O
                         net (fo=1, routed)           0.795     6.804    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_3891
    SLICE_X106Y43        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.330 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[7]_i_1_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]_i_1_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.757 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.757    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_1[15]
    SLICE_X106Y45        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.700     8.367    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X106Y45        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15]/C
                         clock pessimism             -0.204     8.163    
                         clock uncertainty           -0.193     7.970    
    SLICE_X106Y45        FDRE (Setup_fdre_C_D)        0.062     8.032    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15]
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 1.970ns (32.677%)  route 4.059ns (67.323%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 8.442 - 6.667 ) 
    Source Clock Delay      (SCD):    1.803ns = ( 5.136 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.803     1.803    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X96Y47         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y47         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[9]/Q
                         net (fo=2, routed)           3.394     5.675    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[15][118]
    SLICE_X96Y131        LUT3 (Prop_lut3_I2_O)        0.324     5.999 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753[11]_i_3/O
                         net (fo=2, routed)           0.664     6.664    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[10]_0[2]
    SLICE_X96Y131        LUT4 (Prop_lut4_I3_O)        0.348     7.012 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753[11]_i_7/O
                         net (fo=1, routed)           0.000     7.012    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_8356
    SLICE_X96Y131        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.392 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[11]_i_1_n_0
    SLICE_X96Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_6[0]
    SLICE_X96Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.832 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.832    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_1[17]
    SLICE_X96Y133        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.775     8.442    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X96Y133        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]/C
                         clock pessimism             -0.204     8.238    
                         clock uncertainty           -0.193     8.045    
    SLICE_X96Y133        FDRE (Setup_fdre_C_D)        0.109     8.154    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]
  -------------------------------------------------------------------
                         required time                          8.154    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 1.521ns (26.967%)  route 4.119ns (73.033%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.367 - 6.667 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 5.376 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       2.043     2.043    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X112Y121       FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.518     2.561 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/Q
                         net (fo=3, routed)           3.324     5.885    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15][18]
    SLICE_X107Y42        LUT3 (Prop_lut3_I2_O)        0.124     6.009 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753[7]_i_5/O
                         net (fo=1, routed)           0.795     6.804    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_3891
    SLICE_X106Y43        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.330 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[7]_i_1_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]_i_1_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.683 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.683    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_1[14]
    SLICE_X106Y45        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.700     8.367    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X106Y45        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[14]/C
                         clock pessimism             -0.204     8.163    
                         clock uncertainty           -0.193     7.970    
    SLICE_X106Y45        FDRE (Setup_fdre_C_D)        0.062     8.032    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[14]
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 1.505ns (26.759%)  route 4.119ns (73.241%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.367 - 6.667 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 5.376 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       2.043     2.043    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X112Y121       FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.518     2.561 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/Q
                         net (fo=3, routed)           3.324     5.885    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15][18]
    SLICE_X107Y42        LUT3 (Prop_lut3_I2_O)        0.124     6.009 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753[7]_i_5/O
                         net (fo=1, routed)           0.795     6.804    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_3891
    SLICE_X106Y43        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.330 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[7]_i_1_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]_i_1_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.667 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.667    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_1[12]
    SLICE_X106Y45        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.700     8.367    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X106Y45        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[12]/C
                         clock pessimism             -0.204     8.163    
                         clock uncertainty           -0.193     7.970    
    SLICE_X106Y45        FDRE (Setup_fdre_C_D)        0.062     8.032    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[12]
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 1.502ns (26.720%)  route 4.119ns (73.280%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.367 - 6.667 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 5.376 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       2.043     2.043    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X112Y121       FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.518     2.561 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/Q
                         net (fo=3, routed)           3.324     5.885    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15][18]
    SLICE_X107Y42        LUT3 (Prop_lut3_I2_O)        0.124     6.009 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753[7]_i_5/O
                         net (fo=1, routed)           0.795     6.804    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_3891
    SLICE_X106Y43        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.330 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[7]_i_1_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.664 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.664    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_1[9]
    SLICE_X106Y44        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.700     8.367    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X106Y44        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[9]/C
                         clock pessimism             -0.204     8.163    
                         clock uncertainty           -0.193     7.970    
    SLICE_X106Y44        FDRE (Setup_fdre_C_D)        0.062     8.032    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[9]
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 1.488ns (25.145%)  route 4.430ns (74.855%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.767ns = ( 8.434 - 6.667 ) 
    Source Clock Delay      (SCD):    1.802ns = ( 5.135 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.802     1.802    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X96Y45         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y45         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[25]/Q
                         net (fo=3, routed)           3.764     6.084    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[15][206]
    SLICE_X100Y124       LUT3 (Prop_lut3_I2_O)        0.124     6.208 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_d5115c37[9].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753[11]_i_3/O
                         net (fo=1, routed)           0.657     6.865    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_8846
    SLICE_X99Y124        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.263 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[9].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.272    pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[9].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[11]_i_1_n_0
    SLICE_X99Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[9].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_16[0]
    SLICE_X99Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.720 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_d5115c37[9].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.720    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_1[17]
    SLICE_X99Y126        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.767     8.434    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X99Y126        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]/C
                         clock pessimism             -0.204     8.230    
                         clock uncertainty           -0.193     8.037    
    SLICE_X99Y126        FDRE (Setup_fdre_C_D)        0.062     8.099    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]
  -------------------------------------------------------------------
                         required time                          8.099    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 1.151ns (21.117%)  route 4.300ns (78.883%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 8.211 - 6.667 ) 
    Source Clock Delay      (SCD):    1.722ns = ( 5.055 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.722     1.722    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/dpu_2x_clk
    SLICE_X86Y56         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.518     2.240 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[15]/Q
                         net (fo=8, routed)           2.206     4.446    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/s_d01f2b17[109]
    SLICE_X85Y94         LUT5 (Prop_lut5_I1_O)        0.149     4.595 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__21/O
                         net (fo=3, routed)           0.633     5.228    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__21_n_0
    SLICE_X86Y93         LUT4 (Prop_lut4_I2_O)        0.332     5.560 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__62/O
                         net (fo=2, routed)           0.984     6.544    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_342b4e00/g_54a8b342.u_b032a817/g_5c347808.g_78b48482[2].s_b3fb9c55_reg_1
    SLICE_X86Y93         LUT4 (Prop_lut4_I2_O)        0.152     6.696 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_342b4e00/g_54a8b342.u_b032a817/s_b3025657/O
                         net (fo=1, routed)           0.477     7.173    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_7e013b5a[2].g_2f7783b8.s_43e71ef4[0]
    SLICE_X86Y92         SRL16E                                       r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.545     8.211    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/m_axi_dpu_aclk
    SLICE_X86Y92         SRL16E                                       r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/CLK
                         clock pessimism             -0.204     8.008    
                         clock uncertainty           -0.193     7.815    
    SLICE_X86Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.254     7.561    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl
  -------------------------------------------------------------------
                         required time                          7.561    
                         arrival time                          -7.173    
  -------------------------------------------------------------------
                         slack                                  0.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.252ns (37.119%)  route 0.427ns (62.881%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.658     0.658    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/dpu_2x_clk
    SLICE_X84Y131        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y131        FDRE (Prop_fdre_C_Q)         0.141     0.799 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[1]/Q
                         net (fo=3, routed)           0.427     1.226    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15][33]
    SLICE_X65Y137        LUT6 (Prop_lut6_I1_O)        0.045     1.271 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_d5115c37[10].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753[3]_i_6/O
                         net (fo=1, routed)           0.000     1.271    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_2052
    SLICE_X65Y137        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.337 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[10].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.337    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_1[2]
    SLICE_X65Y137        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.930     0.930    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X65Y137        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[2]/C
                         clock pessimism              0.059     0.989    
                         clock uncertainty            0.193     1.181    
    SLICE_X65Y137        FDRE (Hold_fdre_C_D)         0.105     1.286    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.256ns (37.790%)  route 0.421ns (62.210%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.685     0.685    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X101Y133       FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y133       FDRE (Prop_fdre_C_Q)         0.141     0.826 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[12]/Q
                         net (fo=2, routed)           0.421     1.248    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15][106]
    SLICE_X91Y133        LUT4 (Prop_lut4_I1_O)        0.045     1.293 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753[15]_i_9/O
                         net (fo=1, routed)           0.000     1.293    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_862
    SLICE_X91Y133        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.363 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.363    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_1[12]
    SLICE_X91Y133        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.955     0.955    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X91Y133        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[12]/C
                         clock pessimism              0.059     1.014    
                         clock uncertainty            0.193     1.206    
    SLICE_X91Y133        FDRE (Hold_fdre_C_D)         0.105     1.311    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.272ns (40.258%)  route 0.404ns (59.742%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.664     0.664    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X82Y109        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDRE (Prop_fdre_C_Q)         0.164     0.828 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/Q
                         net (fo=2, routed)           0.404     1.232    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/s_50a91f5a[6163]
    SLICE_X57Y107        LUT4 (Prop_lut4_I0_O)        0.045     1.277 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_d5115c37[8].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753[3]_i_5/O
                         net (fo=1, routed)           0.000     1.277    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_7891
    SLICE_X57Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.340 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[8].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.340    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_1[3]
    SLICE_X57Y107        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.932     0.932    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X57Y107        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[3]/C
                         clock pessimism              0.059     0.991    
                         clock uncertainty            0.193     1.183    
    SLICE_X57Y107        FDRE (Hold_fdre_C_D)         0.105     1.288    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.272ns (40.159%)  route 0.405ns (59.841%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.602     0.602    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X90Y21         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y21         FDRE (Prop_fdre_C_Q)         0.164     0.766 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[11]/Q
                         net (fo=2, routed)           0.405     1.171    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/s_50a91f5a[363]
    SLICE_X95Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.216 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753[11]_i_6/O
                         net (fo=1, routed)           0.000     1.216    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_1356
    SLICE_X95Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.279 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.279    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]_0[11]
    SLICE_X95Y21         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.871     0.871    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X95Y21         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[11]/C
                         clock pessimism              0.059     0.930    
                         clock uncertainty            0.193     1.122    
    SLICE_X95Y21         FDRE (Hold_fdre_C_D)         0.105     1.227    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.296ns (43.671%)  route 0.382ns (56.329%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.657     0.657    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X63Y134        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y134        FDRE (Prop_fdre_C_Q)         0.128     0.785 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[4]/Q
                         net (fo=2, routed)           0.382     1.167    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[15][51]
    SLICE_X60Y133        LUT4 (Prop_lut4_I2_O)        0.098     1.265 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753[7]_i_9/O
                         net (fo=1, routed)           0.000     1.265    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_8018
    SLICE_X60Y133        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.335 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.335    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_1[4]
    SLICE_X60Y133        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.927     0.927    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X60Y133        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[4]/C
                         clock pessimism              0.059     0.986    
                         clock uncertainty            0.193     1.178    
    SLICE_X60Y133        FDRE (Hold_fdre_C_D)         0.105     1.283    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.256ns (38.007%)  route 0.418ns (61.993%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.557     0.557    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X49Y14         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[12]/Q
                         net (fo=2, routed)           0.418     1.115    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[15][106]
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.045     1.160 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753[15]_i_9/O
                         net (fo=1, routed)           0.000     1.160    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_778
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.230 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.230    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_1[12]
    SLICE_X45Y16         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.822     0.822    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X45Y16         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[12]/C
                         clock pessimism              0.059     0.881    
                         clock uncertainty            0.193     1.073    
    SLICE_X45Y16         FDRE (Hold_fdre_C_D)         0.105     1.178    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/g_38d43538[3].g_f3f20cad[0].s_204ba898_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/g_38d43538[3].g_f3f20cad[0].s_d6a1e1eb_reg[336]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.256ns (36.323%)  route 0.449ns (63.677%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.591     0.591    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/dpu_2x_clk
    SLICE_X23Y15         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/g_38d43538[3].g_f3f20cad[0].s_204ba898_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/g_38d43538[3].g_f3f20cad[0].s_204ba898_reg[0]/Q
                         net (fo=2, routed)           0.449     1.180    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/g_38d43538[3].g_f3f20cad[0].s_204ba898_reg[11]_0[0]
    SLICE_X18Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.225 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/g_38d43538[3].g_f3f20cad[0].s_d6a1e1eb[339]_i_2/O
                         net (fo=1, routed)           0.000     1.225    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_9208
    SLICE_X18Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.295 r  pynqz2_dpu_i/dpu_eu_0/inst/u_18022e7e/u_febba987/g_38d43538[3].g_f3f20cad[0].s_d6a1e1eb_reg[339]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.295    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/g_38d43538[3].g_f3f20cad[0].s_d6a1e1eb_reg[347]_0[12]
    SLICE_X18Y16         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/g_38d43538[3].g_f3f20cad[0].s_d6a1e1eb_reg[336]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.858     0.858    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/m_axi_dpu_aclk
    SLICE_X18Y16         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/g_38d43538[3].g_f3f20cad[0].s_d6a1e1eb_reg[336]/C
                         clock pessimism              0.059     0.917    
                         clock uncertainty            0.193     1.109    
    SLICE_X18Y16         FDRE (Hold_fdre_C_D)         0.134     1.243    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/g_38d43538[3].g_f3f20cad[0].s_d6a1e1eb_reg[336]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.292ns (41.428%)  route 0.413ns (58.572%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.560     0.560    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X40Y10         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[1]/Q
                         net (fo=2, routed)           0.413     1.100    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15][110]
    SLICE_X36Y11         LUT4 (Prop_lut4_I2_O)        0.098     1.198 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753[3]_i_7/O
                         net (fo=1, routed)           0.000     1.198    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_1755
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.264 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.264    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_1[1]
    SLICE_X36Y11         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.827     0.827    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X36Y11         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[1]/C
                         clock pessimism              0.059     0.886    
                         clock uncertainty            0.193     1.078    
    SLICE_X36Y11         FDRE (Hold_fdre_C_D)         0.134     1.212    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.256ns (37.448%)  route 0.428ns (62.552%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.650     0.650    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/dpu_2x_clk
    SLICE_X57Y129        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y129        FDRE (Prop_fdre_C_Q)         0.141     0.791 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/Q
                         net (fo=8, routed)           0.428     1.219    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_4[0]
    SLICE_X80Y122        LUT3 (Prop_lut3_I1_O)        0.045     1.264 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_d5115c37[11].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753[17]_i_3/O
                         net (fo=1, routed)           0.000     1.264    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_13[0]
    SLICE_X80Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.334 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_d5115c37[11].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.334    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_1[16]
    SLICE_X80Y122        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.925     0.925    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X80Y122        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[16]/C
                         clock pessimism              0.059     0.984    
                         clock uncertainty            0.193     1.176    
    SLICE_X80Y122        FDRE (Hold_fdre_C_D)         0.105     1.281    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.256ns (35.039%)  route 0.475ns (64.961%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.653     0.653    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X89Y123        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y123        FDRE (Prop_fdre_C_Q)         0.141     0.794 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[12]/Q
                         net (fo=2, routed)           0.475     1.269    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15][106]
    SLICE_X90Y124        LUT4 (Prop_lut4_I1_O)        0.045     1.314 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753[15]_i_9/O
                         net (fo=1, routed)           0.000     1.314    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_854
    SLICE_X90Y124        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.384 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.384    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_1[12]
    SLICE_X90Y124        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.946     0.946    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X90Y124        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[12]/C
                         clock pessimism              0.059     1.005    
                         clock uncertainty            0.193     1.197    
    SLICE_X90Y124        FDRE (Hold_fdre_C_D)         0.134     1.331    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  To Clock:  clk_out_300M_pynqz2_dpu_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 0.882ns (16.594%)  route 4.433ns (83.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 4.879 - 3.333 ) 
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       2.015     2.015    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/m_axi_dpu_aclk
    RAMB36_X4Y21         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      0.882     2.897 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_4/DOBDO[11]
                         net (fo=1, routed)           4.433     7.331    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[95]_0[83]
    SLICE_X73Y22         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.545     8.212    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/dpu_2x_clk
    SLICE_X73Y22         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[83]/C
                         clock pessimism             -0.204     8.008    
                         clock uncertainty           -0.193     7.815    
    SLICE_X73Y22         FDRE (Setup_fdre_C_D)       -0.061     7.754    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[83]
  -------------------------------------------------------------------
                         required time                          7.754    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 0.882ns (17.185%)  route 4.250ns (82.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 4.825 - 3.333 ) 
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       2.019     2.019    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/m_axi_dpu_aclk
    RAMB18_X5Y42         RAMB18E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     2.901 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_5/DOBDO[0]
                         net (fo=1, routed)           4.250     7.152    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[95]_0[90]
    SLICE_X48Y40         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.491     8.158    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/dpu_2x_clk
    SLICE_X48Y40         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[90]/C
                         clock pessimism             -0.204     7.954    
                         clock uncertainty           -0.193     7.761    
    SLICE_X48Y40         FDRE (Setup_fdre_C_D)       -0.093     7.668    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[90]
  -------------------------------------------------------------------
                         required time                          7.668    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 0.882ns (17.050%)  route 4.291ns (82.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 4.817 - 3.333 ) 
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       2.015     2.015    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/m_axi_dpu_aclk
    RAMB36_X4Y21         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     2.897 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_4/DOBDO[4]
                         net (fo=1, routed)           4.291     7.189    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[95]_0[76]
    SLICE_X45Y29         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.483     8.150    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/dpu_2x_clk
    SLICE_X45Y29         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[76]/C
                         clock pessimism             -0.204     7.946    
                         clock uncertainty           -0.193     7.753    
    SLICE_X45Y29         FDRE (Setup_fdre_C_D)       -0.043     7.710    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[76]
  -------------------------------------------------------------------
                         required time                          7.710    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 0.882ns (17.063%)  route 4.287ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 4.877 - 3.333 ) 
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       2.015     2.015    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/m_axi_dpu_aclk
    RAMB36_X4Y21         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882     2.897 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_4/DOBDO[8]
                         net (fo=1, routed)           4.287     7.184    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[95]_0[80]
    SLICE_X65Y27         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.543     8.210    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/dpu_2x_clk
    SLICE_X65Y27         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[80]/C
                         clock pessimism             -0.204     8.006    
                         clock uncertainty           -0.193     7.813    
    SLICE_X65Y27         FDRE (Setup_fdre_C_D)       -0.093     7.720    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[80]
  -------------------------------------------------------------------
                         required time                          7.720    
                         arrival time                          -7.184    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[2].s_56b585a2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 0.882ns (16.269%)  route 4.539ns (83.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 4.912 - 3.333 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.827     1.827    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/m_axi_dpu_aclk
    RAMB36_X5Y19         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     2.709 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_1/DOBDO[2]
                         net (fo=1, routed)           4.539     7.249    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[500]
    SLICE_X9Y39          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[2].s_56b585a2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.578     8.245    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X9Y39          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[2].s_56b585a2_reg[4]/C
                         clock pessimism             -0.204     8.041    
                         clock uncertainty           -0.193     7.848    
    SLICE_X9Y39          FDRE (Setup_fdre_C_D)       -0.061     7.787    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[2].s_56b585a2_reg[4]
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[2].s_56b585a2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 0.882ns (16.341%)  route 4.515ns (83.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 4.912 - 3.333 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.827     1.827    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/m_axi_dpu_aclk
    RAMB36_X5Y19         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     2.709 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_1/DOBDO[0]
                         net (fo=1, routed)           4.515     7.225    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[498]
    SLICE_X9Y39          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[2].s_56b585a2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.578     8.245    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X9Y39          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[2].s_56b585a2_reg[2]/C
                         clock pessimism             -0.204     8.041    
                         clock uncertainty           -0.193     7.848    
    SLICE_X9Y39          FDRE (Setup_fdre_C_D)       -0.067     7.781    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[2].s_56b585a2_reg[2]
  -------------------------------------------------------------------
                         required time                          7.781    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 0.882ns (17.383%)  route 4.192ns (82.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 4.824 - 3.333 ) 
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       2.015     2.015    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/m_axi_dpu_aclk
    RAMB36_X4Y21         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     2.897 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_4/DOBDO[2]
                         net (fo=1, routed)           4.192     7.089    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[95]_0[74]
    SLICE_X41Y35         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.490     8.157    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/dpu_2x_clk
    SLICE_X41Y35         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[74]/C
                         clock pessimism             -0.204     7.953    
                         clock uncertainty           -0.193     7.760    
    SLICE_X41Y35         FDRE (Setup_fdre_C_D)       -0.101     7.659    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[74]
  -------------------------------------------------------------------
                         required time                          7.659    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 0.882ns (17.169%)  route 4.255ns (82.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 4.817 - 3.333 ) 
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       2.015     2.015    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/m_axi_dpu_aclk
    RAMB36_X4Y21         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     2.897 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_4/DOBDO[5]
                         net (fo=1, routed)           4.255     7.153    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[95]_0[77]
    SLICE_X42Y28         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.483     8.150    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/dpu_2x_clk
    SLICE_X42Y28         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[77]/C
                         clock pessimism             -0.204     7.946    
                         clock uncertainty           -0.193     7.753    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)       -0.030     7.723    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[77]
  -------------------------------------------------------------------
                         required time                          7.723    
                         arrival time                          -7.153    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[2].s_56b585a2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 0.882ns (16.383%)  route 4.501ns (83.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 4.912 - 3.333 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.827     1.827    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/m_axi_dpu_aclk
    RAMB36_X5Y19         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     2.709 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_1/DOBDO[3]
                         net (fo=1, routed)           4.501     7.211    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[501]
    SLICE_X9Y39          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[2].s_56b585a2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.578     8.245    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X9Y39          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[2].s_56b585a2_reg[5]/C
                         clock pessimism             -0.204     8.041    
                         clock uncertainty           -0.193     7.848    
    SLICE_X9Y39          FDRE (Setup_fdre_C_D)       -0.058     7.790    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[2].s_56b585a2_reg[5]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@6.667ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 0.882ns (17.102%)  route 4.275ns (82.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 4.877 - 3.333 ) 
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       2.015     2.015    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/m_axi_dpu_aclk
    RAMB36_X4Y21         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.882     2.897 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_4/DOBDO[10]
                         net (fo=1, routed)           4.275     7.173    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[95]_0[82]
    SLICE_X65Y27         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.563 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.576    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.667 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       1.543     8.210    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/dpu_2x_clk
    SLICE_X65Y27         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[82]/C
                         clock pessimism             -0.204     8.006    
                         clock uncertainty           -0.193     7.813    
    SLICE_X65Y27         FDRE (Setup_fdre_C_D)       -0.047     7.766    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[82]
  -------------------------------------------------------------------
                         required time                          7.766    
                         arrival time                          -7.173    
  -------------------------------------------------------------------
                         slack                                  0.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[2].g_5364641e[0].g_e3e91857[1].s_dc1818ef_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[1].g_534ceca6[2].s_6ecfa666_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.668%)  route 0.481ns (77.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.553     0.553    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/m_axi_dpu_aclk
    SLICE_X43Y29         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[2].g_5364641e[0].g_e3e91857[1].s_dc1818ef_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[2].g_5364641e[0].g_e3e91857[1].s_dc1818ef_reg[5]/Q
                         net (fo=1, routed)           0.481     1.175    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_3958cdf8[117]
    SLICE_X40Y29         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[1].g_534ceca6[2].s_6ecfa666_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.818     0.818    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X40Y29         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[1].g_534ceca6[2].s_6ecfa666_reg[5]/C
                         clock pessimism              0.059     0.877    
                         clock uncertainty            0.193     1.069    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.060     1.129    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[1].g_534ceca6[2].s_6ecfa666_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[9].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[9].g_59494928[9].s_56b585a2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.204ns (29.564%)  route 0.486ns (70.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.593     0.593    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[9].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y18         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[9].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.204     0.797 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[9].u_023226ce/s_92cda069_reg_4/DOBDO[5]
                         net (fo=1, routed)           0.486     1.283    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[941]
    SLICE_X33Y112        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[9].g_59494928[9].s_56b585a2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.907     0.907    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X33Y112        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[9].g_59494928[9].s_56b585a2_reg[5]/C
                         clock pessimism              0.059     0.966    
                         clock uncertainty            0.193     1.158    
    SLICE_X33Y112        FDRE (Hold_fdre_C_D)         0.072     1.230    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[9].g_59494928[9].s_56b585a2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[9].g_5364641e[0].g_e3e91857[2].s_dc1818ef_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[2].g_534ceca6[9].s_6ecfa666_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.141ns (22.499%)  route 0.486ns (77.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.642     0.642    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/m_axi_dpu_aclk
    SLICE_X107Y49        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[9].g_5364641e[0].g_e3e91857[2].s_dc1818ef_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[9].g_5364641e[0].g_e3e91857[2].s_dc1818ef_reg[3]/Q
                         net (fo=1, routed)           0.486     1.268    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_3958cdf8[267]
    SLICE_X112Y39        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[2].g_534ceca6[9].s_6ecfa666_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.911     0.911    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X112Y39        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[2].g_534ceca6[9].s_6ecfa666_reg[3]/C
                         clock pessimism              0.059     0.970    
                         clock uncertainty            0.193     1.162    
    SLICE_X112Y39        FDRE (Hold_fdre_C_D)         0.052     1.214    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[2].g_534ceca6[9].s_6ecfa666_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[2].g_5364641e[0].g_e3e91857[1].s_dc1818ef_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[1].g_534ceca6[2].s_6ecfa666_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.251%)  route 0.493ns (77.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.553     0.553    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/m_axi_dpu_aclk
    SLICE_X43Y29         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[2].g_5364641e[0].g_e3e91857[1].s_dc1818ef_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[2].g_5364641e[0].g_e3e91857[1].s_dc1818ef_reg[7]/Q
                         net (fo=1, routed)           0.493     1.186    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_3958cdf8[119]
    SLICE_X41Y30         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[1].g_534ceca6[2].s_6ecfa666_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.819     0.819    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X41Y30         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[1].g_534ceca6[2].s_6ecfa666_reg[7]/C
                         clock pessimism              0.059     0.878    
                         clock uncertainty            0.193     1.070    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.061     1.131    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[1].g_534ceca6[2].s_6ecfa666_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[7].s_56b585a2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.204ns (33.914%)  route 0.398ns (66.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.599     0.599    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y8          RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     0.803 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_3/DOBDO[3]
                         net (fo=1, routed)           0.398     1.200    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[57]
    SLICE_X40Y40         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[7].s_56b585a2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.828     0.828    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X40Y40         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[7].s_56b585a2_reg[1]/C
                         clock pessimism              0.059     0.887    
                         clock uncertainty            0.193     1.079    
    SLICE_X40Y40         FDRE (Hold_fdre_C_D)         0.066     1.145    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[7].s_56b585a2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[11].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].g_59494928[8].s_56b585a2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.204ns (33.133%)  route 0.412ns (66.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.694     0.694    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[11].u_023226ce/m_axi_dpu_aclk
    RAMB36_X3Y21         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[11].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.204     0.898 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[11].u_023226ce/s_92cda069_reg_3/DOBDO[13]
                         net (fo=1, routed)           0.412     1.310    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[1123]
    SLICE_X67Y107        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].g_59494928[8].s_56b585a2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.933     0.933    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X67Y107        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].g_59494928[8].s_56b585a2_reg[3]/C
                         clock pessimism              0.059     0.992    
                         clock uncertainty            0.193     1.184    
    SLICE_X67Y107        FDRE (Hold_fdre_C_D)         0.070     1.254    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].g_59494928[8].s_56b585a2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[9].s_56b585a2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.204ns (33.799%)  route 0.400ns (66.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.592     0.592    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y12         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.204     0.796 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_4/DOBDO[6]
                         net (fo=1, routed)           0.400     1.196    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[270]
    SLICE_X42Y56         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[9].s_56b585a2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.824     0.824    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X42Y56         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[9].s_56b585a2_reg[6]/C
                         clock pessimism              0.059     0.883    
                         clock uncertainty            0.193     1.075    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.063     1.138    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[9].s_56b585a2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[10].u_023226ce/s_92cda069_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[10].g_59494928[0].s_56b585a2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.204ns (33.039%)  route 0.413ns (66.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.668ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.668     0.668    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[10].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y26         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[10].u_023226ce/s_92cda069_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.204     0.872 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[10].u_023226ce/s_92cda069_reg_0/DOBDO[6]
                         net (fo=1, routed)           0.413     1.286    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[966]
    SLICE_X33Y144        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[10].g_59494928[0].s_56b585a2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.911     0.911    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X33Y144        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[10].g_59494928[0].s_56b585a2_reg[6]/C
                         clock pessimism              0.059     0.970    
                         clock uncertainty            0.193     1.162    
    SLICE_X33Y144        FDRE (Hold_fdre_C_D)         0.066     1.228    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[10].g_59494928[0].s_56b585a2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[7].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[10].s_56b585a2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.204ns (34.633%)  route 0.385ns (65.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.645     0.645    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[7].u_023226ce/m_axi_dpu_aclk
    RAMB36_X5Y10         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[7].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.204     0.849 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[7].u_023226ce/s_92cda069_reg_4/DOBDO[10]
                         net (fo=1, routed)           0.385     1.234    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[754]
    SLICE_X101Y57        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[10].s_56b585a2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.877     0.877    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X101Y57        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[10].s_56b585a2_reg[2]/C
                         clock pessimism              0.059     0.936    
                         clock uncertainty            0.193     1.128    
    SLICE_X101Y57        FDRE (Hold_fdre_C_D)         0.047     1.175    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[10].s_56b585a2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.204ns (32.667%)  route 0.420ns (67.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.685     0.685    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/m_axi_dpu_aclk
    RAMB36_X3Y24         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      0.204     0.889 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/DOBDO[9]
                         net (fo=1, routed)           0.420     1.310    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[255]
    SLICE_X57Y112        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24879, routed)       0.929     0.929    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X57Y112        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[7]/C
                         clock pessimism              0.059     0.988    
                         clock uncertainty            0.193     1.180    
    SLICE_X57Y112        FDRE (Hold_fdre_C_D)         0.070     1.250    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.060    





