set_property PACKAGE_PIN E3 [get_ports CLK]
set_property IOSTANDARD LVCMOS18 [get_ports CLK]
set_property IOSTANDARD LVCMOS18 [get_ports CLR]
set_property IOSTANDARD LVCMOS18 [get_ports OE_]
set_property IOSTANDARD LVCMOS18 [get_ports reset]
set_property IOSTANDARD LVCMOS18 [get_ports {Q[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Q[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Q[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Q[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Q[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Q[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Q[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Q[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[0]}]
set_property PACKAGE_PIN V5 [get_ports {D[0]}]
set_property PACKAGE_PIN T4 [get_ports {D[1]}]
set_property PACKAGE_PIN V6 [get_ports {D[2]}]
set_property PACKAGE_PIN T5 [get_ports {D[3]}]
set_property PACKAGE_PIN T6 [get_ports {D[4]}]
set_property PACKAGE_PIN V7 [get_ports {D[5]}]
set_property PACKAGE_PIN R8 [get_ports {D[6]}]
set_property PACKAGE_PIN U9 [get_ports {D[7]}]
set_property PACKAGE_PIN U6 [get_ports {Q[0]}]
set_property PACKAGE_PIN R5 [get_ports {Q[1]}]
set_property PACKAGE_PIN U7 [get_ports {Q[2]}]
set_property PACKAGE_PIN R6 [get_ports {Q[3]}]
set_property PACKAGE_PIN R7 [get_ports {Q[4]}]
set_property PACKAGE_PIN U8 [get_ports {Q[5]}]
set_property PACKAGE_PIN T8 [get_ports {Q[6]}]
set_property PACKAGE_PIN V9 [get_ports {Q[7]}]
set_property PACKAGE_PIN V15 [get_ports CLR]
set_property PACKAGE_PIR15 [get_ports OE_]
set_property PACKAGE_PIN U16 [get_ports reset]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets CP_IBUF]