#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 15 17:31:03 2022
# Process ID: 32148
# Current directory: C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28908
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.633 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_2' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_2' (2#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'sixteenbitalu_3' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitalu_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_adder_6' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteen_bit_adder_6.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteen_bit_adder_6.v:26]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_adder_6' (3#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteen_bit_adder_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteenbitcmp_7' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitcmp_7.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitcmp_7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sixteenbitcmp_7' (4#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitcmp_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteenbitbool_8' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitbool_8.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitbool_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'sixteenbitbool_8' (5#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitbool_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteenbitshifter_9' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitshifter_9.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitshifter_9.v:21]
INFO: [Synth 8-6155] done synthesizing module 'sixteenbitshifter_9' (6#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitshifter_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteenbitmul_10' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitmul_10.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitmul_10.v:21]
INFO: [Synth 8-6155] done synthesizing module 'sixteenbitmul_10' (7#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitmul_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteenbitalu_3' (8#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitalu_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'tst_4' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/tst_4.v:7]
	Parameter BEGIN_state bound to: 4'b0000 
	Parameter ADD_state bound to: 4'b0001 
	Parameter SUB_state bound to: 4'b0010 
	Parameter MUL_state bound to: 4'b0011 
	Parameter AND_state bound to: 4'b0100 
	Parameter OR_state bound to: 4'b0101 
	Parameter XOR_state bound to: 4'b0110 
	Parameter A_state bound to: 4'b0111 
	Parameter SHL_state bound to: 4'b1000 
	Parameter SHR_state bound to: 4'b1001 
	Parameter SRA_state bound to: 4'b1010 
	Parameter CMPEQ_state bound to: 4'b1011 
	Parameter CMPLE_state bound to: 4'b1100 
	Parameter CMPLT_state bound to: 4'b1101 
	Parameter GOOD_state bound to: 4'b1110 
	Parameter ERROR_state bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_11' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/edge_detector_11.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_11' (9#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/edge_detector_11.v:12]
INFO: [Synth 8-6157] synthesizing module 'addTest_12' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/addTest_12.v:7]
	Parameter START_state bound to: 4'b0000 
	Parameter A1_state bound to: 4'b0001 
	Parameter A2_state bound to: 4'b0010 
	Parameter A3_state bound to: 4'b0011 
	Parameter V_state bound to: 4'b0100 
	Parameter N_state bound to: 4'b0101 
	Parameter Z_state bound to: 4'b0110 
	Parameter SUCCESS_state bound to: 4'b0111 
	Parameter FAIL_state bound to: 4'b1000 
	Parameter POS1 bound to: 16'b0000000000000011 
	Parameter POS2 bound to: 16'b0100000000000001 
	Parameter POS3 bound to: 16'b0000000000000000 
	Parameter NEG1 bound to: 16'b1011110000001111 
	Parameter NEG2 bound to: 16'b1000000000000001 
	Parameter NEG3 bound to: 16'b1000000000000001 
	Parameter A1RESULT bound to: 16'b0100000000000100 
	Parameter A2RESULT bound to: 16'b1011110000010010 
	Parameter A3RESULT bound to: 16'b0011110000010000 
	Parameter V bound to: 16'b0000000000000010 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/addTest_12.v:100]
INFO: [Synth 8-6155] done synthesizing module 'addTest_12' (10#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/addTest_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'subTest_13' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/subTest_13.v:7]
	Parameter START_state bound to: 3'b000 
	Parameter S1_state bound to: 3'b001 
	Parameter S2_state bound to: 3'b010 
	Parameter S3_state bound to: 3'b011 
	Parameter S4_state bound to: 3'b100 
	Parameter S5_state bound to: 3'b101 
	Parameter SUCCESS_state bound to: 3'b110 
	Parameter FAIL_state bound to: 3'b111 
	Parameter POS1A bound to: 16'b0111111111111111 
	Parameter POS1B bound to: 16'b0000000011111111 
	Parameter S1RESULT bound to: 16'b0111111100000000 
	Parameter POS2A bound to: 16'b0111111111111111 
	Parameter POS2B bound to: 16'b0111111111111111 
	Parameter S2RESULT bound to: 16'b0000000000000000 
	Parameter POS3A bound to: 16'b0000000000000001 
	Parameter POS3B bound to: 16'b0000000000000010 
	Parameter S3RESULT bound to: 16'b1111111111111111 
	Parameter POS4A bound to: 16'b0000000000000001 
	Parameter NEG4B bound to: 16'b1111111111111111 
	Parameter S4RESULT bound to: 16'b0000000000000010 
	Parameter NEG5A bound to: 16'b1111111111111111 
	Parameter NEG5B bound to: 16'b1111111111111101 
	Parameter S5RESULT bound to: 16'b0000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'subTest_13' (11#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/subTest_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'mulTest_14' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/mulTest_14.v:7]
	Parameter START_state bound to: 3'b000 
	Parameter M1_state bound to: 3'b001 
	Parameter M2_state bound to: 3'b010 
	Parameter M3_state bound to: 3'b011 
	Parameter M4_state bound to: 3'b100 
	Parameter SUCCESS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
	Parameter POS1A bound to: 16'b0000000000000010 
	Parameter POS1B bound to: 16'b0000000000000100 
	Parameter M1RESULT bound to: 16'b0000000000001000 
	Parameter POS2A bound to: 16'b0100000000000001 
	Parameter POS2B bound to: 16'b0000000000000011 
	Parameter M2RESULT bound to: 16'b1100000000000011 
	Parameter POS3A bound to: 16'b0000000000000001 
	Parameter NEG3B bound to: 16'b1111111111111111 
	Parameter M3RESULT bound to: 16'b1111111111111111 
	Parameter NEG4A bound to: 16'b1111111111111111 
	Parameter NEG4B bound to: 16'b1111111111111000 
	Parameter M4RESULT bound to: 16'b0000000000001000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/mulTest_14.v:86]
INFO: [Synth 8-6155] done synthesizing module 'mulTest_14' (12#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/mulTest_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'orTest_15' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/orTest_15.v:7]
	Parameter START_state bound to: 3'b000 
	Parameter LL_state bound to: 3'b001 
	Parameter AL_state bound to: 3'b010 
	Parameter LB_state bound to: 3'b011 
	Parameter AB_state bound to: 3'b100 
	Parameter SUCCESS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
	Parameter HH bound to: 16'b1111111111111111 
	Parameter LL bound to: 16'b1000000000000001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/orTest_15.v:66]
INFO: [Synth 8-6155] done synthesizing module 'orTest_15' (13#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/orTest_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'andTest_16' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/andTest_16.v:7]
	Parameter START_state bound to: 3'b000 
	Parameter LL_state bound to: 3'b001 
	Parameter AL_state bound to: 3'b010 
	Parameter LB_state bound to: 3'b011 
	Parameter AB_state bound to: 3'b100 
	Parameter SUCCESS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
	Parameter HH bound to: 16'b1111111111111111 
	Parameter LL bound to: 16'b1000000000000001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/andTest_16.v:66]
INFO: [Synth 8-6155] done synthesizing module 'andTest_16' (14#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/andTest_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'xorTest_17' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/xorTest_17.v:7]
	Parameter START_state bound to: 3'b000 
	Parameter LL_state bound to: 3'b001 
	Parameter AL_state bound to: 3'b010 
	Parameter LB_state bound to: 3'b011 
	Parameter AB_state bound to: 3'b100 
	Parameter SUCCESS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
	Parameter HH bound to: 16'b1111111111111111 
	Parameter LL bound to: 16'b1000000000000001 
	Parameter II bound to: 16'b0111111111111110 
	Parameter ZZ bound to: 16'b0000000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/xorTest_17.v:70]
INFO: [Synth 8-6155] done synthesizing module 'xorTest_17' (15#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/xorTest_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'bolATest_18' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/bolATest_18.v:7]
	Parameter START_state bound to: 3'b000 
	Parameter LL_state bound to: 3'b001 
	Parameter AL_state bound to: 3'b010 
	Parameter LB_state bound to: 3'b011 
	Parameter AB_state bound to: 3'b100 
	Parameter SUCCESS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
	Parameter HH bound to: 16'b1111111111111111 
	Parameter LL bound to: 16'b1000000000000001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/bolATest_18.v:66]
INFO: [Synth 8-6155] done synthesizing module 'bolATest_18' (16#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/bolATest_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'shlTest_19' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/shlTest_19.v:7]
	Parameter START_state bound to: 3'b000 
	Parameter L1_state bound to: 3'b001 
	Parameter L2_state bound to: 3'b010 
	Parameter L3_state bound to: 3'b011 
	Parameter L4_state bound to: 3'b100 
	Parameter SUCCESS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
	Parameter L1A bound to: 16'b0110100101101010 
	Parameter L1B bound to: 16'b0000000000000100 
	Parameter L2A bound to: 16'b0110100101101010 
	Parameter L2B bound to: 16'b0000000000000000 
	Parameter L3A bound to: 16'b0111111111111111 
	Parameter L3B bound to: 16'b0000000000000001 
	Parameter L4A bound to: 16'b0000000000000001 
	Parameter L4B bound to: 16'b0000000000000010 
	Parameter L1 bound to: 16'b1001011010100000 
	Parameter L2 bound to: 16'b0110100101101010 
	Parameter L3 bound to: 16'b1111111111111110 
	Parameter L4 bound to: 16'b0000000000000100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/shlTest_19.v:78]
INFO: [Synth 8-6155] done synthesizing module 'shlTest_19' (17#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/shlTest_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'shrTest_20' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/shrTest_20.v:7]
	Parameter START_state bound to: 3'b000 
	Parameter R1_state bound to: 3'b001 
	Parameter R2_state bound to: 3'b010 
	Parameter R3_state bound to: 3'b011 
	Parameter R4_state bound to: 3'b100 
	Parameter SUCCESS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
	Parameter R1A bound to: 16'b0110100101101010 
	Parameter R1B bound to: 16'b0000000000000100 
	Parameter R1 bound to: 16'b0000011010010110 
	Parameter R2A bound to: 16'b0110100101101010 
	Parameter R2B bound to: 16'b0000000000000001 
	Parameter R2 bound to: 16'b0011010010110101 
	Parameter R3A bound to: 16'b0111111111111111 
	Parameter R3B bound to: 16'b0000000000000010 
	Parameter R3 bound to: 16'b0001111111111111 
	Parameter R4A bound to: 16'b1000000000000000 
	Parameter R4B bound to: 16'b0000000000000000 
	Parameter R4 bound to: 16'b1000000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/shrTest_20.v:78]
INFO: [Synth 8-6155] done synthesizing module 'shrTest_20' (18#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/shrTest_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'sraTest_21' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sraTest_21.v:7]
	Parameter START_state bound to: 3'b000 
	Parameter A1_state bound to: 3'b001 
	Parameter A2_state bound to: 3'b010 
	Parameter A3_state bound to: 3'b011 
	Parameter A4_state bound to: 3'b100 
	Parameter SUCCESS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
	Parameter A1A bound to: 16'b0111111100000000 
	Parameter A1B bound to: 16'b0000000000000100 
	Parameter A1 bound to: 16'b0000011111110000 
	Parameter A2A bound to: 16'b1010100101101010 
	Parameter A2B bound to: 16'b0000000000000000 
	Parameter A2 bound to: 16'b1010100101101010 
	Parameter A3A bound to: 16'b0111111111111111 
	Parameter A3B bound to: 16'b0000000000000010 
	Parameter A3 bound to: 16'b0001111111111111 
	Parameter A4A bound to: 16'b1000000000000000 
	Parameter A4B bound to: 16'b0000000000000001 
	Parameter A4 bound to: 16'b1100000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sraTest_21.v:78]
INFO: [Synth 8-6155] done synthesizing module 'sraTest_21' (19#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sraTest_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'cmpeqTest_22' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/cmpeqTest_22.v:7]
	Parameter START_state bound to: 4'b0000 
	Parameter QQ1_state bound to: 4'b0001 
	Parameter QQ2_state bound to: 4'b0010 
	Parameter KK1_state bound to: 4'b0011 
	Parameter KK2_state bound to: 4'b0100 
	Parameter QQ3_state bound to: 4'b0101 
	Parameter KK3_state bound to: 4'b0110 
	Parameter SUCCESS_state bound to: 4'b0111 
	Parameter FAIL_state bound to: 4'b1000 
	Parameter QQ1A bound to: 16'b0110100101101010 
	Parameter QQ1B bound to: 16'b0110100101100000 
	Parameter QQ2A bound to: 16'b0110100101101010 
	Parameter QQ2B bound to: 16'b0110100101101010 
	Parameter KK1A bound to: 16'b1000101010011100 
	Parameter KK1B bound to: 16'b1000101010010000 
	Parameter KK2A bound to: 16'b1000101010011100 
	Parameter KK2B bound to: 16'b1000101010011100 
	Parameter QQ3A bound to: 16'b0111111111111111 
	Parameter QQ3B bound to: 16'b0111111111111111 
	Parameter KK3A bound to: 16'b1000000000000000 
	Parameter KK3B bound to: 16'b1000000000000000 
	Parameter QQ1 bound to: 1'b0 
	Parameter QQ2 bound to: 1'b1 
	Parameter KK1 bound to: 1'b0 
	Parameter KK2 bound to: 1'b1 
	Parameter QQ3 bound to: 1'b1 
	Parameter KK3 bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/cmpeqTest_22.v:92]
INFO: [Synth 8-6155] done synthesizing module 'cmpeqTest_22' (20#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/cmpeqTest_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'cmpleTest_23' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/cmpleTest_23.v:7]
	Parameter START_state bound to: 4'b0000 
	Parameter QQ1_state bound to: 4'b0001 
	Parameter QQ2_state bound to: 4'b0010 
	Parameter QQ3_state bound to: 4'b0011 
	Parameter QQ4_state bound to: 4'b0100 
	Parameter KK1_state bound to: 4'b0101 
	Parameter KK2_state bound to: 4'b0110 
	Parameter KK3_state bound to: 4'b0111 
	Parameter KK4_state bound to: 4'b1000 
	Parameter SUCCESS_state bound to: 4'b1001 
	Parameter FAIL_state bound to: 4'b1010 
	Parameter QQ1A bound to: 16'b0110100101100000 
	Parameter QQ1B bound to: 16'b0110100101101010 
	Parameter QQ2A bound to: 16'b0110100101101010 
	Parameter QQ2B bound to: 16'b0110100101100000 
	Parameter QQ3A bound to: 16'b0110100101101010 
	Parameter QQ3B bound to: 16'b0110100101101010 
	Parameter QQ4A bound to: 16'b0111111111111111 
	Parameter QQ4B bound to: 16'b0111111111111111 
	Parameter KK1A bound to: 16'b1000101010010000 
	Parameter KK1B bound to: 16'b1000101010011100 
	Parameter KK2A bound to: 16'b1000101010011100 
	Parameter KK2B bound to: 16'b1000101010010000 
	Parameter KK3A bound to: 16'b1000101010011100 
	Parameter KK3B bound to: 16'b1000101010011100 
	Parameter KK4A bound to: 16'b1000000000000000 
	Parameter KK4B bound to: 16'b1000000000000000 
	Parameter QQ1 bound to: 1'b1 
	Parameter QQ2 bound to: 1'b0 
	Parameter QQ3 bound to: 1'b1 
	Parameter QQ4 bound to: 1'b1 
	Parameter KK1 bound to: 1'b1 
	Parameter KK2 bound to: 1'b0 
	Parameter KK3 bound to: 1'b1 
	Parameter KK4 bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/cmpleTest_23.v:106]
INFO: [Synth 8-6155] done synthesizing module 'cmpleTest_23' (21#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/cmpleTest_23.v:7]
INFO: [Synth 8-6157] synthesizing module 'cmpltTest_24' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/cmpltTest_24.v:7]
	Parameter START_state bound to: 4'b0000 
	Parameter QQ1_state bound to: 4'b0001 
	Parameter QQ2_state bound to: 4'b0010 
	Parameter QQ3_state bound to: 4'b0011 
	Parameter QQ4_state bound to: 4'b0100 
	Parameter KK1_state bound to: 4'b0101 
	Parameter KK2_state bound to: 4'b0110 
	Parameter KK3_state bound to: 4'b0111 
	Parameter KK4_state bound to: 4'b1000 
	Parameter SUCCESS_state bound to: 4'b1001 
	Parameter FAIL_state bound to: 4'b1010 
	Parameter QQ1A bound to: 16'b0110100101100000 
	Parameter QQ1B bound to: 16'b0110100101101010 
	Parameter QQ2A bound to: 16'b0110100101101010 
	Parameter QQ2B bound to: 16'b0110100101100000 
	Parameter QQ3A bound to: 16'b0110100101101010 
	Parameter QQ3B bound to: 16'b0110100101101010 
	Parameter QQ4A bound to: 16'b0111111111111111 
	Parameter QQ4B bound to: 16'b0111111111111111 
	Parameter KK1A bound to: 16'b1000101010010000 
	Parameter KK1B bound to: 16'b1000101010011100 
	Parameter KK2A bound to: 16'b1000101010011100 
	Parameter KK2B bound to: 16'b1000101010010000 
	Parameter KK3A bound to: 16'b1000101010011100 
	Parameter KK3B bound to: 16'b1000101010011100 
	Parameter KK4A bound to: 16'b1000000000000000 
	Parameter KK4B bound to: 16'b1000000000000000 
	Parameter QQ1 bound to: 1'b1 
	Parameter QQ2 bound to: 1'b0 
	Parameter QQ3 bound to: 1'b0 
	Parameter QQ4 bound to: 1'b0 
	Parameter KK1 bound to: 1'b1 
	Parameter KK2 bound to: 1'b0 
	Parameter KK3 bound to: 1'b0 
	Parameter KK4 bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/cmpltTest_24.v:106]
INFO: [Synth 8-6155] done synthesizing module 'cmpltTest_24' (22#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/cmpltTest_24.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tst_4' (23#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/tst_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_5' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/multi_seven_seg_5.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_25' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/counter_25.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_25' (24#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/counter_25.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_26' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/seven_seg_26.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/seven_seg_26.v:16]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_26' (25#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/seven_seg_26.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_27' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/decoder_27.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_27' (26#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/decoder_27.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_5' (27#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/multi_seven_seg_5.v:12]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (28#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.633 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1017.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1082.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1082.012 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1082.012 ; gain = 64.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1082.012 ; gain = 64.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1082.012 ; gain = 64.379
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'addTest_12'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'subTest_13'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'mulTest_14'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'orTest_15'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'andTest_16'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'xorTest_17'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'bolATest_18'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'shlTest_19'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'shrTest_20'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'sraTest_21'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'cmpeqTest_22'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'cmpleTest_23'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'cmpltTest_24'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'tst_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                             0000 |                             0000
                A1_state |                             0001 |                             0001
                A2_state |                             0010 |                             0010
                A3_state |                             0011 |                             0011
                 V_state |                             0100 |                             0100
                 Z_state |                             0101 |                             0110
                 N_state |                             0110 |                             0101
           SUCCESS_state |                             0111 |                             0111
              FAIL_state |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'addTest_12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                              000 |                              000
                S1_state |                              001 |                              001
                S2_state |                              010 |                              010
                S3_state |                              011 |                              011
                S4_state |                              100 |                              100
                S5_state |                              101 |                              101
           SUCCESS_state |                              110 |                              110
              FAIL_state |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'subTest_13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                              000 |                              000
                M1_state |                              001 |                              001
                M2_state |                              010 |                              010
                M3_state |                              011 |                              011
                M4_state |                              100 |                              100
           SUCCESS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'mulTest_14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                              000 |                              000
                LL_state |                              001 |                              001
                AL_state |                              010 |                              010
                LB_state |                              011 |                              011
                AB_state |                              100 |                              100
           SUCCESS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'orTest_15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                              000 |                              000
                LL_state |                              001 |                              001
                AL_state |                              010 |                              010
                LB_state |                              011 |                              011
                AB_state |                              100 |                              100
           SUCCESS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'andTest_16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                              000 |                              000
                LL_state |                              001 |                              001
                AL_state |                              010 |                              010
                LB_state |                              011 |                              011
                AB_state |                              100 |                              100
           SUCCESS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'xorTest_17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                              000 |                              000
                LL_state |                              001 |                              001
                AL_state |                              010 |                              010
                LB_state |                              011 |                              011
                AB_state |                              100 |                              100
           SUCCESS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'bolATest_18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                              000 |                              000
                L1_state |                              001 |                              001
                L2_state |                              010 |                              010
                L3_state |                              011 |                              011
                L4_state |                              100 |                              100
           SUCCESS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'shlTest_19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                              000 |                              000
                R1_state |                              001 |                              001
                R2_state |                              010 |                              010
                R3_state |                              011 |                              011
                R4_state |                              100 |                              100
           SUCCESS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'shrTest_20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                              000 |                              000
                A1_state |                              001 |                              001
                A2_state |                              010 |                              010
                A3_state |                              011 |                              011
                A4_state |                              100 |                              100
           SUCCESS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'sraTest_21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                             0000 |                             0000
               QQ1_state |                             0001 |                             0001
               QQ2_state |                             0010 |                             0010
               QQ3_state |                             0011 |                             0101
               KK1_state |                             0100 |                             0011
               KK2_state |                             0101 |                             0100
               KK3_state |                             0110 |                             0110
           SUCCESS_state |                             0111 |                             0111
              FAIL_state |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'cmpeqTest_22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                             0000 |                             0000
               QQ1_state |                             0001 |                             0001
               QQ2_state |                             0010 |                             0010
               QQ3_state |                             0011 |                             0011
               QQ4_state |                             0100 |                             0100
               KK1_state |                             0101 |                             0101
               KK2_state |                             0110 |                             0110
               KK3_state |                             0111 |                             0111
               KK4_state |                             1000 |                             1000
           SUCCESS_state |                             1001 |                             1001
              FAIL_state |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'cmpleTest_23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                             0000 |                             0000
               QQ1_state |                             0001 |                             0001
               QQ2_state |                             0010 |                             0010
               QQ3_state |                             0011 |                             0011
               QQ4_state |                             0100 |                             0100
               KK1_state |                             0101 |                             0101
               KK2_state |                             0110 |                             0110
               KK3_state |                             0111 |                             0111
               KK4_state |                             1000 |                             1000
           SUCCESS_state |                             1001 |                             1001
              FAIL_state |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'cmpltTest_24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             BEGIN_state |                             0000 |                             0000
               ADD_state |                             0001 |                             0001
               SUB_state |                             0010 |                             0010
               MUL_state |                             0011 |                             0011
                OR_state |                             0100 |                             0101
               AND_state |                             0101 |                             0100
               XOR_state |                             0110 |                             0110
                 A_state |                             0111 |                             0111
               SHL_state |                             1000 |                             1000
               SHR_state |                             1001 |                             1001
               SRA_state |                             1010 |                             1010
             CMPEQ_state |                             1011 |                             1011
             CMPLE_state |                             1100 |                             1100
             CMPLT_state |                             1101 |                             1101
              GOOD_state |                             1110 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'tst_4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1082.012 ; gain = 64.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 13    
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               28 Bit    Registers := 13    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   28 Bit        Muxes := 21    
	   5 Input   28 Bit        Muxes := 38    
	   9 Input   28 Bit        Muxes := 2     
	   8 Input   28 Bit        Muxes := 1     
	   7 Input   28 Bit        Muxes := 8     
	  11 Input   28 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 170   
	   4 Input   16 Bit        Muxes := 5     
	   3 Input   16 Bit        Muxes := 19    
	   9 Input   16 Bit        Muxes := 6     
	   8 Input   16 Bit        Muxes := 3     
	   7 Input   16 Bit        Muxes := 20    
	  11 Input   16 Bit        Muxes := 6     
	  15 Input   16 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 1     
	   7 Input   15 Bit        Muxes := 1     
	  11 Input    8 Bit        Muxes := 2     
	  15 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   9 Input    6 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 28    
	   8 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 8     
	  11 Input    4 Bit        Muxes := 2     
	  15 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 37    
	   7 Input    3 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 14    
	   9 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 16    
	  11 Input    1 Bit        Muxes := 4     
	  15 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP out0, operation Mode is: A*B.
DSP Report: operator out0 is absorbed into DSP out0.
DSP Report: Generating DSP alu/multiplier/out0, operation Mode is: A2*B2.
DSP Report: register M_input2_q_reg is absorbed into DSP alu/multiplier/out0.
DSP Report: register M_input1_q_reg is absorbed into DSP alu/multiplier/out0.
DSP Report: operator alu/multiplier/out0 is absorbed into DSP alu/multiplier/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1082.012 ; gain = 64.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sixteenbitmul_10 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|au_top_0         | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1097.504 ; gain = 79.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1123.746 ; gain = 106.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1130.352 ; gain = 112.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1145.648 ; gain = 128.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1145.648 ; gain = 128.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1145.648 ; gain = 128.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1145.648 ; gain = 128.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1145.648 ; gain = 128.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1145.648 ; gain = 128.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   111|
|3     |DSP48E1 |     1|
|4     |LUT1    |     5|
|5     |LUT2    |   322|
|6     |LUT3    |   149|
|7     |LUT4    |    77|
|8     |LUT5    |   106|
|9     |LUT6    |   388|
|10    |MUXF7   |    30|
|11    |MUXF8   |     5|
|12    |FDRE    |   485|
|13    |FDSE    |     4|
|14    |IBUF    |    31|
|15    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1145.648 ; gain = 128.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1145.648 ; gain = 63.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1145.648 ; gain = 128.016
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1157.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1157.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1157.707 ; gain = 140.074
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 17:32:11 2022...
