{
  "name": "core_arch::x86::avx::_mm256_lddqu_si256",
  "safe": false,
  "callees": {
    "core_arch::x86::avx::vlddqu": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::simd::i8x32": [
      "Plain"
    ],
    "core_arch::x86::__m256i": [
      "Plain"
    ]
  },
  "path": 5906,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx.rs:1821:1: 1823:2",
  "src": "pub unsafe fn _mm256_lddqu_si256(mem_addr: *const __m256i) -> __m256i {\n    transmute(vlddqu(mem_addr as *const i8))\n}",
  "mir": "fn core_arch::x86::avx::_mm256_lddqu_si256(_1: *const core_arch::x86::__m256i) -> core_arch::x86::__m256i {\n    let mut _0: core_arch::x86::__m256i;\n    let mut _2: core_arch::simd::i8x32;\n    let mut _3: *const i8;\n    debug mem_addr => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        _3 = _1 as *const i8;\n        _2 = core_arch::x86::avx::vlddqu(move _3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_3);\n        _0 = move _2 as core_arch::x86::__m256i;\n        StorageDead(_2);\n        return;\n    }\n}\n",
  "doc": " Loads 256-bits of integer data from unaligned memory into result.\n This intrinsic may perform better than `_mm256_loadu_si256` when the\n data crosses a cache line boundary.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_lddqu_si256)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}