#ifndef STM32F401CC_H
#define STM32F401CC_H
typedef enum {
    IRQ_WINDOW_WATCHDOG_TIMER,
    IRQ_EXTERNAL_LINE16,
    IRQ_EXTERNAL_LINE21,
    IRQ_EXTERNAL_LINE22,
    IRQ_FLASH,
    IRQ_RCC,
    IRQ_EXT0,
    IRQ_EXT1,
    IRQ_EXT2,
    IRQ_EXT3,
    IRQ_EXT4,
    IRQ_DMA1_STREAM0,
    IRQ_DMA1_STREAM1,
    IRQ_DMA1_STREAM2,
    IRQ_DMA1_STREAM3,
    IRQ_DMA1_STREAM4,
    IRQ_DMA1_STREAM5,
    IRQ_DMA1_STREAM6,
    IRQ_ADC,
    RESERVED_19,
    RESERVED_20,
    RESERVED_21,
    RESERVED_22,
    IRQ_EXT9,
    IRQ_TIM1_BRK,
    IRQ_TIM1_UP,
    IRQ_TIMI1_TRG,
    IRQ_TIMI1_CC,
    IRQ_TIMI2,
    IRQ_TIMI3,
    IRQ_TIMI4,
    IRQ_I2C1_EV,
    IRQ_I2C1_ER,
    IRQ_I2C2_EV,
    IRQ_I2C2_ER,
    IRQ_SPI1,
    IRQ_SPI2,
    IRQ_USART1,
    IRQ_USART2,
    RESERVED_39,
    IRQ_EXTI15,
    IRQ_EXTI17,
    IRQ_EXTI18,
    RESERVED_43,
    RESERVED_44,
    RESERVED_45,
    RESERVED_46,
    IRQ_DMA1,
    RESERVED_48,
    IRQ_SDIO,
    IRQ_TIM5,
    IRQ_SPI3,
    RESERVED_52,
    RESERVED_53,
    RESERVED_54,
    RESERVED_55,
    IRQ_DMA2_STREAM0,
    IRQ_DMA2_STREAM1,
    IRQ_DMA2_STREAM2,
    IRQ_DMA2_STREAM3,
    IRQ_DMA2_STREAM4,
    RESERVED_61,
    RESERVED_62,
    RESERVED_63,
    RESERVED_64,
    RESERVED_65,
    RESERVED_66,
    IRQ_OTG_FS,
    IRQ_DMA2_STREAM5,
    IRQ_DMA2_STREAM6,
    IRQ_DMA2_STREAM7,
    IRQ_USART6,
    IRQ_I2C3_EV,
    IRQ_I2C3_ER,
    RESERVED_74,
    RESERVED_75,
    RESERVED_76,
    RESERVED_77,
    RESERVED_78,
    RESERVED_79,
    RESERVED_80,
    IRQ_FPU,
    RESERVED_82,
    RESERVED_83,
    IRQ_SPI4
}IRQ_t;
#endif
