

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Tue Oct 12 10:56:04 2021

Microchip MPLAB XC8 C Compiler v2.32 (Pro license) build 20210201212658 Og9s 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	plic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13                           	psect	pa_nodes0,global,class=CODE,delta=1
    14  0000                     
    15                           ; Version 2.20
    16                           ; Generated 12/02/2020 GMT
    17                           ; 
    18                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49  0000                     _LATCbits	set	3979
    50  0000                     _OSCCONbits	set	4051
    51  0000                     _TRISC	set	3988
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56  007F80                     __pcinit:
    57                           	callstack 0
    58  007F80                     start_initialization:
    59                           	callstack 0
    60  007F80                     __initialization:
    61                           	callstack 0
    62  007F80                     end_of_initialization:
    63                           	callstack 0
    64  007F80                     __end_of__initialization:
    65                           	callstack 0
    66  007F80  0100               	movlb	0
    67  007F82  EFC9  F03F         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70  000001                     __pcstackCOMRAM:
    71                           	callstack 0
    72  000001                     ??_main:
    73                           
    74                           ; 1 bytes @ 0x0
    75  000001                     	ds	2
    76                           
    77 ;;
    78 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    79 ;;
    80 ;; *************** function _main *****************
    81 ;; Defined at:
    82 ;;		line 11 in file "maincode.c"
    83 ;; Parameters:    Size  Location     Type
    84 ;;		None
    85 ;; Auto vars:     Size  Location     Type
    86 ;;		None
    87 ;; Return value:  Size  Location     Type
    88 ;;                  1    wreg      void 
    89 ;; Registers used:
    90 ;;		wreg, status,2, cstack
    91 ;; Tracked objects:
    92 ;;		On entry : 0/0
    93 ;;		On exit  : 0/0
    94 ;;		Unchanged: 0/0
    95 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    96 ;;      Params:         0       0       0       0       0       0       0       0       0
    97 ;;      Locals:         0       0       0       0       0       0       0       0       0
    98 ;;      Temps:          2       0       0       0       0       0       0       0       0
    99 ;;      Totals:         2       0       0       0       0       0       0       0       0
   100 ;;Total ram usage:        2 bytes
   101 ;; Hardware stack levels required when called: 1
   102 ;; This function calls:
   103 ;;		_configuro
   104 ;; This function is called by:
   105 ;;		Startup code after reset
   106 ;; This function uses a non-reentrant model
   107 ;;
   108                           
   109                           	psect	text0
   110  007F92                     __ptext0:
   111                           	callstack 0
   112  007F92                     _main:
   113                           	callstack 30
   114                           
   115                           ;maincode.c: 12:     configuro();
   116                           
   117                           ;incstack = 0
   118  007F92  ECC3  F03F         	call	_configuro	;wreg free
   119  007F96                     l705:
   120                           
   121                           ;maincode.c: 14:         LATCbits.LC0 = 1;
   122  007F96  808B               	bsf	139,0,c	;volatile
   123                           
   124                           ;maincode.c: 15:         _delay((unsigned long)((100)*(4000000UL/4000.0)));
   125  007F98  0E82               	movlw	130
   126  007F9A  6E01               	movwf	??_main^0,c
   127  007F9C  0EDE               	movlw	222
   128  007F9E                     u17:
   129  007F9E  2EE8               	decfsz	wreg,f,c
   130  007FA0  D7FE               	bra	u17
   131  007FA2  2E01               	decfsz	??_main^0,f,c
   132  007FA4  D7FC               	bra	u17
   133                           
   134                           ;maincode.c: 16:         LATCbits.LC0 = 0;
   135  007FA6  908B               	bcf	139,0,c	;volatile
   136                           
   137                           ;maincode.c: 17:         _delay((unsigned long)((100)*(4000000UL/4000.0)));
   138  007FA8  0E82               	movlw	130
   139  007FAA  6E01               	movwf	??_main^0,c
   140  007FAC  0EDE               	movlw	222
   141  007FAE                     u27:
   142  007FAE  2EE8               	decfsz	wreg,f,c
   143  007FB0  D7FE               	bra	u27
   144  007FB2  2E01               	decfsz	??_main^0,f,c
   145  007FB4  D7FC               	bra	u27
   146                           
   147                           ;maincode.c: 18:         LATCbits.LC0 = 1;
   148  007FB6  808B               	bsf	139,0,c	;volatile
   149                           
   150                           ;maincode.c: 19:         _delay((unsigned long)((100)*(4000000UL/4000.0)));
   151  007FB8  0E82               	movlw	130
   152  007FBA  6E01               	movwf	??_main^0,c
   153  007FBC  0EDE               	movlw	222
   154  007FBE                     u37:
   155  007FBE  2EE8               	decfsz	wreg,f,c
   156  007FC0  D7FE               	bra	u37
   157  007FC2  2E01               	decfsz	??_main^0,f,c
   158  007FC4  D7FC               	bra	u37
   159                           
   160                           ;maincode.c: 20:         LATCbits.LC0 = 0;
   161  007FC6  908B               	bcf	139,0,c	;volatile
   162                           
   163                           ;maincode.c: 21:         _delay((unsigned long)((100)*(4000000UL/4000.0)));
   164  007FC8  0E82               	movlw	130
   165  007FCA  6E01               	movwf	??_main^0,c
   166  007FCC  0EDE               	movlw	222
   167  007FCE                     u47:
   168  007FCE  2EE8               	decfsz	wreg,f,c
   169  007FD0  D7FE               	bra	u47
   170  007FD2  2E01               	decfsz	??_main^0,f,c
   171  007FD4  D7FC               	bra	u47
   172                           
   173                           ;maincode.c: 22:         LATCbits.LC0 = 1;
   174  007FD6  808B               	bsf	139,0,c	;volatile
   175                           
   176                           ;maincode.c: 23:         _delay((unsigned long)((100)*(4000000UL/4000.0)));
   177  007FD8  0E82               	movlw	130
   178  007FDA  6E01               	movwf	??_main^0,c
   179  007FDC  0EDE               	movlw	222
   180  007FDE                     u57:
   181  007FDE  2EE8               	decfsz	wreg,f,c
   182  007FE0  D7FE               	bra	u57
   183  007FE2  2E01               	decfsz	??_main^0,f,c
   184  007FE4  D7FC               	bra	u57
   185                           
   186                           ;maincode.c: 24:         LATCbits.LC0 = 0;
   187  007FE6  908B               	bcf	139,0,c	;volatile
   188                           
   189                           ;maincode.c: 25:         _delay((unsigned long)((1000)*(4000000UL/4000.0)));
   190  007FE8  0E06               	movlw	6
   191  007FEA  6E02               	movwf	(??_main+1)^0,c
   192  007FEC  0E13               	movlw	19
   193  007FEE  6E01               	movwf	??_main^0,c
   194  007FF0  0EAE               	movlw	174
   195  007FF2                     u67:
   196  007FF2  2EE8               	decfsz	wreg,f,c
   197  007FF4  D7FE               	bra	u67
   198  007FF6  2E01               	decfsz	??_main^0,f,c
   199  007FF8  D7FC               	bra	u67
   200  007FFA  2E02               	decfsz	(??_main+1)^0,f,c
   201  007FFC  D7FA               	bra	u67
   202  007FFE  D7CB               	goto	l705
   203  008000                     __end_of_main:
   204                           	callstack 0
   205                           
   206 ;; *************** function _configuro *****************
   207 ;; Defined at:
   208 ;;		line 4 in file "maincode.c"
   209 ;; Parameters:    Size  Location     Type
   210 ;;		None
   211 ;; Auto vars:     Size  Location     Type
   212 ;;		None
   213 ;; Return value:  Size  Location     Type
   214 ;;                  1    wreg      void 
   215 ;; Registers used:
   216 ;;		wreg, status,2
   217 ;; Tracked objects:
   218 ;;		On entry : 0/0
   219 ;;		On exit  : 0/0
   220 ;;		Unchanged: 0/0
   221 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   222 ;;      Params:         0       0       0       0       0       0       0       0       0
   223 ;;      Locals:         0       0       0       0       0       0       0       0       0
   224 ;;      Temps:          0       0       0       0       0       0       0       0       0
   225 ;;      Totals:         0       0       0       0       0       0       0       0       0
   226 ;;Total ram usage:        0 bytes
   227 ;; Hardware stack levels used: 1
   228 ;; This function calls:
   229 ;;		Nothing
   230 ;; This function is called by:
   231 ;;		_main
   232 ;; This function uses a non-reentrant model
   233 ;;
   234                           
   235                           	psect	text1
   236  007F86                     __ptext1:
   237                           	callstack 0
   238  007F86                     _configuro:
   239                           	callstack 30
   240                           
   241                           ;maincode.c: 5:     TRISC = 0xFE;
   242                           
   243                           ;incstack = 0
   244  007F86  0EFE               	movlw	254
   245  007F88  6E94               	movwf	148,c	;volatile
   246                           
   247                           ;maincode.c: 6:     OSCCONbits.IRCF2 = 1;
   248  007F8A  8CD3               	bsf	211,6,c	;volatile
   249                           
   250                           ;maincode.c: 7:     OSCCONbits.IRCF1 = 1;
   251  007F8C  8AD3               	bsf	211,5,c	;volatile
   252                           
   253                           ;maincode.c: 8:     OSCCONbits.IRCF0 = 0;
   254  007F8E  98D3               	bcf	211,4,c	;volatile
   255  007F90  0CFE               	retlw	254	;funcret
   256  007F92                     __end_of_configuro:
   257                           	callstack 0
   258  0000                     
   259                           	psect	rparam
   260  0000                     
   261                           	psect	idloc
   262                           
   263                           ;Config register IDLOC0 @ 0x200000
   264                           ;	unspecified, using default values
   265  200000                     	org	2097152
   266  200000  FF                 	db	255
   267                           
   268                           ;Config register IDLOC1 @ 0x200001
   269                           ;	unspecified, using default values
   270  200001                     	org	2097153
   271  200001  FF                 	db	255
   272                           
   273                           ;Config register IDLOC2 @ 0x200002
   274                           ;	unspecified, using default values
   275  200002                     	org	2097154
   276  200002  FF                 	db	255
   277                           
   278                           ;Config register IDLOC3 @ 0x200003
   279                           ;	unspecified, using default values
   280  200003                     	org	2097155
   281  200003  FF                 	db	255
   282                           
   283                           ;Config register IDLOC4 @ 0x200004
   284                           ;	unspecified, using default values
   285  200004                     	org	2097156
   286  200004  FF                 	db	255
   287                           
   288                           ;Config register IDLOC5 @ 0x200005
   289                           ;	unspecified, using default values
   290  200005                     	org	2097157
   291  200005  FF                 	db	255
   292                           
   293                           ;Config register IDLOC6 @ 0x200006
   294                           ;	unspecified, using default values
   295  200006                     	org	2097158
   296  200006  FF                 	db	255
   297                           
   298                           ;Config register IDLOC7 @ 0x200007
   299                           ;	unspecified, using default values
   300  200007                     	org	2097159
   301  200007  FF                 	db	255
   302                           
   303                           	psect	config
   304                           
   305                           ;Config register CONFIG1L @ 0x300000
   306                           ;	PLL Prescaler Selection bits
   307                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   308                           ;	System Clock Postscaler Selection bits
   309                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   310                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   311                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   312  300000                     	org	3145728
   313  300000  00                 	db	0
   314                           
   315                           ;Config register CONFIG1H @ 0x300001
   316                           ;	Oscillator Selection bits
   317                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   318                           ;	Fail-Safe Clock Monitor Enable bit
   319                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   320                           ;	Internal/External Oscillator Switchover bit
   321                           ;	IESO = OFF, Oscillator Switchover mode disabled
   322  300001                     	org	3145729
   323  300001  08                 	db	8
   324                           
   325                           ;Config register CONFIG2L @ 0x300002
   326                           ;	Power-up Timer Enable bit
   327                           ;	PWRT = ON, PWRT enabled
   328                           ;	Brown-out Reset Enable bits
   329                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   330                           ;	Brown-out Reset Voltage bits
   331                           ;	BORV = 3, Minimum setting 2.05V
   332                           ;	USB Voltage Regulator Enable bit
   333                           ;	VREGEN = OFF, USB voltage regulator disabled
   334  300002                     	org	3145730
   335  300002  18                 	db	24
   336                           
   337                           ;Config register CONFIG2H @ 0x300003
   338                           ;	Watchdog Timer Enable bit
   339                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   340                           ;	Watchdog Timer Postscale Select bits
   341                           ;	WDTPS = 32768, 1:32768
   342  300003                     	org	3145731
   343  300003  1E                 	db	30
   344                           
   345                           ; Padding undefined space
   346  300004                     	org	3145732
   347  300004  FF                 	db	255
   348                           
   349                           ;Config register CONFIG3H @ 0x300005
   350                           ;	CCP2 MUX bit
   351                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   352                           ;	PORTB A/D Enable bit
   353                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   354                           ;	Low-Power Timer 1 Oscillator Enable bit
   355                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   356                           ;	MCLR Pin Enable bit
   357                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   358  300005                     	org	3145733
   359  300005  01                 	db	1
   360                           
   361                           ;Config register CONFIG4L @ 0x300006
   362                           ;	Stack Full/Underflow Reset Enable bit
   363                           ;	STVREN = ON, Stack full/underflow will cause Reset
   364                           ;	Single-Supply ICSP Enable bit
   365                           ;	LVP = OFF, Single-Supply ICSP disabled
   366                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   367                           ;	ICPRT = OFF, ICPORT disabled
   368                           ;	Extended Instruction Set Enable bit
   369                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   370                           ;	Background Debugger Enable bit
   371                           ;	DEBUG = 0x1, unprogrammed default
   372  300006                     	org	3145734
   373  300006  81                 	db	129
   374                           
   375                           ; Padding undefined space
   376  300007                     	org	3145735
   377  300007  FF                 	db	255
   378                           
   379                           ;Config register CONFIG5L @ 0x300008
   380                           ;	Code Protection bit
   381                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   382                           ;	Code Protection bit
   383                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   384                           ;	Code Protection bit
   385                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   386                           ;	Code Protection bit
   387                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   388  300008                     	org	3145736
   389  300008  0F                 	db	15
   390                           
   391                           ;Config register CONFIG5H @ 0x300009
   392                           ;	Boot Block Code Protection bit
   393                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   394                           ;	Data EEPROM Code Protection bit
   395                           ;	CPD = OFF, Data EEPROM is not code-protected
   396  300009                     	org	3145737
   397  300009  C0                 	db	192
   398                           
   399                           ;Config register CONFIG6L @ 0x30000A
   400                           ;	Write Protection bit
   401                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   402                           ;	Write Protection bit
   403                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   404                           ;	Write Protection bit
   405                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   406                           ;	Write Protection bit
   407                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   408  30000A                     	org	3145738
   409  30000A  0F                 	db	15
   410                           
   411                           ;Config register CONFIG6H @ 0x30000B
   412                           ;	Configuration Register Write Protection bit
   413                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   414                           ;	Boot Block Write Protection bit
   415                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   416                           ;	Data EEPROM Write Protection bit
   417                           ;	WRTD = OFF, Data EEPROM is not write-protected
   418  30000B                     	org	3145739
   419  30000B  E0                 	db	224
   420                           
   421                           ;Config register CONFIG7L @ 0x30000C
   422                           ;	Table Read Protection bit
   423                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   424                           ;	Table Read Protection bit
   425                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   426                           ;	Table Read Protection bit
   427                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   428                           ;	Table Read Protection bit
   429                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   430  30000C                     	org	3145740
   431  30000C  0F                 	db	15
   432                           
   433                           ;Config register CONFIG7H @ 0x30000D
   434                           ;	Boot Block Table Read Protection bit
   435                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   436  30000D                     	org	3145741
   437  30000D  40                 	db	64
   438                           tosu	equ	0xFFF
   439                           tosh	equ	0xFFE
   440                           tosl	equ	0xFFD
   441                           stkptr	equ	0xFFC
   442                           pclatu	equ	0xFFB
   443                           pclath	equ	0xFFA
   444                           pcl	equ	0xFF9
   445                           tblptru	equ	0xFF8
   446                           tblptrh	equ	0xFF7
   447                           tblptrl	equ	0xFF6
   448                           tablat	equ	0xFF5
   449                           prodh	equ	0xFF4
   450                           prodl	equ	0xFF3
   451                           indf0	equ	0xFEF
   452                           postinc0	equ	0xFEE
   453                           postdec0	equ	0xFED
   454                           preinc0	equ	0xFEC
   455                           plusw0	equ	0xFEB
   456                           fsr0h	equ	0xFEA
   457                           fsr0l	equ	0xFE9
   458                           wreg	equ	0xFE8
   459                           indf1	equ	0xFE7
   460                           postinc1	equ	0xFE6
   461                           postdec1	equ	0xFE5
   462                           preinc1	equ	0xFE4
   463                           plusw1	equ	0xFE3
   464                           fsr1h	equ	0xFE2
   465                           fsr1l	equ	0xFE1
   466                           bsr	equ	0xFE0
   467                           indf2	equ	0xFDF
   468                           postinc2	equ	0xFDE
   469                           postdec2	equ	0xFDD
   470                           preinc2	equ	0xFDC
   471                           plusw2	equ	0xFDB
   472                           fsr2h	equ	0xFDA
   473                           fsr2l	equ	0xFD9
   474                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
                          _configuro
 ---------------------------------------------------------------------------------
 (1) _configuro                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _configuro

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Tue Oct 12 10:56:04 2021

                     u17 7F9E                       u27 7FAE                       u37 7FBE  
                     u47 7FCE                       u57 7FDE                       u67 7FF2  
                    l705 7F96                      wreg 000FE8                     _main 7F92  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _TRISC 000F94          __initialization 7F80             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7F80            ___rparam_used 000001  
         __pcstackCOMRAM 0001       __size_of_configuro 000C                  __Hparam 0000  
                __Lparam 0000        __end_of_configuro 7F92                  __pcinit 7F80  
                __ramtop 0800                  __ptext0 7F92                  __ptext1 7F86  
   end_of_initialization 7F80      start_initialization 7F80                _configuro 7F86  
               _LATCbits 000F8B               ?_configuro 0001                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 006E                 isa$xinst 000000  
            ??_configuro 0001               _OSCCONbits 000FD3  
