#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-339-g28987277a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55bca2cc2120 .scope module, "controller_tb" "controller_tb" 2 5;
 .timescale -9 -12;
v0x55bca2ce7f80_0 .net "bist_end", 0 0, v0x55bca2ce7300_0;  1 drivers
v0x55bca2ce8070_0 .var "clk", 0 0;
v0x55bca2ce8110_0 .net "out", 0 0, v0x55bca2ce7a60_0;  1 drivers
v0x55bca2ce8210_0 .var "reset", 0 0;
v0x55bca2ce82e0_0 .net "running", 0 0, v0x55bca2ce7c40_0;  1 drivers
v0x55bca2ce8380_0 .var "start", 0 0;
S_0x55bca2cc22b0 .scope module, "controller" "controller" 2 10, 3 13 0, S_0x55bca2cc2120;
 .timescale -10 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "bist_end";
    .port_info 5 /OUTPUT 1 "running";
P_0x55bca2c86d40 .param/l "COMPLETED" 1 3 25, C4<011>;
P_0x55bca2c86d80 .param/l "IDLE" 1 3 25, C4<000>;
P_0x55bca2c86dc0 .param/l "M_MAX" 1 3 29, C4<1001>;
P_0x55bca2c86e00 .param/l "N_MAX" 1 3 28, C4<1000>;
P_0x55bca2c86e40 .param/l "RUN_H" 1 3 25, C4<001>;
P_0x55bca2c86e80 .param/l "RUN_L" 1 3 25, C4<010>;
v0x55bca2ce7300_0 .var "bist_end", 0 0;
v0x55bca2ce73e0_0 .net "clk", 0 0, v0x55bca2ce8070_0;  1 drivers
v0x55bca2ce74f0_0 .net "m", 3 0, v0x55bca2ce69d0_0;  1 drivers
v0x55bca2ce7590_0 .var "m_en", 0 0;
v0x55bca2ce7660_0 .var "m_rst", 0 0;
v0x55bca2ce7750_0 .net "n", 3 0, v0x55bca2ce7000_0;  1 drivers
v0x55bca2ce7820_0 .var "n_en", 0 0;
v0x55bca2ce78f0_0 .var "n_rst", 0 0;
v0x55bca2ce79c0_0 .var "n_state", 2 0;
v0x55bca2ce7a60_0 .var "out", 0 0;
v0x55bca2ce7b00_0 .var "pos_start", 0 0;
v0x55bca2ce7ba0_0 .net "reset", 0 0, v0x55bca2ce8210_0;  1 drivers
v0x55bca2ce7c40_0 .var "running", 0 0;
v0x55bca2ce7ce0_0 .net "start", 0 0, v0x55bca2ce8380_0;  1 drivers
v0x55bca2ce7da0_0 .var "state", 2 0;
E_0x55bca2cc56f0 .event posedge, v0x55bca2ce7ce0_0;
E_0x55bca2cc5310 .event anyedge, v0x55bca2ce7da0_0, v0x55bca2ce7b00_0, v0x55bca2ce7000_0, v0x55bca2ce69d0_0;
E_0x55bca2caa960 .event posedge, v0x55bca2cb6b40_0;
S_0x55bca2cb6940 .scope module, "m_counter" "counter_4b" 3 147, 4 3 0, S_0x55bca2cc22b0;
 .timescale -10 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "count";
v0x55bca2cb6b40_0 .net "clk", 0 0, v0x55bca2ce8070_0;  alias, 1 drivers
v0x55bca2ce69d0_0 .var "count", 3 0;
v0x55bca2ce6ab0_0 .net "enable", 0 0, v0x55bca2ce7590_0;  1 drivers
v0x55bca2ce6b80_0 .net "reset", 0 0, v0x55bca2ce7660_0;  1 drivers
E_0x55bca2cb5100 .event posedge, v0x55bca2ce6b80_0, v0x55bca2cb6b40_0;
S_0x55bca2ce6cf0 .scope module, "n_counter" "counter_4b" 3 141, 4 3 0, S_0x55bca2cc22b0;
 .timescale -10 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "count";
v0x55bca2ce6f10_0 .net "clk", 0 0, v0x55bca2ce8070_0;  alias, 1 drivers
v0x55bca2ce7000_0 .var "count", 3 0;
v0x55bca2ce70c0_0 .net "enable", 0 0, v0x55bca2ce7820_0;  1 drivers
v0x55bca2ce7190_0 .net "reset", 0 0, v0x55bca2ce78f0_0;  1 drivers
E_0x55bca2cb6310 .event posedge, v0x55bca2ce7190_0, v0x55bca2cb6b40_0;
    .scope S_0x55bca2ce6cf0;
T_0 ;
    %wait E_0x55bca2cb6310;
    %load/vec4 v0x55bca2ce7190_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bca2ce7000_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55bca2ce70c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x55bca2ce7000_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55bca2ce7000_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55bca2cb6940;
T_1 ;
    %wait E_0x55bca2cb5100;
    %load/vec4 v0x55bca2ce6b80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bca2ce69d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55bca2ce6ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x55bca2ce69d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55bca2ce69d0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55bca2cc22b0;
T_2 ;
    %wait E_0x55bca2caa960;
    %load/vec4 v0x55bca2ce7ba0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bca2ce7da0_0, 0, 3;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55bca2ce79c0_0;
    %store/vec4 v0x55bca2ce7da0_0, 0, 3;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55bca2cc22b0;
T_3 ;
    %wait E_0x55bca2cc5310;
    %load/vec4 v0x55bca2ce7da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bca2ce79c0_0, 0, 3;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce7a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce7300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce7c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce7590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca2ce7660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce7820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca2ce78f0_0, 0, 1;
    %load/vec4 v0x55bca2ce7b00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bca2ce79c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce7b00_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55bca2ce7da0_0;
    %store/vec4 v0x55bca2ce79c0_0, 0, 3;
T_3.7 ;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca2ce7a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca2ce7c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce7300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca2ce7820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce78f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce7590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce7660_0, 0, 1;
    %load/vec4 v0x55bca2ce7750_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.10, 4;
    %load/vec4 v0x55bca2ce74f0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55bca2ce79c0_0, 0, 3;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x55bca2ce7750_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.11, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55bca2ce79c0_0, 0, 3;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x55bca2ce7da0_0;
    %store/vec4 v0x55bca2ce79c0_0, 0, 3;
T_3.12 ;
T_3.9 ;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce7a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca2ce7c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce7300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce7820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca2ce78f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca2ce7590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce7660_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bca2ce79c0_0, 0, 3;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce7a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce7c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca2ce7300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca2ce7660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce7590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca2ce78f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce7820_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55bca2cc22b0;
T_4 ;
    %wait E_0x55bca2cc56f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca2ce7b00_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55bca2cc2120;
T_5 ;
    %vpi_call 2 21 "$dumpfile", "controller_tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55bca2cc2120 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce8070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce8380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce8210_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55bca2cc2120;
T_6 ;
    %delay 10000, 0;
    %load/vec4 v0x55bca2ce8070_0;
    %nor/r;
    %store/vec4 v0x55bca2ce8070_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55bca2cc2120;
T_7 ;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca2ce8210_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce8210_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca2ce8380_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca2ce8380_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "controller_tb.v";
    "controller.v";
    "counter_4b.v";
