#include <mach/mt_typedefs.h>

//#include "../../pmic_wrap/reg_pmic.h"
#include "../../pmic_wrap/reg_pmic_wrap.h"
//#include "reg_pmic.h"
//#include "reg_pmic_wrap.h"
#define REG_TYP_RW          (0x00)
#define REG_TYP_R0          (0x01)
#define REG_TYP_WO          (0x02)
#define REG_TYP_RC          (0x03)
#define REG_TYP_RU          (0x04)
//offset,default value,mask,type
U32 pmic_wrap_reg_tbl[][4] = {
    {  0x0, 0x00000000, 0x00000001, "REG_TYP_RW"},
    {  0x4, 0x00000000, 0x00000001, "REG_TYP_RW"},
    {  0x8, 0x00000000, 0x00000001, "REG_TYP_RW"},
    {  0xC, 0x00000000, 0x00000003, "REG_TYP_RW"},
    { 0x10, 0x0000000F, 0x0000000F, "REG_TYP_RW"},
    { 0x14, 0x0000000F, 0x0000000F, "REG_TYP_RW"},
    { 0x18, 0x0000000F, 0x0000000F, "REG_TYP_RW"},
    { 0x1C, 0x0000000F, 0x0000000F, "REG_TYP_RW"},
    { 0x20, 0x0000000F, 0x0000000F, "REG_TYP_RW"},
    { 0x24, 0x00000000, 0x0000000F, "REG_TYP_RW"},
    { 0x28, 0x00000000, 0x000000FF, "REG_TYP_RW"},
    { 0x2C, 0x00000000, 0x00000001, "REG_TYP_WO"},
    { 0x30, 0x00000000, 0x000001FF, "REG_TYP_RU"},
    { 0x34, 0x00000000, 0x00000001, "REG_TYP_RW"},
    { 0x38, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    //{ 0x3C, 0x00000280, 0x00007FFF, "REG_TYP_RU"},//ignore,it is h/w signal
    { 0x40, 0x00000000, 0x00000001, "REG_TYP_RW"},
    { 0x44, 0x00000000, 0x00000007, "REG_TYP_RW"},
    { 0x48, 0x00000000, 0xFFFFFFFF, "REG_TYP_RU"},
    { 0x4C, 0x00000000, 0x001FFFFF, "REG_TYP_RU"},
    { 0x50, 0x00000000, 0x00000001, "REG_TYP_RW"},
    { 0x54, 0x00000000, 0x000001FF, "REG_TYP_RW"},
    { 0x58, 0x00000000, 0x000001FF, "REG_TYP_RW"},
    { 0x5C, 0x00000000, 0xFFFFFFFF, "REG_TYP_RU"},
    //{ 0x60, 0x01000001, 0x03FFFFFF, "REG_TYP_RU"},//ignore,it is h/w signal
    { 0x64, 0x00000000, 0x00000001, "REG_TYP_RW"},
    { 0x68, 0x00000000, 0x00003FFF, "REG_TYP_RW"},
    { 0x6C, 0x00000000, 0x00000FFF, "REG_TYP_RU"},
    { 0x70, 0x00000000, 0x00000001, "REG_TYP_WO"},
    { 0x74, 0x00000000, 0x00000001, "REG_TYP_RW"},
    { 0x78, 0x00000000, 0x00000001, "REG_TYP_RW"},
    { 0x7C, 0x00000000, 0xFFFFFFFF, "REG_TYP_RW"},
    //{ 0x80, 0x00100000, 0x003FFFFF, "REG_TYP_RU"},//ignore,it is h/w signal
    { 0x84, 0x00000000, 0x00000001, "REG_TYP_WO"},
    { 0x88, 0x00000000, 0x00000001, "REG_TYP_RW"},
    { 0x8C, 0x00000000, 0x00000001, "REG_TYP_RW"},
    { 0x90, 0x00000000, 0xFFFFFFFF, "REG_TYP_RW"},
    { 0x94, 0x00100000, 0x003FFFFF, "REG_TYP_RU"},
    { 0x98, 0x00000000, 0x00000001, "REG_TYP_WO"},
    //{ 0x9C, 0x00000000, 0x00000001, "REG_TYP_RW"},//ignore,it is h/w signal
    { 0xA0, 0x00000000, 0x00000001, "REG_TYP_RW"},
    { 0xA4, 0x00000000, 0xFFFFFFFF, "REG_TYP_RW"},
    //{ 0xA8, 0x00100000, 0x003FFFFF, "REG_TYP_RU"},//ignore,it is h/w signal
    { 0xAC, 0x00000000, 0x00000001, "REG_TYP_WO"},
    { 0xB0, 0x00000000, 0x00000000, "REG_TYP_RW"},
    { 0xB4, 0x00000000, 0x00000000, "REG_TYP_RU"},
    { 0xB8, 0x00000000, 0x00000000, "REG_TYP_RU"},
    { 0xBC, 0x00000000, 0x00000000, "REG_TYP_WO"},
    { 0xC0, 0x0000BC0A, 0x0000FFFF, "REG_TYP_RW"},
    { 0xC4, 0x00000000, 0x00000001, "REG_TYP_RW"},
    { 0xC8, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    { 0xCC, 0x00000000, 0x0000FFFF, "REG_TYP_RU"},
    { 0xD0, 0x00000000, 0x00000001, "REG_TYP_RW"},
    { 0xD4, 0x00000000, 0x0000FFFF, "REG_TYP_RU"},
    { 0xD8, 0x00000000, 0x0000FFFF, "REG_TYP_WO"},
    { 0xDC, 0x00000000, 0x00000001, "REG_TYP_RW"},
    { 0xE0, 0x00000000, 0x1FFFFFFF, "REG_TYP_RU"},
    { 0xE4, 0x00000000, 0x0000000F, "REG_TYP_RW"},
    { 0xE8, 0x00000000, 0x00000000, "REG_TYP_RW"},
    { 0xEC, 0x00000000, 0x00000000, "REG_TYP_RU"},
    { 0xF0, 0x00000000, 0x00000007, "REG_TYP_RW"},
    { 0xF4, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    { 0xF8, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    { 0xFC, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {0x100, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {0x104, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {0x108, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {0x10C, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {0x110, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {0x114, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {0x118, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {0x11C, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {0x120, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {0x124, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {0x128, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {0x12C, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {0x130, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {0x134, 0x00000000, 0x00000003, "REG_TYP_RW"},
    {0x138, 0x00000000, 0x00000003, "REG_TYP_RW"},
    {0x13C, 0x00000000, 0x00000001, "REG_TYP_WO"},
    {0x140, 0x00000000, 0x00000001, "REG_TYP_RW"},
    {0x144, 0x00000000, 0x00000001, "REG_TYP_RU"},
    {0x148, 0x00000000, 0x00000001, "REG_TYP_RW"},
    {0x14C, 0x00000000, 0x00000001, "REG_TYP_RW"},
    {0x150, 0x00000000, 0x00000000, "REG_TYP_RW"},
    {0x154, 0x00000000, 0x00000000, "REG_TYP_RW"},
    {0x158, 0x00000000, 0x00000000, "REG_TYP_RW"},
    {0x15C, 0x00000000, 0x00000001, "REG_TYP_RW"},
    {0x160, 0x00000000, 0x000000FF, "REG_TYP_RW"},
};


U32 PERI_PWRAP_BRIDGE_reg_tbl[][4] = {
    {PERI_PWRAP_BRIDGE_BASE+  0x0, 0x00000000, 0x00000001, "REG_TYP_RW"},
    {PERI_PWRAP_BRIDGE_BASE+  0x4, 0x00000000, 0x0000007F, "REG_TYP_RW"},
    {PERI_PWRAP_BRIDGE_BASE+  0x8, 0x00000000, 0xFFFFFFFF, "REG_TYP_RW"},
    {PERI_PWRAP_BRIDGE_BASE+  0xC, 0x00000000, 0x03FFFFFF, "REG_TYP_RW"},
    {PERI_PWRAP_BRIDGE_BASE+ 0x10, 0x00000000, 0x00000001, "REG_TYP_RW"},
    {PERI_PWRAP_BRIDGE_BASE+ 0x14, 0x00000000, 0x00000001, "REG_TYP_RW"},
    {PERI_PWRAP_BRIDGE_BASE+ 0x18, 0x00000000, 0xFFFFFFFF, "REG_TYP_RW"},
    //{PERI_PWRAP_BRIDGE_BASE+ 0x1C, 0x00100000, 0x003FFFFF, "REG_TYP_RW"},//ignore,it is h/w signal
    {PERI_PWRAP_BRIDGE_BASE+ 0x20, 0x00000000, 0x00000001, "REG_TYP_WO"},
    {PERI_PWRAP_BRIDGE_BASE+ 0x24, 0x00000000, 0x00000001, "REG_TYP_RW"},
    {PERI_PWRAP_BRIDGE_BASE+ 0x28, 0x00000000, 0x00000001, "REG_TYP_RW"},
    {PERI_PWRAP_BRIDGE_BASE+ 0x2C, 0x00000000, 0xFFFFFFFF, "REG_TYP_RW"},
    //{PERI_PWRAP_BRIDGE_BASE+ 0x30, 0x00100000, 0x003FFFFF, "REG_TYP_RW"},//ignore,it is h/w signal
    {PERI_PWRAP_BRIDGE_BASE+ 0x34, 0x00000000, 0x00000001, "REG_TYP_WO"},
    {PERI_PWRAP_BRIDGE_BASE+ 0x38, 0x00000000, 0x00000FFF, "REG_TYP_RW"},
    {PERI_PWRAP_BRIDGE_BASE+ 0x3C, 0x00000000, 0x00000FFF, "REG_TYP_RW"},
    {PERI_PWRAP_BRIDGE_BASE+ 0x40, 0x00000000, 0x00000FFF, "REG_TYP_RW"},
    {PERI_PWRAP_BRIDGE_BASE+ 0x44, 0x00000000, 0x00000FFF, "REG_TYP_WO"},
    {PERI_PWRAP_BRIDGE_BASE+ 0x48, 0x00000000, 0x00000001, "REG_TYP_RW"},
    {PERI_PWRAP_BRIDGE_BASE+ 0x4C, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {PERI_PWRAP_BRIDGE_BASE+ 0x50, 0x00000000, 0x0000000F, "REG_TYP_RW"},
    {PERI_PWRAP_BRIDGE_BASE+ 0x54, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {PERI_PWRAP_BRIDGE_BASE+ 0x58, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {PERI_PWRAP_BRIDGE_BASE+ 0x5C, 0x00000000, 0x00000007, "REG_TYP_RW"},
};

U32 DEW_reg_tbl[][4] = {
    {DEW_BASE+ 0x00, 0x00000000, 0x00000001, "REG_TYP_RW"},
    {DEW_BASE+  0x2, 0x00000000, 0x00000001, "REG_TYP_RW"},
    {DEW_BASE+  0x4, 0x0000FFFF, 0x0000FFFF, "REG_TYP_RW"},
    {DEW_BASE+  0x6, 0x00000000, 0x0000FFFF, "REG_TYP_RU"},
    {DEW_BASE+  0x8, 0x00000000, 0x0000FFFF, "REG_TYP_RC"},
    {DEW_BASE+  0xA, 0x00005AA5, 0x0000FFFF, "REG_TYP_RU"},
    {DEW_BASE+  0xC, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {DEW_BASE+  0xE, 0x00000000, 0x00000001, "REG_TYP_RW"},
    {DEW_BASE+ 0x10, 0x00000083, 0x000000FF, "REG_TYP_RU"},
    {DEW_BASE+ 0x12, 0x00000000, 0x0000000F, "REG_TYP_RW"},
    {DEW_BASE+ 0x14, 0x00000000, 0x0000000F, "REG_TYP_RW"},
    {DEW_BASE+ 0x16, 0x00000000, 0x00000001, "REG_TYP_WO"},
    {DEW_BASE+ 0x18, 0x00000000, 0x00000003, "REG_TYP_RW"},
    {DEW_BASE+ 0x1A, 0x00000000, 0x00000003, "REG_TYP_RW"},
    {DEW_BASE+ 0x1C, 0x00000000, 0x00000001, "REG_TYP_WO"},
    {DEW_BASE+ 0x1E, 0x00000000, 0x00000001, "REG_TYP_RW"},
    {DEW_BASE+ 0x20, 0x00000000, 0x00000001, "REG_TYP_RU"},
    {DEW_BASE+ 0x22, 0x00000000, 0x00000001, "REG_TYP_RW"},
    {DEW_BASE+ 0x24, 0x00000000, 0x00000001, "REG_TYP_RW"},
    {DEW_BASE+ 0x26, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {DEW_BASE+ 0x28, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {DEW_BASE+ 0x2A, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {DEW_BASE+ 0x2C, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {DEW_BASE+ 0x2E, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
    {DEW_BASE+ 0x30, 0x00000000, 0x0000FFFF, "REG_TYP_RW"},
};
